###############################################################
#  Generated by:      Cadence Encounter 14.14-s028_1
#  OS:                Linux x86_64(Host ID tlab-01.ece.northwestern.edu)
#  Generated on:      Tue May 30 11:54:56 2017
#  Design:            alu_conv
#  Command:           timeDesign -postCTS -numPaths 200
###############################################################
Path 1: MET Setup Check with Pin C_int_reg[16]/CK 
Endpoint:   C_int_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.937
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                         |       |                        |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |           |       |   0.000 |    0.074 | 
     | clk__L1_I0/A            |   ^   | clk                    | CLKBUF_X3 | 0.000 |   0.000 |    0.074 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.035 |   0.035 |    0.109 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.001 |   0.036 |    0.110 | 
     | clk__L2_I0/Z            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.033 |   0.069 |    0.144 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.000 |   0.069 |    0.144 | 
     | clk__L3_I0/Z            |   ^   | clk__L3_N0             | CLKBUF_X3 | 0.030 |   0.099 |    0.174 | 
     | C_int_reg[0]/CK         |   ^   | clk__L3_N0             | DFFR_X1   | 0.000 |   0.099 |    0.174 | 
     | C_int_reg[0]/Q          |   v   | C_int[0]               | DFFR_X1   | 0.101 |   0.201 |    0.275 | 
     | add_33_48/g1194/A       |   v   | C_int[0]               | HA_X1     | 0.000 |   0.201 |    0.275 | 
     | add_33_48/g1194/CO      |   v   | add_33_48/n_55         | HA_X1     | 0.034 |   0.235 |    0.309 | 
     | add_33_48/g1258/CI      |   v   | add_33_48/n_55         | FA_X1     | 0.000 |   0.235 |    0.309 | 
     | add_33_48/g1258/CO      |   v   | add_33_48/UNCONNECTED2 | FA_X1     | 0.067 |   0.302 |    0.376 | 
     | add_33_48/g3/A          |   v   | add_33_48/UNCONNECTED2 | INV_X1    | 0.000 |   0.302 |    0.376 | 
     | add_33_48/g3/ZN         |   ^   | add_33_48/n_138        | INV_X1    | 0.022 |   0.324 |    0.398 | 
     | add_33_48/g1266/A1      |   ^   | add_33_48/n_138        | NOR2_X1   | 0.000 |   0.324 |    0.398 | 
     | add_33_48/g1266/ZN      |   v   | add_33_48/n_153        | NOR2_X1   | 0.010 |   0.333 |    0.408 | 
     | add_33_48/FE_RC_13_0/A1 |   v   | add_33_48/n_153        | NOR2_X1   | 0.000 |   0.333 |    0.408 | 
     | add_33_48/FE_RC_13_0/ZN |   ^   | add_33_48/n_154        | NOR2_X1   | 0.037 |   0.371 |    0.445 | 
     | add_33_48/g1264/A1      |   ^   | add_33_48/n_154        | NOR2_X1   | 0.000 |   0.371 |    0.445 | 
     | add_33_48/g1264/ZN      |   v   | add_33_48/n_151        | NOR2_X1   | 0.012 |   0.382 |    0.457 | 
     | add_33_48/FE_RC_4_0/A1  |   v   | add_33_48/n_151        | NOR2_X1   | 0.000 |   0.382 |    0.457 | 
     | add_33_48/FE_RC_4_0/ZN  |   ^   | add_33_48/n_152        | NOR2_X1   | 0.040 |   0.422 |    0.497 | 
     | add_33_48/g1262/A1      |   ^   | add_33_48/n_152        | NOR2_X1   | 0.000 |   0.423 |    0.497 | 
     | add_33_48/g1262/ZN      |   v   | add_33_48/n_149        | NOR2_X1   | 0.012 |   0.435 |    0.509 | 
     | add_33_48/FE_RC_9_0/A1  |   v   | add_33_48/n_149        | NOR2_X1   | 0.000 |   0.435 |    0.509 | 
     | add_33_48/FE_RC_9_0/ZN  |   ^   | add_33_48/n_150        | NOR2_X1   | 0.039 |   0.474 |    0.548 | 
     | add_33_48/g1260/A1      |   ^   | add_33_48/n_150        | NOR2_X1   | 0.000 |   0.474 |    0.548 | 
     | add_33_48/g1260/ZN      |   v   | add_33_48/n_147        | NOR2_X1   | 0.012 |   0.486 |    0.560 | 
     | add_33_48/FE_RC_0_0/A1  |   v   | add_33_48/n_147        | NOR2_X1   | 0.000 |   0.486 |    0.560 | 
     | add_33_48/FE_RC_0_0/ZN  |   ^   | add_33_48/n_148        | NOR2_X1   | 0.039 |   0.525 |    0.600 | 
     | add_33_48/g1170/B1      |   ^   | add_33_48/n_148        | OAI21_X1  | 0.000 |   0.525 |    0.600 | 
     | add_33_48/g1170/ZN      |   v   | add_33_48/n_79         | OAI21_X1  | 0.028 |   0.553 |    0.627 | 
     | add_33_48/g1167/A1      |   v   | add_33_48/n_79         | NAND2_X1  | 0.000 |   0.553 |    0.627 | 
     | add_33_48/g1167/ZN      |   ^   | add_33_48/n_81         | NAND2_X1  | 0.018 |   0.571 |    0.646 | 
     | add_33_48/g1165/A1      |   ^   | add_33_48/n_81         | NAND2_X1  | 0.000 |   0.571 |    0.646 | 
     | add_33_48/g1165/ZN      |   v   | add_33_48/n_82         | NAND2_X1  | 0.022 |   0.593 |    0.668 | 
     | add_33_48/g1161/A1      |   v   | add_33_48/n_82         | NAND3_X1  | 0.000 |   0.593 |    0.668 | 
     | add_33_48/g1161/ZN      |   ^   | add_33_48/n_85         | NAND3_X1  | 0.025 |   0.618 |    0.692 | 
     | add_33_48/g1157/B1      |   ^   | add_33_48/n_85         | OAI21_X1  | 0.000 |   0.618 |    0.693 | 
     | add_33_48/g1157/ZN      |   v   | add_33_48/n_89         | OAI21_X1  | 0.023 |   0.641 |    0.715 | 
     | add_33_48/g1153/A1      |   v   | add_33_48/n_89         | NAND2_X1  | 0.000 |   0.641 |    0.715 | 
     | add_33_48/g1153/ZN      |   ^   | add_33_48/n_92         | NAND2_X1  | 0.018 |   0.658 |    0.733 | 
     | add_33_48/g1151/A1      |   ^   | add_33_48/n_92         | NAND2_X1  | 0.000 |   0.658 |    0.733 | 
     | add_33_48/g1151/ZN      |   v   | add_33_48/n_93         | NAND2_X1  | 0.019 |   0.677 |    0.752 | 
     | add_33_48/g1147/A1      |   v   | add_33_48/n_93         | NAND2_X1  | 0.000 |   0.678 |    0.752 | 
     | add_33_48/g1147/ZN      |   ^   | add_33_48/n_95         | NAND2_X1  | 0.016 |   0.693 |    0.768 | 
     | add_33_48/g1145/A1      |   ^   | add_33_48/n_95         | NAND2_X1  | 0.000 |   0.693 |    0.768 | 
     | add_33_48/g1145/ZN      |   v   | add_33_48/n_96         | NAND2_X1  | 0.019 |   0.712 |    0.787 | 
     | add_33_48/g1142/A1      |   v   | add_33_48/n_96         | NAND2_X1  | 0.000 |   0.712 |    0.787 | 
     | add_33_48/g1142/ZN      |   ^   | add_33_48/n_97         | NAND2_X1  | 0.016 |   0.728 |    0.803 | 
     | add_33_48/g1140/A1      |   ^   | add_33_48/n_97         | NAND2_X1  | 0.000 |   0.728 |    0.803 | 
     | add_33_48/g1140/ZN      |   v   | add_33_48/n_98         | NAND2_X1  | 0.016 |   0.744 |    0.819 | 
     | add_33_48/g1138/CI      |   v   | add_33_48/n_98         | FA_X1     | 0.000 |   0.745 |    0.819 | 
     | add_33_48/g1138/CO      |   v   | add_33_48/n_100        | FA_X1     | 0.073 |   0.818 |    0.892 | 
     | add_33_48/g1248/A       |   v   | add_33_48/n_100        | XOR2_X1   | 0.000 |   0.818 |    0.892 | 
     | add_33_48/g1248/Z       |   v   | n_80                   | XOR2_X1   | 0.053 |   0.871 |    0.946 | 
     | FE_RC_6_0/A1            |   v   | n_80                   | AOI222_X1 | 0.000 |   0.871 |    0.946 | 
     | FE_RC_6_0/ZN            |   ^   | n_31                   | AOI222_X1 | 0.057 |   0.928 |    1.003 | 
     | g723/A                  |   ^   | n_31                   | INV_X1    | 0.000 |   0.929 |    1.003 | 
     | g723/ZN                 |   v   | n_39                   | INV_X1    | 0.009 |   0.937 |    1.012 | 
     | C_int_reg[16]/D         |   v   | n_39                   | DFFR_X1   | 0.000 |   0.937 |    1.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |   -0.074 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.074 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.040 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.039 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.005 | 
     | clk__L3_I7/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.005 | 
     | clk__L3_I7/Z     |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.101 |    0.026 | 
     | C_int_reg[16]/CK |   ^   | clk__L3_N7 | DFFR_X1   | 0.000 |   0.101 |    0.026 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin C_int_reg[15]/CK 
Endpoint:   C_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.011
- Arrival Time                  0.933
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.078 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.078 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.112 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.113 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.146 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.146 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.177 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.177 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.089 |   0.188 |    0.266 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.188 |    0.266 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.230 |    0.307 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.230 |    0.308 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.066 |   0.296 |    0.374 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.296 |    0.374 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.021 |   0.317 |    0.395 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.317 |    0.395 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.333 |    0.410 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.333 |    0.410 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.020 |   0.353 |    0.431 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.353 |    0.431 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.368 |    0.446 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.368 |    0.446 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.388 |    0.466 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.388 |    0.466 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.403 |    0.481 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.403 |    0.481 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.424 |    0.501 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.424 |    0.502 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.433 |    0.511 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.433 |    0.511 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.469 |    0.547 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.469 |    0.547 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.012 |   0.481 |    0.559 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.481 |    0.559 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X1   | 0.036 |   0.517 |    0.595 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.517 |    0.595 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.012 |   0.529 |    0.607 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.529 |    0.607 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.037 |   0.566 |    0.644 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.566 |    0.644 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.015 |   0.581 |    0.659 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.581 |    0.659 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.023 |   0.604 |    0.682 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X1   | 0.000 |   0.604 |    0.682 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X1   | 0.041 |   0.645 |    0.723 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.646 |    0.723 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X1  | 0.022 |   0.668 |    0.745 | 
     | add_28_48/g1120/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.668 |    0.746 | 
     | add_28_48/g1120/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.018 |   0.685 |    0.763 | 
     | add_28_48/g1118/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.685 |    0.763 | 
     | add_28_48/g1118/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.703 |    0.781 | 
     | add_28_48/g1115/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.704 |    0.781 | 
     | add_28_48/g1115/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.719 |    0.797 | 
     | add_28_48/g1113/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.719 |    0.797 | 
     | add_28_48/g1113/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.018 |   0.737 |    0.815 | 
     | add_28_48/g1110/A1      |   v   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.737 |    0.815 | 
     | add_28_48/g1110/ZN      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.016 |   0.753 |    0.831 | 
     | add_28_48/g1108/A1      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.753 |    0.831 | 
     | add_28_48/g1108/ZN      |   v   | add_28_48/n_92  | NAND2_X1  | 0.018 |   0.771 |    0.849 | 
     | add_28_48/g1106/A1      |   v   | add_28_48/n_92  | NAND2_X1  | 0.000 |   0.771 |    0.849 | 
     | add_28_48/g1106/ZN      |   ^   | add_28_48/n_93  | NAND2_X1  | 0.016 |   0.787 |    0.865 | 
     | add_28_48/g1104/A1      |   ^   | add_28_48/n_93  | NAND2_X1  | 0.000 |   0.787 |    0.865 | 
     | add_28_48/g1104/ZN      |   v   | add_28_48/n_95  | NAND2_X1  | 0.019 |   0.806 |    0.884 | 
     | add_28_48/g1102/A       |   v   | add_28_48/n_95  | XNOR2_X1  | 0.000 |   0.806 |    0.884 | 
     | add_28_48/g1102/ZN      |   v   | n_83            | XNOR2_X1  | 0.038 |   0.844 |    0.922 | 
     | FE_RC_15_0/B1           |   v   | n_83            | AOI222_X1 | 0.000 |   0.844 |    0.922 | 
     | FE_RC_15_0/ZN           |   ^   | n_32            | AOI222_X1 | 0.080 |   0.924 |    1.002 | 
     | g722/A                  |   ^   | n_32            | INV_X1    | 0.000 |   0.924 |    1.002 | 
     | g722/ZN                 |   v   | n_40            | INV_X1    | 0.009 |   0.933 |    1.011 | 
     | C_int_reg[15]/D         |   v   | n_40            | DFFR_X1   | 0.000 |   0.933 |    1.011 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.078 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.078 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.043 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.043 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.009 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.009 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |    0.022 | 
     | C_int_reg[15]/CK |   ^   | clk__L3_N17 | DFFR_X1   | 0.000 |   0.100 |    0.022 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin C_int_reg[14]/CK 
Endpoint:   C_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.914
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.099 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.099 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.134 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.134 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.168 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.168 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.199 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.199 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.089 |   0.188 |    0.287 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.188 |    0.287 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.230 |    0.329 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.230 |    0.329 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.066 |   0.296 |    0.396 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.296 |    0.396 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.021 |   0.317 |    0.417 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.317 |    0.417 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.333 |    0.432 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.333 |    0.432 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.020 |   0.353 |    0.452 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.353 |    0.452 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.368 |    0.467 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.368 |    0.467 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.388 |    0.487 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.388 |    0.488 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.403 |    0.503 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.403 |    0.503 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.424 |    0.523 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.424 |    0.523 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.433 |    0.532 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.433 |    0.532 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.469 |    0.569 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.469 |    0.569 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.012 |   0.481 |    0.580 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.481 |    0.580 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X1   | 0.036 |   0.517 |    0.616 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.517 |    0.616 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.012 |   0.529 |    0.628 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.529 |    0.628 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.037 |   0.566 |    0.665 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.566 |    0.665 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.015 |   0.581 |    0.680 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.581 |    0.680 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.023 |   0.605 |    0.704 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X1   | 0.000 |   0.605 |    0.704 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X1   | 0.041 |   0.646 |    0.745 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.646 |    0.745 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X1  | 0.022 |   0.668 |    0.767 | 
     | add_28_48/g1120/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.668 |    0.767 | 
     | add_28_48/g1120/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.018 |   0.685 |    0.785 | 
     | add_28_48/g1118/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.685 |    0.785 | 
     | add_28_48/g1118/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.704 |    0.803 | 
     | add_28_48/g1115/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.704 |    0.803 | 
     | add_28_48/g1115/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.719 |    0.818 | 
     | add_28_48/g1113/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.719 |    0.818 | 
     | add_28_48/g1113/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.018 |   0.737 |    0.836 | 
     | add_28_48/g1110/A1      |   v   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.737 |    0.836 | 
     | add_28_48/g1110/ZN      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.016 |   0.753 |    0.852 | 
     | add_28_48/g1108/A1      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.753 |    0.852 | 
     | add_28_48/g1108/ZN      |   v   | add_28_48/n_92  | NAND2_X1  | 0.018 |   0.771 |    0.870 | 
     | add_28_48/g1105/A       |   v   | add_28_48/n_92  | XNOR2_X1  | 0.000 |   0.771 |    0.871 | 
     | add_28_48/g1105/ZN      |   v   | n_85            | XNOR2_X1  | 0.043 |   0.815 |    0.914 | 
     | g730/C1                 |   v   | n_85            | AOI222_X1 | 0.000 |   0.815 |    0.914 | 
     | g730/ZN                 |   ^   | n_33            | AOI222_X1 | 0.090 |   0.905 |    1.004 | 
     | g721/A                  |   ^   | n_33            | INV_X1    | 0.000 |   0.905 |    1.004 | 
     | g721/ZN                 |   v   | n_41            | INV_X1    | 0.009 |   0.914 |    1.013 | 
     | C_int_reg[14]/D         |   v   | n_41            | DFFR_X1   | 0.000 |   0.914 |    1.013 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |   -0.099 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.099 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.065 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.064 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.030 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.030 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |    0.002 | 
     | C_int_reg[14]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |    0.002 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin C_int_reg[17]/CK 
Endpoint:   C_int_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.032
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.020
- Arrival Time                  0.917
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                         |       |                        |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |           |       |   0.000 |    0.102 | 
     | clk__L1_I0/A            |   ^   | clk                    | CLKBUF_X3 | 0.000 |   0.000 |    0.102 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.035 |   0.035 |    0.137 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.001 |   0.036 |    0.138 | 
     | clk__L2_I0/Z            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.033 |   0.069 |    0.172 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.000 |   0.069 |    0.172 | 
     | clk__L3_I0/Z            |   ^   | clk__L3_N0             | CLKBUF_X3 | 0.030 |   0.099 |    0.202 | 
     | C_int_reg[0]/CK         |   ^   | clk__L3_N0             | DFFR_X1   | 0.000 |   0.099 |    0.202 | 
     | C_int_reg[0]/Q          |   v   | C_int[0]               | DFFR_X1   | 0.101 |   0.201 |    0.303 | 
     | add_33_48/g1194/A       |   v   | C_int[0]               | HA_X1     | 0.000 |   0.201 |    0.303 | 
     | add_33_48/g1194/CO      |   v   | add_33_48/n_55         | HA_X1     | 0.034 |   0.235 |    0.337 | 
     | add_33_48/g1258/CI      |   v   | add_33_48/n_55         | FA_X1     | 0.000 |   0.235 |    0.337 | 
     | add_33_48/g1258/CO      |   v   | add_33_48/UNCONNECTED2 | FA_X1     | 0.067 |   0.302 |    0.404 | 
     | add_33_48/g3/A          |   v   | add_33_48/UNCONNECTED2 | INV_X1    | 0.000 |   0.302 |    0.404 | 
     | add_33_48/g3/ZN         |   ^   | add_33_48/n_138        | INV_X1    | 0.022 |   0.324 |    0.426 | 
     | add_33_48/g1266/A1      |   ^   | add_33_48/n_138        | NOR2_X1   | 0.000 |   0.324 |    0.426 | 
     | add_33_48/g1266/ZN      |   v   | add_33_48/n_153        | NOR2_X1   | 0.010 |   0.333 |    0.436 | 
     | add_33_48/FE_RC_13_0/A1 |   v   | add_33_48/n_153        | NOR2_X1   | 0.000 |   0.333 |    0.436 | 
     | add_33_48/FE_RC_13_0/ZN |   ^   | add_33_48/n_154        | NOR2_X1   | 0.037 |   0.371 |    0.473 | 
     | add_33_48/g1264/A1      |   ^   | add_33_48/n_154        | NOR2_X1   | 0.000 |   0.371 |    0.473 | 
     | add_33_48/g1264/ZN      |   v   | add_33_48/n_151        | NOR2_X1   | 0.012 |   0.382 |    0.485 | 
     | add_33_48/FE_RC_4_0/A1  |   v   | add_33_48/n_151        | NOR2_X1   | 0.000 |   0.382 |    0.485 | 
     | add_33_48/FE_RC_4_0/ZN  |   ^   | add_33_48/n_152        | NOR2_X1   | 0.040 |   0.422 |    0.525 | 
     | add_33_48/g1262/A1      |   ^   | add_33_48/n_152        | NOR2_X1   | 0.000 |   0.423 |    0.525 | 
     | add_33_48/g1262/ZN      |   v   | add_33_48/n_149        | NOR2_X1   | 0.012 |   0.435 |    0.537 | 
     | add_33_48/FE_RC_9_0/A1  |   v   | add_33_48/n_149        | NOR2_X1   | 0.000 |   0.435 |    0.537 | 
     | add_33_48/FE_RC_9_0/ZN  |   ^   | add_33_48/n_150        | NOR2_X1   | 0.039 |   0.474 |    0.576 | 
     | add_33_48/g1260/A1      |   ^   | add_33_48/n_150        | NOR2_X1   | 0.000 |   0.474 |    0.576 | 
     | add_33_48/g1260/ZN      |   v   | add_33_48/n_147        | NOR2_X1   | 0.012 |   0.486 |    0.588 | 
     | add_33_48/FE_RC_0_0/A1  |   v   | add_33_48/n_147        | NOR2_X1   | 0.000 |   0.486 |    0.588 | 
     | add_33_48/FE_RC_0_0/ZN  |   ^   | add_33_48/n_148        | NOR2_X1   | 0.039 |   0.525 |    0.628 | 
     | add_33_48/g1170/B1      |   ^   | add_33_48/n_148        | OAI21_X1  | 0.000 |   0.525 |    0.628 | 
     | add_33_48/g1170/ZN      |   v   | add_33_48/n_79         | OAI21_X1  | 0.028 |   0.553 |    0.655 | 
     | add_33_48/g1167/A1      |   v   | add_33_48/n_79         | NAND2_X1  | 0.000 |   0.553 |    0.655 | 
     | add_33_48/g1167/ZN      |   ^   | add_33_48/n_81         | NAND2_X1  | 0.018 |   0.571 |    0.674 | 
     | add_33_48/g1165/A1      |   ^   | add_33_48/n_81         | NAND2_X1  | 0.000 |   0.571 |    0.674 | 
     | add_33_48/g1165/ZN      |   v   | add_33_48/n_82         | NAND2_X1  | 0.022 |   0.593 |    0.696 | 
     | add_33_48/g1161/A1      |   v   | add_33_48/n_82         | NAND3_X1  | 0.000 |   0.593 |    0.696 | 
     | add_33_48/g1161/ZN      |   ^   | add_33_48/n_85         | NAND3_X1  | 0.025 |   0.618 |    0.720 | 
     | add_33_48/g1157/B1      |   ^   | add_33_48/n_85         | OAI21_X1  | 0.000 |   0.618 |    0.721 | 
     | add_33_48/g1157/ZN      |   v   | add_33_48/n_89         | OAI21_X1  | 0.023 |   0.641 |    0.743 | 
     | add_33_48/g1153/A1      |   v   | add_33_48/n_89         | NAND2_X1  | 0.000 |   0.641 |    0.743 | 
     | add_33_48/g1153/ZN      |   ^   | add_33_48/n_92         | NAND2_X1  | 0.018 |   0.658 |    0.761 | 
     | add_33_48/g1151/A1      |   ^   | add_33_48/n_92         | NAND2_X1  | 0.000 |   0.658 |    0.761 | 
     | add_33_48/g1151/ZN      |   v   | add_33_48/n_93         | NAND2_X1  | 0.019 |   0.677 |    0.780 | 
     | add_33_48/g1147/A1      |   v   | add_33_48/n_93         | NAND2_X1  | 0.000 |   0.678 |    0.780 | 
     | add_33_48/g1147/ZN      |   ^   | add_33_48/n_95         | NAND2_X1  | 0.016 |   0.693 |    0.796 | 
     | add_33_48/g1145/A1      |   ^   | add_33_48/n_95         | NAND2_X1  | 0.000 |   0.693 |    0.796 | 
     | add_33_48/g1145/ZN      |   v   | add_33_48/n_96         | NAND2_X1  | 0.019 |   0.712 |    0.815 | 
     | add_33_48/g1142/A1      |   v   | add_33_48/n_96         | NAND2_X1  | 0.000 |   0.712 |    0.815 | 
     | add_33_48/g1142/ZN      |   ^   | add_33_48/n_97         | NAND2_X1  | 0.016 |   0.728 |    0.831 | 
     | add_33_48/g1140/A1      |   ^   | add_33_48/n_97         | NAND2_X1  | 0.000 |   0.728 |    0.831 | 
     | add_33_48/g1140/ZN      |   v   | add_33_48/n_98         | NAND2_X1  | 0.016 |   0.744 |    0.847 | 
     | add_33_48/g1138/CI      |   v   | add_33_48/n_98         | FA_X1     | 0.000 |   0.745 |    0.847 | 
     | add_33_48/g1138/CO      |   v   | add_33_48/n_100        | FA_X1     | 0.073 |   0.818 |    0.920 | 
     | add_33_48/g1137/A1      |   v   | add_33_48/n_100        | NAND2_X1  | 0.000 |   0.818 |    0.920 | 
     | add_33_48/g1137/ZN      |   ^   | add_33_48/n_101        | NAND2_X1  | 0.021 |   0.839 |    0.941 | 
     | add_33_48/g1251/A       |   ^   | add_33_48/n_101        | XNOR2_X1  | 0.000 |   0.839 |    0.941 | 
     | add_33_48/g1251/ZN      |   ^   | n_79                   | XNOR2_X1  | 0.039 |   0.877 |    0.980 | 
     | g802/B1                 |   ^   | n_79                   | AOI22_X1  | 0.000 |   0.877 |    0.980 | 
     | g802/ZN                 |   v   | n_11                   | AOI22_X1  | 0.023 |   0.901 |    1.003 | 
     | g776/A                  |   v   | n_11                   | INV_X1    | 0.000 |   0.901 |    1.003 | 
     | g776/ZN                 |   ^   | n_12                   | INV_X1    | 0.016 |   0.917 |    1.020 | 
     | C_int_reg[17]/D         |   ^   | n_12                   | DFFR_X1   | 0.000 |   0.917 |    1.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |   -0.102 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.102 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.068 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.067 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.033 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.033 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |   -0.001 | 
     | C_int_reg[17]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |   -0.001 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin C_int_reg[13]/CK 
Endpoint:   C_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.879
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.134 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.134 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.168 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.169 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.202 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.202 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.233 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.233 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.089 |   0.188 |    0.322 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.188 |    0.322 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.230 |    0.363 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.230 |    0.364 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.066 |   0.296 |    0.430 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.296 |    0.430 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.021 |   0.317 |    0.451 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.317 |    0.451 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.333 |    0.466 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.333 |    0.466 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.020 |   0.353 |    0.487 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.353 |    0.487 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.368 |    0.501 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.368 |    0.501 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.388 |    0.522 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.388 |    0.522 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.403 |    0.537 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.403 |    0.537 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.424 |    0.557 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.424 |    0.557 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.433 |    0.567 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.433 |    0.567 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.469 |    0.603 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.469 |    0.603 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.012 |   0.481 |    0.615 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.481 |    0.615 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X1   | 0.036 |   0.517 |    0.650 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.517 |    0.651 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.012 |   0.529 |    0.663 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.529 |    0.663 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.037 |   0.566 |    0.700 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.566 |    0.700 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.015 |   0.581 |    0.715 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.581 |    0.715 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.023 |   0.605 |    0.738 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X1   | 0.000 |   0.605 |    0.738 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X1   | 0.041 |   0.646 |    0.779 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.646 |    0.779 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X1  | 0.022 |   0.668 |    0.801 | 
     | add_28_48/g1120/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.668 |    0.802 | 
     | add_28_48/g1120/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.018 |   0.685 |    0.819 | 
     | add_28_48/g1118/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.685 |    0.819 | 
     | add_28_48/g1118/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.704 |    0.837 | 
     | add_28_48/g1115/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.704 |    0.837 | 
     | add_28_48/g1115/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.719 |    0.853 | 
     | add_28_48/g1113/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.719 |    0.853 | 
     | add_28_48/g1113/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.018 |   0.737 |    0.871 | 
     | add_28_48/g2/A          |   v   | add_28_48/n_90  | XNOR2_X1  | 0.000 |   0.737 |    0.871 | 
     | add_28_48/g2/ZN         |   v   | n_87            | XNOR2_X1  | 0.043 |   0.780 |    0.914 | 
     | g728/C1                 |   v   | n_87            | AOI222_X1 | 0.000 |   0.781 |    0.914 | 
     | g728/ZN                 |   ^   | n_35            | AOI222_X1 | 0.090 |   0.870 |    1.004 | 
     | g719/A                  |   ^   | n_35            | INV_X1    | 0.000 |   0.870 |    1.004 | 
     | g719/ZN                 |   v   | n_43            | INV_X1    | 0.009 |   0.879 |    1.013 | 
     | C_int_reg[13]/D         |   v   | n_43            | DFFR_X1   | 0.000 |   0.879 |    1.013 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |   -0.134 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.134 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.099 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.098 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.064 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.064 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |   -0.032 | 
     | C_int_reg[13]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |   -0.032 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin C_int_reg[12]/CK 
Endpoint:   C_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.102
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.013
- Arrival Time                  0.844
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.169 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.169 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.203 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.204 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.237 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.237 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.268 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.268 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.089 |   0.188 |    0.356 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.188 |    0.357 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.230 |    0.398 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.230 |    0.398 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.066 |   0.296 |    0.465 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.296 |    0.465 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.021 |   0.317 |    0.486 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.317 |    0.486 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.333 |    0.501 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.333 |    0.501 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.020 |   0.353 |    0.521 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.353 |    0.522 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.368 |    0.536 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.368 |    0.536 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.388 |    0.557 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.388 |    0.557 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.403 |    0.572 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.403 |    0.572 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.424 |    0.592 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.424 |    0.592 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.433 |    0.602 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.433 |    0.602 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.469 |    0.638 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.469 |    0.638 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.012 |   0.481 |    0.649 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.481 |    0.649 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X1   | 0.036 |   0.517 |    0.685 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.517 |    0.685 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.012 |   0.529 |    0.698 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.529 |    0.698 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.037 |   0.566 |    0.735 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.566 |    0.735 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.015 |   0.581 |    0.749 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.581 |    0.750 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.023 |   0.604 |    0.773 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X1   | 0.000 |   0.604 |    0.773 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X1   | 0.041 |   0.646 |    0.814 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.646 |    0.814 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X1  | 0.022 |   0.668 |    0.836 | 
     | add_28_48/g1120/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.668 |    0.836 | 
     | add_28_48/g1120/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.018 |   0.685 |    0.854 | 
     | add_28_48/g1118/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.685 |    0.854 | 
     | add_28_48/g1118/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.704 |    0.872 | 
     | add_28_48/g1205/A       |   v   | add_28_48/n_88  | XNOR2_X1  | 0.000 |   0.704 |    0.872 | 
     | add_28_48/g1205/ZN      |   v   | n_89            | XNOR2_X1  | 0.042 |   0.746 |    0.914 | 
     | g729/C1                 |   v   | n_89            | AOI222_X1 | 0.000 |   0.746 |    0.915 | 
     | g729/ZN                 |   ^   | n_34            | AOI222_X1 | 0.088 |   0.835 |    1.003 | 
     | g720/A                  |   ^   | n_34            | INV_X1    | 0.000 |   0.835 |    1.003 | 
     | g720/ZN                 |   v   | n_42            | INV_X1    | 0.010 |   0.844 |    1.013 | 
     | C_int_reg[12]/D         |   v   | n_42            | DFFR_X1   | 0.000 |   0.844 |    1.013 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |   -0.169 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.169 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.134 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.133 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.099 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.099 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |   -0.067 | 
     | C_int_reg[12]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |   -0.067 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin C_int_reg[11]/CK 
Endpoint:   C_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.011
- Arrival Time                  0.808
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.203 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.203 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.238 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.238 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.272 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.272 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.303 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.303 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.089 |   0.188 |    0.391 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.188 |    0.392 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.230 |    0.433 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.230 |    0.433 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.066 |   0.296 |    0.500 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.296 |    0.500 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.021 |   0.317 |    0.521 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.317 |    0.521 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.333 |    0.536 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.333 |    0.536 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.020 |   0.353 |    0.556 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.353 |    0.556 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.368 |    0.571 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.368 |    0.571 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.388 |    0.592 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.388 |    0.592 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.403 |    0.607 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.403 |    0.607 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.424 |    0.627 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.424 |    0.627 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.433 |    0.637 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.433 |    0.637 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.469 |    0.673 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.469 |    0.673 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.012 |   0.481 |    0.684 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.481 |    0.684 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X1   | 0.036 |   0.517 |    0.720 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.517 |    0.720 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.012 |   0.529 |    0.732 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.529 |    0.733 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.037 |   0.566 |    0.769 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.566 |    0.770 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.015 |   0.581 |    0.784 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.581 |    0.784 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.023 |   0.605 |    0.808 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X1   | 0.000 |   0.605 |    0.808 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X1   | 0.041 |   0.646 |    0.849 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X1  | 0.000 |   0.646 |    0.849 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X1  | 0.022 |   0.668 |    0.871 | 
     | add_28_48/g1206/A       |   v   | add_28_48/n_85  | XNOR2_X1  | 0.000 |   0.668 |    0.871 | 
     | add_28_48/g1206/ZN      |   v   | n_91            | XNOR2_X1  | 0.043 |   0.710 |    0.914 | 
     | g726/C1                 |   v   | n_91            | AOI222_X1 | 0.000 |   0.711 |    0.914 | 
     | g726/ZN                 |   ^   | n_37            | AOI222_X1 | 0.088 |   0.799 |    1.002 | 
     | g717/A                  |   ^   | n_37            | INV_X1    | 0.000 |   0.799 |    1.002 | 
     | g717/ZN                 |   v   | n_45            | INV_X1    | 0.009 |   0.808 |    1.011 | 
     | C_int_reg[11]/D         |   v   | n_45            | DFFR_X1   | 0.000 |   0.808 |    1.011 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.203 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.203 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.169 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.168 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.135 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.135 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |   -0.104 | 
     | C_int_reg[11]/CK |   ^   | clk__L3_N17 | DFFR_X1   | 0.000 |   0.100 |   -0.104 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin C_int_reg[10]/CK 
Endpoint:   C_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.011
- Arrival Time                  0.775
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.236 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.236 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.270 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.271 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.304 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.304 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.335 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.335 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | SDFFR_X1  | 0.093 |   0.192 |    0.428 | 
     | add_28_48/g1158/A       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.192 |    0.428 | 
     | add_28_48/g1158/CO      |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.240 |    0.476 | 
     | add_28_48/g1209/CI      |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.240 |    0.476 | 
     | add_28_48/g1209/CO      |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.286 |    0.521 | 
     | add_28_48/g1208/A       |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.286 |    0.521 | 
     | add_28_48/g1208/ZN      |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.298 |    0.533 | 
     | add_28_48/g1152/B1      |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.298 |    0.533 | 
     | add_28_48/g1152/ZN      |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.325 |    0.561 | 
     | add_28_48/g1151/A       |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.325 |    0.561 | 
     | add_28_48/g1151/ZN      |   v   | add_28_48/n_57  | INV_X1    | 0.014 |   0.339 |    0.575 | 
     | add_28_48/g1148/B1      |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.340 |    0.575 | 
     | add_28_48/g1148/ZN      |   ^   | add_28_48/n_60  | OAI21_X1  | 0.027 |   0.367 |    0.602 | 
     | add_28_48/g1147/A       |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.367 |    0.602 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.381 |    0.616 | 
     | add_28_48/g1144/B1      |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.381 |    0.616 | 
     | add_28_48/g1144/ZN      |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.409 |    0.644 | 
     | add_28_48/g1143/A       |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.409 |    0.644 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.423 |    0.659 | 
     | add_28_48/g1224/A1      |   v   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.423 |    0.659 | 
     | add_28_48/g1224/ZN      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.024 |   0.447 |    0.683 | 
     | add_28_48/FE_RC_11_0/A1 |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.447 |    0.683 | 
     | add_28_48/FE_RC_11_0/ZN |   v   | add_28_48/n_149 | NOR2_X1   | 0.014 |   0.462 |    0.697 | 
     | add_28_48/g1222/A1      |   v   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.462 |    0.697 | 
     | add_28_48/g1222/ZN      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.025 |   0.487 |    0.722 | 
     | add_28_48/FE_RC_7_0/A1  |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.487 |    0.722 | 
     | add_28_48/FE_RC_7_0/ZN  |   v   | add_28_48/n_147 | NOR2_X1   | 0.014 |   0.501 |    0.737 | 
     | add_28_48/g1220/A1      |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.501 |    0.737 | 
     | add_28_48/g1220/ZN      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.026 |   0.527 |    0.763 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.527 |    0.763 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_145 | NOR2_X1   | 0.015 |   0.542 |    0.778 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.542 |    0.778 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_79  | NOR2_X1   | 0.032 |   0.574 |    0.810 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.574 |    0.810 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_131 | OAI21_X1  | 0.015 |   0.590 |    0.825 | 
     | add_28_48/g1207/A1      |   v   | add_28_48/n_131 | AND2_X1   | 0.000 |   0.590 |    0.825 | 
     | add_28_48/g1207/ZN      |   v   | add_28_48/n_132 | AND2_X1   | 0.034 |   0.623 |    0.859 | 
     | add_28_48/g1210/A       |   v   | add_28_48/n_132 | XOR2_X1   | 0.000 |   0.623 |    0.859 | 
     | add_28_48/g1210/Z       |   v   | n_93            | XOR2_X1   | 0.052 |   0.675 |    0.911 | 
     | g725/C1                 |   v   | n_93            | AOI222_X1 | 0.000 |   0.675 |    0.911 | 
     | g725/ZN                 |   ^   | n_38            | AOI222_X1 | 0.090 |   0.766 |    1.001 | 
     | g716/A                  |   ^   | n_38            | INV_X1    | 0.000 |   0.766 |    1.001 | 
     | g716/ZN                 |   v   | n_46            | INV_X1    | 0.010 |   0.775 |    1.011 | 
     | C_int_reg[10]/D         |   v   | n_46            | DFFR_X1   | 0.000 |   0.775 |    1.011 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.236 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.236 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.201 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.200 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |   -0.167 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.167 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |   -0.136 | 
     | C_int_reg[10]/CK |   ^   | clk__L3_N17 | DFFR_X1   | 0.000 |   0.100 |   -0.136 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin C_int_reg[9]/CK 
Endpoint:   C_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.765
= Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.247 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.247 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.282 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.282 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.316 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.316 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.346 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.347 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.089 |   0.188 |    0.435 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.188 |    0.435 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.230 |    0.477 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.230 |    0.477 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.066 |   0.296 |    0.543 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.296 |    0.543 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.021 |   0.317 |    0.565 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.317 |    0.565 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.333 |    0.580 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.333 |    0.580 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.020 |   0.353 |    0.600 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.353 |    0.600 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.368 |    0.615 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.368 |    0.615 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.388 |    0.635 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.388 |    0.635 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.403 |    0.651 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.403 |    0.651 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.424 |    0.671 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.424 |    0.671 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.433 |    0.680 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.433 |    0.680 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.469 |    0.716 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.469 |    0.716 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.012 |   0.481 |    0.728 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.481 |    0.728 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X1   | 0.036 |   0.517 |    0.764 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.517 |    0.764 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.012 |   0.529 |    0.776 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.529 |    0.776 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X1   | 0.037 |   0.566 |    0.813 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.566 |    0.813 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.015 |   0.581 |    0.828 | 
     | add_28_48/g1127/A1      |   v   | add_28_48/n_79  | OR2_X1    | 0.000 |   0.581 |    0.828 | 
     | add_28_48/g1127/ZN      |   v   | add_28_48/n_81  | OR2_X1    | 0.047 |   0.628 |    0.875 | 
     | add_28_48/g1125/A       |   v   | add_28_48/n_81  | XNOR2_X1  | 0.000 |   0.628 |    0.875 | 
     | add_28_48/g1125/ZN      |   v   | n_95            | XNOR2_X1  | 0.039 |   0.667 |    0.914 | 
     | g750/C1                 |   v   | n_95            | AOI222_X1 | 0.000 |   0.667 |    0.914 | 
     | g750/ZN                 |   ^   | n_13            | AOI222_X1 | 0.088 |   0.755 |    1.002 | 
     | g741/A                  |   ^   | n_13            | INV_X1    | 0.000 |   0.755 |    1.002 | 
     | g741/ZN                 |   v   | n_22            | INV_X1    | 0.010 |   0.765 |    1.012 | 
     | C_int_reg[9]/D          |   v   | n_22            | DFFR_X1   | 0.000 |   0.765 |    1.012 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.247 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.247 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.212 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.211 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.178 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.178 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |   -0.146 | 
     | C_int_reg[9]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |   -0.146 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin C_int_reg[8]/CK 
Endpoint:   C_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.697
= Slack Time                    0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                         |       |                        |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |           |       |   0.000 |    0.315 | 
     | clk__L1_I0/A            |   ^   | clk                    | CLKBUF_X3 | 0.000 |   0.000 |    0.315 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.035 |   0.035 |    0.350 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.001 |   0.036 |    0.351 | 
     | clk__L2_I0/Z            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.033 |   0.069 |    0.384 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.000 |   0.069 |    0.384 | 
     | clk__L3_I0/Z            |   ^   | clk__L3_N0             | CLKBUF_X3 | 0.030 |   0.099 |    0.414 | 
     | C_int_reg[0]/CK         |   ^   | clk__L3_N0             | DFFR_X1   | 0.000 |   0.099 |    0.414 | 
     | C_int_reg[0]/Q          |   v   | C_int[0]               | DFFR_X1   | 0.101 |   0.201 |    0.516 | 
     | add_33_48/g1194/A       |   v   | C_int[0]               | HA_X1     | 0.000 |   0.201 |    0.516 | 
     | add_33_48/g1194/CO      |   v   | add_33_48/n_55         | HA_X1     | 0.034 |   0.235 |    0.550 | 
     | add_33_48/g1258/CI      |   v   | add_33_48/n_55         | FA_X1     | 0.000 |   0.235 |    0.550 | 
     | add_33_48/g1258/CO      |   v   | add_33_48/UNCONNECTED2 | FA_X1     | 0.067 |   0.302 |    0.617 | 
     | add_33_48/g3/A          |   v   | add_33_48/UNCONNECTED2 | INV_X1    | 0.000 |   0.302 |    0.617 | 
     | add_33_48/g3/ZN         |   ^   | add_33_48/n_138        | INV_X1    | 0.022 |   0.324 |    0.639 | 
     | add_33_48/g1266/A1      |   ^   | add_33_48/n_138        | NOR2_X1   | 0.000 |   0.324 |    0.639 | 
     | add_33_48/g1266/ZN      |   v   | add_33_48/n_153        | NOR2_X1   | 0.010 |   0.333 |    0.648 | 
     | add_33_48/FE_RC_13_0/A1 |   v   | add_33_48/n_153        | NOR2_X1   | 0.000 |   0.333 |    0.648 | 
     | add_33_48/FE_RC_13_0/ZN |   ^   | add_33_48/n_154        | NOR2_X1   | 0.037 |   0.371 |    0.686 | 
     | add_33_48/g1264/A1      |   ^   | add_33_48/n_154        | NOR2_X1   | 0.000 |   0.371 |    0.686 | 
     | add_33_48/g1264/ZN      |   v   | add_33_48/n_151        | NOR2_X1   | 0.012 |   0.382 |    0.697 | 
     | add_33_48/FE_RC_4_0/A1  |   v   | add_33_48/n_151        | NOR2_X1   | 0.000 |   0.382 |    0.697 | 
     | add_33_48/FE_RC_4_0/ZN  |   ^   | add_33_48/n_152        | NOR2_X1   | 0.040 |   0.422 |    0.737 | 
     | add_33_48/g1262/A1      |   ^   | add_33_48/n_152        | NOR2_X1   | 0.000 |   0.423 |    0.738 | 
     | add_33_48/g1262/ZN      |   v   | add_33_48/n_149        | NOR2_X1   | 0.012 |   0.435 |    0.750 | 
     | add_33_48/FE_RC_9_0/A1  |   v   | add_33_48/n_149        | NOR2_X1   | 0.000 |   0.435 |    0.750 | 
     | add_33_48/FE_RC_9_0/ZN  |   ^   | add_33_48/n_150        | NOR2_X1   | 0.039 |   0.474 |    0.789 | 
     | add_33_48/g1260/A1      |   ^   | add_33_48/n_150        | NOR2_X1   | 0.000 |   0.474 |    0.789 | 
     | add_33_48/g1260/ZN      |   v   | add_33_48/n_147        | NOR2_X1   | 0.012 |   0.486 |    0.801 | 
     | add_33_48/FE_RC_0_0/A1  |   v   | add_33_48/n_147        | NOR2_X1   | 0.000 |   0.486 |    0.801 | 
     | add_33_48/FE_RC_0_0/ZN  |   ^   | add_33_48/n_148        | NOR2_X1   | 0.039 |   0.525 |    0.840 | 
     | add_33_48/g1170/B1      |   ^   | add_33_48/n_148        | OAI21_X1  | 0.000 |   0.525 |    0.840 | 
     | add_33_48/g1170/ZN      |   v   | add_33_48/n_79         | OAI21_X1  | 0.028 |   0.553 |    0.868 | 
     | add_33_48/g1167/A1      |   v   | add_33_48/n_79         | NAND2_X1  | 0.000 |   0.553 |    0.868 | 
     | add_33_48/g1167/ZN      |   ^   | add_33_48/n_81         | NAND2_X1  | 0.018 |   0.571 |    0.886 | 
     | add_33_48/g1165/A1      |   ^   | add_33_48/n_81         | NAND2_X1  | 0.000 |   0.571 |    0.886 | 
     | add_33_48/g1165/ZN      |   v   | add_33_48/n_82         | NAND2_X1  | 0.022 |   0.593 |    0.908 | 
     | add_33_48/g1162/A       |   v   | add_33_48/n_82         | XNOR2_X1  | 0.000 |   0.593 |    0.908 | 
     | add_33_48/g1162/ZN      |   v   | n_96                   | XNOR2_X1  | 0.040 |   0.634 |    0.949 | 
     | g749/A1                 |   v   | n_96                   | AOI222_X1 | 0.000 |   0.634 |    0.949 | 
     | g749/ZN                 |   ^   | n_14                   | AOI222_X1 | 0.056 |   0.689 |    1.004 | 
     | g740/A                  |   ^   | n_14                   | INV_X1    | 0.000 |   0.689 |    1.004 | 
     | g740/ZN                 |   v   | n_23                   | INV_X1    | 0.008 |   0.697 |    1.012 | 
     | C_int_reg[8]/D          |   v   | n_23                   | DFFR_X1   | 0.000 |   0.697 |    1.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.315 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.315 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.280 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.279 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.246 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.246 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |   -0.214 | 
     | C_int_reg[8]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |   -0.214 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin C_int_reg[7]/CK 
Endpoint:   C_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.658
= Slack Time                    0.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                         |       |                        |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |           |       |   0.000 |    0.354 | 
     | clk__L1_I0/A            |   ^   | clk                    | CLKBUF_X3 | 0.000 |   0.000 |    0.354 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.035 |   0.035 |    0.389 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0             | CLKBUF_X3 | 0.001 |   0.036 |    0.390 | 
     | clk__L2_I0/Z            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.033 |   0.069 |    0.423 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0             | CLKBUF_X3 | 0.000 |   0.069 |    0.424 | 
     | clk__L3_I0/Z            |   ^   | clk__L3_N0             | CLKBUF_X3 | 0.030 |   0.099 |    0.454 | 
     | C_int_reg[0]/CK         |   ^   | clk__L3_N0             | DFFR_X1   | 0.000 |   0.099 |    0.454 | 
     | C_int_reg[0]/Q          |   v   | C_int[0]               | DFFR_X1   | 0.101 |   0.201 |    0.555 | 
     | add_33_48/g1194/A       |   v   | C_int[0]               | HA_X1     | 0.000 |   0.201 |    0.555 | 
     | add_33_48/g1194/CO      |   v   | add_33_48/n_55         | HA_X1     | 0.034 |   0.235 |    0.589 | 
     | add_33_48/g1258/CI      |   v   | add_33_48/n_55         | FA_X1     | 0.000 |   0.235 |    0.589 | 
     | add_33_48/g1258/CO      |   v   | add_33_48/UNCONNECTED2 | FA_X1     | 0.067 |   0.302 |    0.656 | 
     | add_33_48/g3/A          |   v   | add_33_48/UNCONNECTED2 | INV_X1    | 0.000 |   0.302 |    0.656 | 
     | add_33_48/g3/ZN         |   ^   | add_33_48/n_138        | INV_X1    | 0.022 |   0.324 |    0.678 | 
     | add_33_48/g1266/A1      |   ^   | add_33_48/n_138        | NOR2_X1   | 0.000 |   0.324 |    0.678 | 
     | add_33_48/g1266/ZN      |   v   | add_33_48/n_153        | NOR2_X1   | 0.010 |   0.333 |    0.688 | 
     | add_33_48/FE_RC_13_0/A1 |   v   | add_33_48/n_153        | NOR2_X1   | 0.000 |   0.333 |    0.688 | 
     | add_33_48/FE_RC_13_0/ZN |   ^   | add_33_48/n_154        | NOR2_X1   | 0.037 |   0.371 |    0.725 | 
     | add_33_48/g1264/A1      |   ^   | add_33_48/n_154        | NOR2_X1   | 0.000 |   0.371 |    0.725 | 
     | add_33_48/g1264/ZN      |   v   | add_33_48/n_151        | NOR2_X1   | 0.012 |   0.382 |    0.736 | 
     | add_33_48/FE_RC_4_0/A1  |   v   | add_33_48/n_151        | NOR2_X1   | 0.000 |   0.382 |    0.736 | 
     | add_33_48/FE_RC_4_0/ZN  |   ^   | add_33_48/n_152        | NOR2_X1   | 0.040 |   0.422 |    0.777 | 
     | add_33_48/g1262/A1      |   ^   | add_33_48/n_152        | NOR2_X1   | 0.000 |   0.423 |    0.777 | 
     | add_33_48/g1262/ZN      |   v   | add_33_48/n_149        | NOR2_X1   | 0.012 |   0.435 |    0.789 | 
     | add_33_48/FE_RC_9_0/A1  |   v   | add_33_48/n_149        | NOR2_X1   | 0.000 |   0.435 |    0.789 | 
     | add_33_48/FE_RC_9_0/ZN  |   ^   | add_33_48/n_150        | NOR2_X1   | 0.039 |   0.474 |    0.828 | 
     | add_33_48/g1260/A1      |   ^   | add_33_48/n_150        | NOR2_X1   | 0.000 |   0.474 |    0.828 | 
     | add_33_48/g1260/ZN      |   v   | add_33_48/n_147        | NOR2_X1   | 0.012 |   0.486 |    0.840 | 
     | add_33_48/FE_RC_0_0/A1  |   v   | add_33_48/n_147        | NOR2_X1   | 0.000 |   0.486 |    0.840 | 
     | add_33_48/FE_RC_0_0/ZN  |   ^   | add_33_48/n_148        | NOR2_X1   | 0.039 |   0.525 |    0.879 | 
     | add_33_48/g1170/B1      |   ^   | add_33_48/n_148        | OAI21_X1  | 0.000 |   0.525 |    0.880 | 
     | add_33_48/g1170/ZN      |   v   | add_33_48/n_79         | OAI21_X1  | 0.028 |   0.553 |    0.907 | 
     | add_33_48/g1247/A       |   v   | add_33_48/n_79         | XNOR2_X1  | 0.000 |   0.553 |    0.907 | 
     | add_33_48/g1247/ZN      |   v   | n_98                   | XNOR2_X1  | 0.041 |   0.594 |    0.948 | 
     | g747/A1                 |   v   | n_98                   | AOI222_X1 | 0.000 |   0.594 |    0.948 | 
     | g747/ZN                 |   ^   | n_16                   | AOI222_X1 | 0.055 |   0.648 |    1.003 | 
     | g738/A                  |   ^   | n_16                   | INV_X1    | 0.000 |   0.648 |    1.003 | 
     | g738/ZN                 |   v   | n_25                   | INV_X1    | 0.009 |   0.658 |    1.012 | 
     | C_int_reg[7]/D          |   v   | n_25                   | DFFR_X1   | 0.000 |   0.658 |    1.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.354 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.354 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.320 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.319 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.285 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.285 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |   -0.253 | 
     | C_int_reg[7]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |   -0.253 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin C_int_reg[6]/CK 
Endpoint:   C_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.617
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.394 | 
     | clk__L1_I0/A            |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.394 | 
     | clk__L1_I0/Z            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.429 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.429 | 
     | clk__L2_I3/Z            |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.463 | 
     | clk__L3_I10/A           |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.463 | 
     | clk__L3_I10/Z           |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.494 | 
     | A_int_reg[0]/CK         |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.494 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | SDFFR_X1  | 0.093 |   0.192 |    0.587 | 
     | add_28_48/g1158/A       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.192 |    0.587 | 
     | add_28_48/g1158/CO      |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.240 |    0.635 | 
     | add_28_48/g1209/CI      |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.240 |    0.635 | 
     | add_28_48/g1209/CO      |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.286 |    0.680 | 
     | add_28_48/g1208/A       |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.286 |    0.680 | 
     | add_28_48/g1208/ZN      |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.298 |    0.692 | 
     | add_28_48/g1152/B1      |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.298 |    0.692 | 
     | add_28_48/g1152/ZN      |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.325 |    0.719 | 
     | add_28_48/g1151/A       |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.325 |    0.719 | 
     | add_28_48/g1151/ZN      |   v   | add_28_48/n_57  | INV_X1    | 0.014 |   0.339 |    0.734 | 
     | add_28_48/g1148/B1      |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.340 |    0.734 | 
     | add_28_48/g1148/ZN      |   ^   | add_28_48/n_60  | OAI21_X1  | 0.027 |   0.367 |    0.761 | 
     | add_28_48/g1147/A       |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.367 |    0.761 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.381 |    0.775 | 
     | add_28_48/g1144/B1      |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.381 |    0.775 | 
     | add_28_48/g1144/ZN      |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.409 |    0.803 | 
     | add_28_48/g1143/A       |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.409 |    0.803 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.423 |    0.818 | 
     | add_28_48/g1224/A1      |   v   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.423 |    0.818 | 
     | add_28_48/g1224/ZN      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.024 |   0.447 |    0.842 | 
     | add_28_48/FE_RC_11_0/A1 |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.447 |    0.842 | 
     | add_28_48/FE_RC_11_0/ZN |   v   | add_28_48/n_149 | NOR2_X1   | 0.014 |   0.462 |    0.856 | 
     | add_28_48/g1212/A       |   v   | add_28_48/n_149 | XOR2_X1   | 0.000 |   0.462 |    0.856 | 
     | add_28_48/g1212/Z       |   v   | n_101           | XOR2_X1   | 0.054 |   0.516 |    0.910 | 
     | g748/C1                 |   v   | n_101           | AOI222_X1 | 0.000 |   0.516 |    0.911 | 
     | g748/ZN                 |   ^   | n_15            | AOI222_X1 | 0.092 |   0.608 |    1.002 | 
     | g739/A                  |   ^   | n_15            | INV_X1    | 0.000 |   0.608 |    1.002 | 
     | g739/ZN                 |   v   | n_24            | INV_X1    | 0.009 |   0.617 |    1.012 | 
     | C_int_reg[6]/D          |   v   | n_24            | DFFR_X1   | 0.000 |   0.617 |    1.012 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.394 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.394 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.360 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.359 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.325 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.325 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.294 | 
     | C_int_reg[6]/CK |   ^   | clk__L3_N4 | DFFR_X1   | 0.000 |   0.100 |   -0.294 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin C_int_reg[5]/CK 
Endpoint:   C_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.574
= Slack Time                    0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.438 | 
     | clk__L1_I0/A       |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.438 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.473 | 
     | clk__L2_I3/A       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.473 | 
     | clk__L2_I3/Z       |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.507 | 
     | clk__L3_I10/A      |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.507 | 
     | clk__L3_I10/Z      |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.538 | 
     | A_int_reg[0]/CK    |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.538 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | SDFFR_X1  | 0.093 |   0.192 |    0.631 | 
     | add_28_48/g1158/A  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.192 |    0.631 | 
     | add_28_48/g1158/CO |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.240 |    0.679 | 
     | add_28_48/g1209/CI |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.240 |    0.679 | 
     | add_28_48/g1209/CO |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.286 |    0.724 | 
     | add_28_48/g1208/A  |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.286 |    0.724 | 
     | add_28_48/g1208/ZN |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.298 |    0.736 | 
     | add_28_48/g1152/B1 |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.298 |    0.736 | 
     | add_28_48/g1152/ZN |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.325 |    0.763 | 
     | add_28_48/g1151/A  |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.325 |    0.763 | 
     | add_28_48/g1151/ZN |   v   | add_28_48/n_57  | INV_X1    | 0.014 |   0.339 |    0.778 | 
     | add_28_48/g1148/B1 |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.339 |    0.778 | 
     | add_28_48/g1148/ZN |   ^   | add_28_48/n_60  | OAI21_X1  | 0.027 |   0.366 |    0.805 | 
     | add_28_48/g1147/A  |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.366 |    0.805 | 
     | add_28_48/g1147/ZN |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.381 |    0.819 | 
     | add_28_48/g1144/B1 |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.381 |    0.819 | 
     | add_28_48/g1144/ZN |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.409 |    0.847 | 
     | add_28_48/g1143/A  |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.409 |    0.847 | 
     | add_28_48/g1143/ZN |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.423 |    0.862 | 
     | add_28_48/g1213/A  |   v   | add_28_48/n_65  | XOR2_X1   | 0.000 |   0.423 |    0.862 | 
     | add_28_48/g1213/Z  |   v   | n_103           | XOR2_X1   | 0.054 |   0.477 |    0.916 | 
     | g746/C1            |   v   | n_103           | AOI222_X1 | 0.000 |   0.477 |    0.916 | 
     | g746/ZN            |   ^   | n_17            | AOI222_X1 | 0.087 |   0.565 |    1.003 | 
     | g737/A             |   ^   | n_17            | INV_X1    | 0.000 |   0.565 |    1.003 | 
     | g737/ZN            |   v   | n_26            | INV_X1    | 0.009 |   0.574 |    1.012 | 
     | C_int_reg[5]/D     |   v   | n_26            | DFFR_X1   | 0.000 |   0.574 |    1.012 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.439 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.439 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.404 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.403 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.369 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.369 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |   -0.338 | 
     | C_int_reg[5]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |   -0.338 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin C_int_reg[4]/CK 
Endpoint:   C_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.532
= Slack Time                    0.480
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.480 | 
     | clk__L1_I0/A       |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.480 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.514 | 
     | clk__L2_I3/A       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.515 | 
     | clk__L2_I3/Z       |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.548 | 
     | clk__L3_I10/A      |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.548 | 
     | clk__L3_I10/Z      |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.579 | 
     | A_int_reg[0]/CK    |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.579 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | SDFFR_X1  | 0.093 |   0.192 |    0.672 | 
     | add_28_48/g1158/A  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.192 |    0.672 | 
     | add_28_48/g1158/CO |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.240 |    0.720 | 
     | add_28_48/g1209/CI |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.240 |    0.720 | 
     | add_28_48/g1209/CO |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.286 |    0.766 | 
     | add_28_48/g1208/A  |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.286 |    0.766 | 
     | add_28_48/g1208/ZN |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.298 |    0.777 | 
     | add_28_48/g1152/B1 |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.298 |    0.778 | 
     | add_28_48/g1152/ZN |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.325 |    0.805 | 
     | add_28_48/g1151/A  |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.325 |    0.805 | 
     | add_28_48/g1151/ZN |   v   | add_28_48/n_57  | INV_X1    | 0.014 |   0.339 |    0.819 | 
     | add_28_48/g1148/B1 |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.340 |    0.819 | 
     | add_28_48/g1148/ZN |   ^   | add_28_48/n_60  | OAI21_X1  | 0.027 |   0.367 |    0.846 | 
     | add_28_48/g1147/A  |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.367 |    0.846 | 
     | add_28_48/g1147/ZN |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.381 |    0.860 | 
     | add_28_48/g1214/A  |   v   | add_28_48/n_61  | XOR2_X1   | 0.000 |   0.381 |    0.861 | 
     | add_28_48/g1214/Z  |   v   | n_105           | XOR2_X1   | 0.053 |   0.434 |    0.913 | 
     | g745/C1            |   v   | n_105           | AOI222_X1 | 0.000 |   0.434 |    0.914 | 
     | g745/ZN            |   ^   | n_18            | AOI222_X1 | 0.090 |   0.524 |    1.003 | 
     | g736/A             |   ^   | n_18            | INV_X1    | 0.000 |   0.524 |    1.003 | 
     | g736/ZN            |   v   | n_27            | INV_X1    | 0.008 |   0.532 |    1.012 | 
     | C_int_reg[4]/D     |   v   | n_27            | DFFR_X1   | 0.000 |   0.532 |    1.012 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.480 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.480 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.445 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.444 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.410 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.410 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |   -0.379 | 
     | C_int_reg[4]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |   -0.379 | 
     +-------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin C_int_reg[3]/CK 
Endpoint:   C_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.492
= Slack Time                    0.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.520 | 
     | clk__L1_I0/A       |   ^   | clk             | CLKBUF_X3 | 0.000 |   0.000 |    0.520 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.035 |   0.035 |    0.554 | 
     | clk__L2_I3/A       |   ^   | clk__L1_N0      | CLKBUF_X3 | 0.000 |   0.035 |    0.555 | 
     | clk__L2_I3/Z       |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.033 |   0.068 |    0.588 | 
     | clk__L3_I10/A      |   ^   | clk__L2_N3      | CLKBUF_X3 | 0.000 |   0.069 |    0.588 | 
     | clk__L3_I10/Z      |   ^   | clk__L3_N10     | CLKBUF_X3 | 0.031 |   0.099 |    0.619 | 
     | A_int_reg[0]/CK    |   ^   | clk__L3_N10     | SDFFR_X1  | 0.000 |   0.099 |    0.619 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | SDFFR_X1  | 0.093 |   0.192 |    0.712 | 
     | add_28_48/g1158/A  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.192 |    0.712 | 
     | add_28_48/g1158/CO |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.240 |    0.760 | 
     | add_28_48/g1209/CI |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.240 |    0.760 | 
     | add_28_48/g1209/CO |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.286 |    0.806 | 
     | add_28_48/g1208/A  |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.286 |    0.806 | 
     | add_28_48/g1208/ZN |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.298 |    0.818 | 
     | add_28_48/g1152/B1 |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.298 |    0.818 | 
     | add_28_48/g1152/ZN |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.325 |    0.845 | 
     | add_28_48/g1151/A  |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.325 |    0.845 | 
     | add_28_48/g1151/ZN |   v   | add_28_48/n_57  | INV_X1    | 0.014 |   0.339 |    0.859 | 
     | add_28_48/g1215/A  |   v   | add_28_48/n_57  | XOR2_X1   | 0.000 |   0.340 |    0.859 | 
     | add_28_48/g1215/Z  |   v   | n_107           | XOR2_X1   | 0.053 |   0.392 |    0.912 | 
     | g744/C1            |   v   | n_107           | AOI222_X1 | 0.000 |   0.393 |    0.912 | 
     | g744/ZN            |   ^   | n_19            | AOI222_X1 | 0.090 |   0.483 |    1.003 | 
     | g735/A             |   ^   | n_19            | INV_X1    | 0.000 |   0.483 |    1.003 | 
     | g735/ZN            |   v   | n_28            | INV_X1    | 0.009 |   0.492 |    1.012 | 
     | C_int_reg[3]/D     |   v   | n_28            | DFFR_X1   | 0.000 |   0.492 |    1.012 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.520 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.520 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.485 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.484 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.451 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.450 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |   -0.419 | 
     | C_int_reg[3]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |   -0.419 | 
     +-------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin C_int_reg[2]/CK 
Endpoint:   C_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.010
- Arrival Time                  0.471
= Slack Time                    0.540
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.540 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.540 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.574 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.575 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.609 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.609 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.640 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.640 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.767 | 
     | g807/A1         |   ^   | state[1]   | AND2_X2   | 0.000 |   0.228 |    0.767 | 
     | g807/ZN         |   ^   | n_9        | AND2_X2   | 0.085 |   0.313 |    0.852 | 
     | g806/A          |   ^   | n_9        | INV_X1    | 0.000 |   0.313 |    0.853 | 
     | g806/ZN         |   v   | n_8        | INV_X1    | 0.010 |   0.323 |    0.863 | 
     | g805/A2         |   v   | n_8        | AND2_X2   | 0.000 |   0.323 |    0.863 | 
     | g805/ZN         |   v   | n_10       | AND2_X2   | 0.054 |   0.377 |    0.916 | 
     | g743/B1         |   v   | n_10       | AOI222_X1 | 0.002 |   0.379 |    0.919 | 
     | g743/ZN         |   ^   | n_20       | AOI222_X1 | 0.083 |   0.462 |    1.001 | 
     | g734/A          |   ^   | n_20       | INV_X1    | 0.000 |   0.462 |    1.001 | 
     | g734/ZN         |   v   | n_29       | INV_X1    | 0.009 |   0.471 |    1.010 | 
     | C_int_reg[2]/D  |   v   | n_29       | DFFR_X1   | 0.000 |   0.471 |    1.010 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.540 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.540 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.505 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.504 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.470 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.470 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.030 |   0.099 |   -0.440 | 
     | C_int_reg[2]/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.000 |   0.099 |   -0.440 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin C_int_reg[1]/CK 
Endpoint:   C_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.010
- Arrival Time                  0.454
= Slack Time                    0.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk            |           |       |   0.000 |    0.557 | 
     | clk__L1_I0/A       |   ^   | clk            | CLKBUF_X3 | 0.000 |   0.000 |    0.557 | 
     | clk__L1_I0/Z       |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.035 |   0.035 |    0.591 | 
     | clk__L2_I0/A       |   ^   | clk__L1_N0     | CLKBUF_X3 | 0.001 |   0.036 |    0.592 | 
     | clk__L2_I0/Z       |   ^   | clk__L2_N0     | CLKBUF_X3 | 0.033 |   0.069 |    0.626 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0     | CLKBUF_X3 | 0.000 |   0.069 |    0.626 | 
     | clk__L3_I0/Z       |   ^   | clk__L3_N0     | CLKBUF_X3 | 0.030 |   0.099 |    0.656 | 
     | C_int_reg[0]/CK    |   ^   | clk__L3_N0     | DFFR_X1   | 0.000 |   0.099 |    0.656 | 
     | C_int_reg[0]/Q     |   ^   | C_int[0]       | DFFR_X1   | 0.123 |   0.223 |    0.780 | 
     | add_33_48/g1194/A  |   ^   | C_int[0]       | HA_X1     | 0.000 |   0.223 |    0.780 | 
     | add_33_48/g1194/CO |   ^   | add_33_48/n_55 | HA_X1     | 0.041 |   0.264 |    0.821 | 
     | add_33_48/g1258/CI |   ^   | add_33_48/n_55 | FA_X1     | 0.000 |   0.264 |    0.821 | 
     | add_33_48/g1258/S  |   v   | n_110          | FA_X1     | 0.090 |   0.354 |    0.911 | 
     | g742/C1            |   v   | n_110          | AOI222_X1 | 0.000 |   0.354 |    0.911 | 
     | g742/ZN            |   ^   | n_21           | AOI222_X1 | 0.091 |   0.445 |    1.002 | 
     | g733/A             |   ^   | n_21           | INV_X1    | 0.000 |   0.445 |    1.002 | 
     | g733/ZN            |   v   | n_30           | INV_X1    | 0.008 |   0.454 |    1.010 | 
     | C_int_reg[1]/D     |   v   | n_30           | DFFR_X1   | 0.000 |   0.454 |    1.010 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.557 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.557 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.522 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.521 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.488 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.487 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.030 |   0.099 |   -0.457 | 
     | C_int_reg[1]/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.000 |   0.099 |   -0.457 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin C_int_reg[0]/CK 
Endpoint:   C_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.010
- Arrival Time                  0.451
= Slack Time                    0.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.559 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.559 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.594 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.595 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.629 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.629 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.660 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.660 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.787 | 
     | g807/A1         |   ^   | state[1]   | AND2_X2   | 0.000 |   0.228 |    0.787 | 
     | g807/ZN         |   ^   | n_9        | AND2_X2   | 0.085 |   0.313 |    0.872 | 
     | g806/A          |   ^   | n_9        | INV_X1    | 0.000 |   0.313 |    0.872 | 
     | g806/ZN         |   v   | n_8        | INV_X1    | 0.010 |   0.323 |    0.883 | 
     | g805/A2         |   v   | n_8        | AND2_X2   | 0.000 |   0.323 |    0.883 | 
     | g805/ZN         |   v   | n_10       | AND2_X2   | 0.054 |   0.377 |    0.936 | 
     | g727/A1         |   v   | n_10       | AOI222_X1 | 0.002 |   0.379 |    0.939 | 
     | g727/ZN         |   ^   | n_36       | AOI222_X1 | 0.062 |   0.441 |    1.000 | 
     | g718/A          |   ^   | n_36       | INV_X1    | 0.000 |   0.441 |    1.001 | 
     | g718/ZN         |   v   | n_44       | INV_X1    | 0.009 |   0.451 |    1.010 | 
     | C_int_reg[0]/D  |   v   | n_44       | DFFR_X1   | 0.000 |   0.451 |    1.010 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.560 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.560 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.525 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.524 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.490 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.490 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.030 |   0.099 |   -0.460 | 
     | C_int_reg[0]/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.000 |   0.099 |   -0.460 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.740 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.740 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.771 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.771 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.898 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[6]/SE     |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.636 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.635 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.601 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.571 | 
     | Y_reg[6]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.740 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.740 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.771 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.771 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.898 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[7]/SE     |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.636 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.635 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.571 | 
     | Y_reg[7]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.740 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.740 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.771 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.771 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.898 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[10]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.636 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.635 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.571 | 
     | Y_reg[10]/CK |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.740 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.771 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[12]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[12]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.740 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[17]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[17]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.740 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[14]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[14]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.288
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[5]/SE     |   v   | n_3        | SDFFR_X1  | 0.002 |   0.288 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.571 | 
     | Y_reg[5]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[13]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[13]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[11]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[11]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.671 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.671 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[15]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.671 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.671 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[15]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[9]/SE     |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.602 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[9]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.957 | 
     | Y_reg[8]/SE     |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.602 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[8]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.289
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.958 | 
     | Y_reg[16]/SE    |   v   | n_3        | SDFFR_X1  | 0.003 |   0.289 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.602 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.602 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.571 | 
     | Y_reg[16]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.571 | 
     +----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.959
- Arrival Time                  0.288
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.958 | 
     | Y_reg[3]/SE     |   v   | n_3        | SDFFR_X1  | 0.002 |   0.288 |    0.959 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.602 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.602 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.572 | 
     | Y_reg[3]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.572 | 
     +----------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.959
- Arrival Time                  0.288
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.706 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.707 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.741 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.772 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.899 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.899 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.958 | 
     | Y_reg[4]/SE     |   v   | n_3        | SDFFR_X1  | 0.002 |   0.288 |    0.959 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.603 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.602 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.572 | 
     | Y_reg[4]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.572 | 
     +----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.960
- Arrival Time                  0.288
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.707 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.708 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.741 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.742 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.772 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.773 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.900 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.900 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.958 | 
     | Y_reg[0]/SE     |   v   | n_3        | SDFFR_X1  | 0.002 |   0.288 |    0.960 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.637 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.636 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.603 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.603 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.572 | 
     | Y_reg[0]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.572 | 
     +----------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.959
- Arrival Time                  0.287
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.707 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.708 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.742 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.742 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.773 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.773 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.900 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.900 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.958 | 
     | Y_reg[2]/SE     |   v   | n_3        | SDFFR_X1  | 0.001 |   0.287 |    0.959 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.638 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.637 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.603 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.603 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.573 | 
     | Y_reg[2]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.572 | 
     +----------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.959
- Arrival Time                  0.287
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.707 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.708 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.742 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.742 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.773 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.773 | 
     | state_reg[1]/Q  |   ^   | state[1]   | DFFR_X1   | 0.127 |   0.227 |    0.900 | 
     | g812/A1         |   ^   | state[1]   | NAND2_X2  | 0.000 |   0.228 |    0.900 | 
     | g812/ZN         |   v   | n_3        | NAND2_X2  | 0.058 |   0.286 |    0.958 | 
     | Y_reg[1]/SE     |   v   | n_3        | SDFFR_X1  | 0.001 |   0.287 |    0.959 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.638 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.637 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.603 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.603 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.573 | 
     | Y_reg[1]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.572 | 
     +----------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin B_int_reg[3]/CK 
Endpoint:   B_int_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.098
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.959
- Arrival Time                  0.284
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.709 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.710 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.744 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.775 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.948 | 
     | B_int_reg[3]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.959 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.640 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |   -0.606 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |   -0.606 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |   -0.577 | 
     | B_int_reg[3]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |   -0.577 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin B_int_reg[2]/CK 
Endpoint:   B_int_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.098
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.959
- Arrival Time                  0.284
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.709 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.710 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.744 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.775 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.948 | 
     | B_int_reg[2]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.959 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.640 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |   -0.606 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |   -0.606 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |   -0.577 | 
     | B_int_reg[2]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |   -0.577 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A_int_reg[2]/CK 
Endpoint:   A_int_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.098
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.959
- Arrival Time                  0.284
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.709 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.710 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.744 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.775 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.948 | 
     | A_int_reg[2]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.959 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.640 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |   -0.606 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |   -0.606 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |   -0.577 | 
     | A_int_reg[2]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |   -0.577 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin B_int_reg[13]/CK 
Endpoint:   B_int_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.744 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.775 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | B_int_reg[13]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.285 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.640 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |   -0.607 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.606 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.576 | 
     | B_int_reg[13]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin B_int_reg[12]/CK 
Endpoint:   B_int_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.286
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.745 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.776 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | B_int_reg[12]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.286 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.641 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.607 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.607 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.576 | 
     | B_int_reg[12]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin B_int_reg[11]/CK 
Endpoint:   B_int_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.286
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.745 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.776 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | B_int_reg[11]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.286 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.641 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.607 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.607 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.576 | 
     | B_int_reg[11]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin B_int_reg[10]/CK 
Endpoint:   B_int_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.745 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.776 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | B_int_reg[10]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.285 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.640 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |   -0.607 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.606 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.576 | 
     | B_int_reg[10]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A_int_reg[13]/CK 
Endpoint:   A_int_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.745 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.776 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | A_int_reg[13]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.285 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.640 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |   -0.607 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.606 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.576 | 
     | A_int_reg[13]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A_int_reg[12]/CK 
Endpoint:   A_int_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.286
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.745 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.776 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | A_int_reg[12]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.286 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.641 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.607 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.607 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.576 | 
     | A_int_reg[12]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A_int_reg[11]/CK 
Endpoint:   A_int_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.286
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.745 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.775 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.776 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | A_int_reg[11]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.286 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.641 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.607 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.607 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.576 | 
     | A_int_reg[11]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A_int_reg[10]/CK 
Endpoint:   A_int_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.675 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.710 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.711 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.744 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.745 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.776 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.776 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.873 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.873 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.949 | 
     | A_int_reg[10]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.285 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.641 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.640 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |   -0.607 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.607 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.576 | 
     | A_int_reg[10]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin B_int_reg[14]/CK 
Endpoint:   B_int_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.676 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.676 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.745 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.776 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.874 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.874 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | B_int_reg[14]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.285 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.676 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.676 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.641 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.608 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.607 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.576 | 
     | B_int_reg[14]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.576 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin B_int_reg[9]/CK 
Endpoint:   B_int_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.676 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.676 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.745 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.874 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.874 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | B_int_reg[9]/SE |   ^   | n_5        | SDFFR_X1  | 0.012 |   0.285 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.676 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.676 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.641 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.608 | 
     | clk__L3_I12/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I12/Z   |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.577 | 
     | B_int_reg[9]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.576 | 
     +--------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin B_int_reg[8]/CK 
Endpoint:   B_int_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.676 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.676 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.874 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | B_int_reg[8]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.285 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.676 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.676 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.641 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.608 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.577 | 
     | B_int_reg[8]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin A_int_reg[7]/CK 
Endpoint:   A_int_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.284
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.676 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.676 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.874 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | A_int_reg[7]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.676 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.676 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.641 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.608 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.577 | 
     | A_int_reg[7]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin A_int_reg[3]/CK 
Endpoint:   A_int_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.284
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | A_int_reg[3]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.642 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.608 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.577 | 
     | A_int_reg[3]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin A_int_reg[1]/CK 
Endpoint:   A_int_reg[1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.284
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | A_int_reg[1]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.642 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.608 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.577 | 
     | A_int_reg[1]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin A_int_reg[5]/CK 
Endpoint:   A_int_reg[5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.284
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | A_int_reg[5]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.641 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.608 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.577 | 
     | A_int_reg[5]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin B_int_reg[4]/CK 
Endpoint:   B_int_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.284
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | B_int_reg[4]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.642 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.608 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.577 | 
     | B_int_reg[4]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin B_int_reg[1]/CK 
Endpoint:   B_int_reg[1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.284
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | B_int_reg[1]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.642 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.608 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.577 | 
     | B_int_reg[1]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin B_int_reg[0]/CK 
Endpoint:   B_int_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.284
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | B_int_reg[0]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.284 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.642 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.608 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.577 | 
     | B_int_reg[0]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin B_int_reg[7]/CK 
Endpoint:   B_int_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | B_int_reg[7]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.285 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.642 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.608 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.577 | 
     | B_int_reg[7]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin A_int_reg[8]/CK 
Endpoint:   A_int_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.285
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.711 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.712 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.746 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.746 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.777 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.777 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.875 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.875 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.950 | 
     | A_int_reg[8]/SE |   ^   | n_5        | SDFFR_X1  | 0.011 |   0.285 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.642 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.642 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.608 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.608 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.577 | 
     | A_int_reg[8]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.577 | 
     +--------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin A_int_reg[4]/CK 
Endpoint:   A_int_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.283
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.678 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.712 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.713 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.747 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.747 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.778 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.778 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.876 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.876 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.951 | 
     | A_int_reg[4]/SE |   ^   | n_5        | SDFFR_X1  | 0.010 |   0.283 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.678 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.643 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.643 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.609 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.609 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.578 | 
     | A_int_reg[4]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.578 | 
     +--------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin B_int_reg[6]/CK 
Endpoint:   B_int_reg[6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.283
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.678 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.713 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.714 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.747 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.748 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.779 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.779 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.876 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.876 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.952 | 
     | B_int_reg[6]/SE |   ^   | n_5        | SDFFR_X1  | 0.009 |   0.283 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.678 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.644 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.643 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.610 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.610 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.579 | 
     | B_int_reg[6]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.579 | 
     +--------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin B_int_reg[5]/CK 
Endpoint:   B_int_reg[5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.282
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.678 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.713 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.714 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.748 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.748 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.779 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.779 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.876 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.877 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.952 | 
     | B_int_reg[5]/SE |   ^   | n_5        | SDFFR_X1  | 0.009 |   0.282 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.678 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.644 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.643 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.610 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.610 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.579 | 
     | B_int_reg[5]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.579 | 
     +--------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin A_int_reg[6]/CK 
Endpoint:   A_int_reg[6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.282
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.678 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.713 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.714 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.748 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.748 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.779 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.779 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.876 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.877 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.952 | 
     | A_int_reg[6]/SE |   ^   | n_5        | SDFFR_X1  | 0.009 |   0.282 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.678 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.678 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.644 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.643 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.610 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.610 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.579 | 
     | A_int_reg[6]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.579 | 
     +--------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin A_int_reg[14]/CK 
Endpoint:   A_int_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.283
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.679 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.679 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.713 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.714 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.748 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.748 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.779 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.779 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.877 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.877 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.952 | 
     | A_int_reg[14]/SE |   ^   | n_5        | SDFFR_X1  | 0.009 |   0.283 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.679 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.679 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.644 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.643 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |   -0.610 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.610 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |   -0.579 | 
     | A_int_reg[14]/CK |   ^   | clk__L3_N17 | SDFFR_X1  | 0.000 |   0.100 |   -0.579 | 
     +---------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin B_int_reg[15]/CK 
Endpoint:   B_int_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.283
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.679 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.679 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.713 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.714 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.748 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.748 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.779 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.779 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.877 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.877 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.952 | 
     | B_int_reg[15]/SE |   ^   | n_5        | SDFFR_X1  | 0.009 |   0.283 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.679 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.679 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.644 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.643 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.610 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.610 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.579 | 
     | B_int_reg[15]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.579 | 
     +---------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin A_int_reg[15]/CK 
Endpoint:   A_int_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.283
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.679 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.679 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.713 | 
     | clk__L2_I0/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.714 | 
     | clk__L2_I0/Z     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.748 | 
     | clk__L3_I1/A     |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.748 | 
     | clk__L3_I1/Z     |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.779 | 
     | state_reg[0]/CK  |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.779 | 
     | state_reg[0]/QN  |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.877 | 
     | g811/A2          |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.877 | 
     | g811/ZN          |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.952 | 
     | A_int_reg[15]/SE |   ^   | n_5        | SDFFR_X1  | 0.009 |   0.283 |    0.961 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.679 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.679 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.644 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.643 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.610 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.610 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.579 | 
     | A_int_reg[15]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.579 | 
     +---------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin A_int_reg[9]/CK 
Endpoint:   A_int_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.283
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.679 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.679 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.713 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.714 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.748 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.748 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.779 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.779 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.877 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.877 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.952 | 
     | A_int_reg[9]/SE |   ^   | n_5        | SDFFR_X1  | 0.009 |   0.283 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.679 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.679 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.644 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.644 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.610 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.610 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.579 | 
     | A_int_reg[9]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.579 | 
     +--------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin A_int_reg[0]/CK 
Endpoint:   A_int_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.961
- Arrival Time                  0.281
= Slack Time                    0.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.680 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.680 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.715 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.716 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.749 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.749 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.780 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.780 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.878 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.878 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    0.954 | 
     | A_int_reg[0]/SE |   ^   | n_5        | SDFFR_X1  | 0.007 |   0.281 |    0.961 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.680 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.680 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.645 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.645 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.612 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.611 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.581 | 
     | A_int_reg[0]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.581 | 
     +--------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin state_reg[0]/CK 
Endpoint:   state_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.010
- Arrival Time                  0.292
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.718 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.718 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.753 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.754 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.787 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.788 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.818 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.819 | 
     | state_reg[1]/Q  |   v   | state[1]   | DFFR_X1   | 0.103 |   0.204 |    0.922 | 
     | g809/A2         |   v   | state[1]   | NOR2_X4   | 0.000 |   0.204 |    0.922 | 
     | g809/ZN         |   ^   | n_7        | NOR2_X4   | 0.072 |   0.276 |    0.994 | 
     | g808/A          |   ^   | n_7        | INV_X1    | 0.000 |   0.277 |    0.995 | 
     | g808/ZN         |   v   | n_6        | INV_X1    | 0.015 |   0.292 |    1.010 | 
     | state_reg[0]/D  |   v   | n_6        | DFFR_X1   | 0.000 |   0.292 |    1.010 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.718 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.718 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.683 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.682 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.649 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.649 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |   -0.618 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |   -0.618 | 
     +-------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin state_reg[1]/CK 
Endpoint:   state_reg[1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 1.012
- Arrival Time                  0.282
= Slack Time                    0.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.730 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.730 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.765 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.766 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.799 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.799 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.830 | 
     | state_reg[0]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.830 | 
     | state_reg[0]/QN |   ^   | n_1        | DFFR_X1   | 0.098 |   0.198 |    0.928 | 
     | g811/A2         |   ^   | n_1        | AND2_X4   | 0.000 |   0.198 |    0.928 | 
     | g811/ZN         |   ^   | n_5        | AND2_X4   | 0.075 |   0.274 |    1.003 | 
     | g810/A          |   ^   | n_5        | INV_X1    | 0.000 |   0.274 |    1.004 | 
     | g810/ZN         |   v   | n_4        | INV_X1    | 0.008 |   0.282 |    1.012 | 
     | state_reg[1]/D  |   v   | n_4        | DFFR_X1   | 0.000 |   0.282 |    1.012 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.730 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.730 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.695 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.694 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.661 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.660 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |   -0.630 | 
     | state_reg[1]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |   -0.629 | 
     +-------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.980
- Arrival Time                  0.224
= Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.756 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.756 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.791 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.792 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.825 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |    0.825 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |    0.857 | 
     | C_int_reg[5]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |    0.857 | 
     | C_int_reg[5]/Q  |   ^   | C_int[5]   | DFFR_X1   | 0.123 |   0.224 |    0.980 | 
     | Y_reg[5]/D      |   ^   | C_int[5]   | SDFFR_X1  | 0.000 |   0.224 |    0.980 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.756 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.756 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.721 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.720 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.687 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.686 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.656 | 
     | Y_reg[5]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.656 | 
     +----------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.980
- Arrival Time                  0.224
= Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.756 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.756 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.791 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.792 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.825 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.825 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.030 |   0.099 |    0.855 | 
     | C_int_reg[2]/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.000 |   0.099 |    0.855 | 
     | C_int_reg[2]/Q  |   ^   | C_int[2]   | DFFR_X1   | 0.124 |   0.224 |    0.980 | 
     | Y_reg[2]/D      |   ^   | C_int[2]   | SDFFR_X1  | 0.000 |   0.224 |    0.980 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.756 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.756 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.721 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.720 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.687 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.687 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.656 | 
     | Y_reg[2]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.656 | 
     +----------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.980
- Arrival Time                  0.224
= Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.756 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.756 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.791 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.792 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.825 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.825 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.856 | 
     | C_int_reg[4]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.856 | 
     | C_int_reg[4]/Q  |   ^   | C_int[4]   | DFFR_X1   | 0.123 |   0.224 |    0.980 | 
     | Y_reg[4]/D      |   ^   | C_int[4]   | SDFFR_X1  | 0.000 |   0.224 |    0.980 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.756 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.756 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.721 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.720 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.687 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.687 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.656 | 
     | Y_reg[4]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.656 | 
     +----------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.980
- Arrival Time                  0.224
= Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.756 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.756 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.791 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.792 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.825 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.826 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.031 |   0.100 |    0.857 | 
     | C_int_reg[3]/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.100 |    0.857 | 
     | C_int_reg[3]/Q  |   ^   | C_int[3]   | DFFR_X1   | 0.123 |   0.224 |    0.980 | 
     | Y_reg[3]/D      |   ^   | C_int[3]   | SDFFR_X1  | 0.000 |   0.224 |    0.980 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.756 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.756 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.722 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.721 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.687 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.687 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.656 | 
     | Y_reg[3]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.656 | 
     +----------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.980
- Arrival Time                  0.224
= Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.756 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.756 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.791 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.791 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.825 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.825 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |    0.856 | 
     | C_int_reg[10]/CK |   ^   | clk__L3_N17 | DFFR_X1   | 0.000 |   0.100 |    0.856 | 
     | C_int_reg[10]/Q  |   ^   | C_int[10]   | DFFR_X1   | 0.123 |   0.223 |    0.979 | 
     | Y_reg[10]/D      |   ^   | C_int[10]   | SDFFR_X1  | 0.001 |   0.224 |    0.980 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.756 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.756 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.722 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.721 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.687 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.687 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.656 | 
     | Y_reg[10]/CK |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.656 | 
     +----------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.980
- Arrival Time                  0.223
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.757 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.757 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.792 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.793 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.827 | 
     | clk__L3_I4/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |    0.827 | 
     | clk__L3_I4/Z    |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |    0.858 | 
     | C_int_reg[6]/CK |   ^   | clk__L3_N4 | DFFR_X1   | 0.000 |   0.100 |    0.858 | 
     | C_int_reg[6]/Q  |   ^   | C_int[6]   | DFFR_X1   | 0.122 |   0.223 |    0.980 | 
     | Y_reg[6]/D      |   ^   | C_int[6]   | SDFFR_X1  | 0.000 |   0.223 |    0.980 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.757 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.757 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.723 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.722 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.688 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.688 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.657 | 
     | Y_reg[6]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.657 | 
     +----------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.981
- Arrival Time                  0.223
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.757 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.757 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.792 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.793 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.827 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.827 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.030 |   0.099 |    0.857 | 
     | C_int_reg[0]/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.000 |   0.099 |    0.857 | 
     | C_int_reg[0]/Q  |   ^   | C_int[0]   | DFFR_X1   | 0.123 |   0.223 |    0.980 | 
     | Y_reg[0]/D      |   ^   | C_int[0]   | SDFFR_X1  | 0.000 |   0.223 |    0.981 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.757 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.757 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.723 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.722 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.688 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.688 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.657 | 
     | Y_reg[0]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.657 | 
     +----------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[15]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.981
- Arrival Time                  0.222
= Slack Time                    0.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.759 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.759 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.794 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.794 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |    0.828 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.828 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |    0.859 | 
     | C_int_reg[15]/CK |   ^   | clk__L3_N17 | DFFR_X1   | 0.000 |   0.100 |    0.859 | 
     | C_int_reg[15]/Q  |   ^   | C_int[15]   | DFFR_X1   | 0.122 |   0.221 |    0.981 | 
     | Y_reg[15]/D      |   ^   | C_int[15]   | SDFFR_X1  | 0.000 |   0.222 |    0.981 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.759 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.759 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.725 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.724 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.690 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.690 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.659 | 
     | Y_reg[15]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.659 | 
     +----------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.981
- Arrival Time                  0.220
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.760 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.760 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.795 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.796 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.830 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.830 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.030 |   0.099 |    0.860 | 
     | C_int_reg[1]/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.000 |   0.099 |    0.860 | 
     | C_int_reg[1]/Q  |   ^   | C_int[1]   | DFFR_X1   | 0.120 |   0.220 |    0.980 | 
     | Y_reg[1]/D      |   ^   | C_int[1]   | SDFFR_X1  | 0.000 |   0.220 |    0.981 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.760 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.760 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.726 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.725 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.691 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.691 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.661 | 
     | Y_reg[1]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.660 | 
     +----------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.982
- Arrival Time                  0.221
= Slack Time                    0.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.761 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.761 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.795 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.796 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.829 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.829 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |    0.860 | 
     | C_int_reg[11]/CK |   ^   | clk__L3_N17 | DFFR_X1   | 0.000 |   0.100 |    0.860 | 
     | C_int_reg[11]/Q  |   ^   | C_int[11]   | DFFR_X1   | 0.121 |   0.221 |    0.981 | 
     | Y_reg[11]/D      |   ^   | C_int[11]   | SDFFR_X1  | 0.000 |   0.221 |    0.982 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.760 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.760 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.726 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.725 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.691 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.691 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.660 | 
     | Y_reg[11]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.660 | 
     +----------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.982
- Arrival Time                  0.220
= Slack Time                    0.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.762 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.762 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.796 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.797 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.831 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |    0.831 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |    0.862 | 
     | C_int_reg[9]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |    0.862 | 
     | C_int_reg[9]/Q  |   ^   | C_int[9]   | DFFR_X1   | 0.119 |   0.220 |    0.982 | 
     | Y_reg[9]/D      |   ^   | C_int[9]   | SDFFR_X1  | 0.000 |   0.220 |    0.982 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.762 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.762 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.727 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.726 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.692 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.692 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.661 | 
     | Y_reg[9]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.661 | 
     +----------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.981
- Arrival Time                  0.219
= Slack Time                    0.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.762 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.762 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.797 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.798 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.831 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |    0.831 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |    0.863 | 
     | C_int_reg[7]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |    0.863 | 
     | C_int_reg[7]/Q  |   ^   | C_int[7]   | DFFR_X1   | 0.118 |   0.219 |    0.981 | 
     | Y_reg[7]/D      |   ^   | C_int[7]   | SDFFR_X1  | 0.000 |   0.219 |    0.981 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.762 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.762 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.727 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.726 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.693 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.692 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.662 | 
     | Y_reg[7]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.662 | 
     +----------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.982
- Arrival Time                  0.220
= Slack Time                    0.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.762 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.762 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.797 | 
     | clk__L2_I1/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.798 | 
     | clk__L2_I1/Z    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.831 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |    0.832 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.031 |   0.101 |    0.863 | 
     | C_int_reg[8]/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.000 |   0.101 |    0.863 | 
     | C_int_reg[8]/Q  |   ^   | C_int[8]   | DFFR_X1   | 0.119 |   0.220 |    0.982 | 
     | Y_reg[8]/D      |   ^   | C_int[8]   | SDFFR_X1  | 0.000 |   0.220 |    0.982 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.762 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.762 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.727 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.726 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.693 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.693 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.662 | 
     | Y_reg[8]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.662 | 
     +----------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.982
- Arrival Time                  0.219
= Slack Time                    0.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.763 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.763 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.797 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.798 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.832 | 
     | clk__L3_I7/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.832 | 
     | clk__L3_I7/Z     |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |    0.863 | 
     | C_int_reg[16]/CK |   ^   | clk__L3_N7 | DFFR_X1   | 0.000 |   0.101 |    0.863 | 
     | C_int_reg[16]/Q  |   ^   | C_int[16]  | DFFR_X1   | 0.119 |   0.219 |    0.982 | 
     | Y_reg[16]/D      |   ^   | C_int[16]  | SDFFR_X1  | 0.000 |   0.219 |    0.982 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.763 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.763 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.728 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.727 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.693 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.693 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.662 | 
     | Y_reg[16]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.662 | 
     +----------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.068
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.982
- Arrival Time                  0.219
= Slack Time                    0.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.763 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.763 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.797 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.798 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.832 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.832 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |    0.864 | 
     | C_int_reg[12]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |    0.864 | 
     | C_int_reg[12]/Q  |   ^   | C_int[12]  | DFFR_X1   | 0.117 |   0.219 |    0.982 | 
     | Y_reg[12]/D      |   ^   | C_int[12]  | SDFFR_X1  | 0.000 |   0.219 |    0.982 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.763 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.763 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.728 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.727 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.693 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.693 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.663 | 
     | Y_reg[12]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.662 | 
     +----------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.068
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.982
- Arrival Time                  0.219
= Slack Time                    0.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.763 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.763 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.798 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.799 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.832 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.833 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |    0.864 | 
     | C_int_reg[14]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |    0.865 | 
     | C_int_reg[14]/Q  |   ^   | C_int[14]  | DFFR_X1   | 0.117 |   0.219 |    0.982 | 
     | Y_reg[14]/D      |   ^   | C_int[14]  | SDFFR_X1  | 0.000 |   0.219 |    0.982 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.763 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.763 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.728 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.727 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.694 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.694 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.663 | 
     | Y_reg[14]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.663 | 
     +----------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin A_int_reg[5]/CK 
Endpoint:   A_int_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.073
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.976
- Arrival Time                  0.212
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.764 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.764 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.799 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.799 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.833 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.833 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |    0.863 | 
     | A_int_reg[5]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |    0.863 | 
     | A_int_reg[5]/Q  |   ^   | A_int[5]    | SDFFR_X1  | 0.113 |   0.212 |    0.976 | 
     | A_int_reg[5]/D  |   ^   | A_int[5]    | SDFFR_X1  | 0.000 |   0.212 |    0.976 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.764 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.764 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.729 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.729 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.695 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.695 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.665 | 
     | A_int_reg[5]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.664 | 
     +--------------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin A_int_reg[6]/CK 
Endpoint:   A_int_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.073
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.976
- Arrival Time                  0.212
= Slack Time                    0.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.765 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.765 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.799 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.800 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.833 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.834 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |    0.864 | 
     | A_int_reg[6]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |    0.864 | 
     | A_int_reg[6]/Q  |   ^   | A_int[6]    | SDFFR_X1  | 0.112 |   0.212 |    0.976 | 
     | A_int_reg[6]/D  |   ^   | A_int[6]    | SDFFR_X1  | 0.000 |   0.212 |    0.976 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.765 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.765 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.730 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.730 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.696 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.696 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.665 | 
     | A_int_reg[6]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.665 | 
     +--------------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.068
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.983
- Arrival Time                  0.218
= Slack Time                    0.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.765 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.765 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.800 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.801 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.834 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.835 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |    0.867 | 
     | C_int_reg[13]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |    0.867 | 
     | C_int_reg[13]/Q  |   ^   | C_int[13]  | DFFR_X1   | 0.116 |   0.217 |    0.983 | 
     | Y_reg[13]/D      |   ^   | C_int[13]  | SDFFR_X1  | 0.000 |   0.218 |    0.983 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.765 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.765 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.730 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.729 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.696 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.696 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.665 | 
     | Y_reg[13]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.664 | 
     +----------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.068
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.983
- Arrival Time                  0.217
= Slack Time                    0.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |            |           |       |  Time   |   Time   | 
     |------------------+-------+------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk        |           |       |   0.000 |    0.765 | 
     | clk__L1_I0/A     |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.765 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.800 | 
     | clk__L2_I2/A     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.801 | 
     | clk__L2_I2/Z     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.835 | 
     | clk__L3_I6/A     |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.835 | 
     | clk__L3_I6/Z     |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.032 |   0.101 |    0.867 | 
     | C_int_reg[17]/CK |   ^   | clk__L3_N6 | DFFR_X1   | 0.000 |   0.102 |    0.867 | 
     | C_int_reg[17]/Q  |   ^   | n_402      | DFFR_X1   | 0.116 |   0.217 |    0.982 | 
     | Y_reg[17]/D      |   ^   | n_402      | SDFFR_X1  | 0.000 |   0.217 |    0.983 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.765 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.765 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.731 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.730 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.696 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.696 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.665 | 
     | Y_reg[17]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.665 | 
     +----------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin A_int_reg[4]/CK 
Endpoint:   A_int_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.977
- Arrival Time                  0.209
= Slack Time                    0.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.768 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.768 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.802 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.803 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.836 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.836 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |    0.867 | 
     | A_int_reg[4]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |    0.867 | 
     | A_int_reg[4]/Q  |   ^   | A_int[4]    | SDFFR_X1  | 0.110 |   0.209 |    0.977 | 
     | A_int_reg[4]/D  |   ^   | A_int[4]    | SDFFR_X1  | 0.000 |   0.209 |    0.977 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.768 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.768 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.733 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.733 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.699 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.699 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.668 | 
     | A_int_reg[4]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.668 | 
     +--------------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin A_int_reg[3]/CK 
Endpoint:   A_int_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.977
- Arrival Time                  0.209
= Slack Time                    0.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.768 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.768 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.803 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.803 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.836 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.837 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |    0.867 | 
     | A_int_reg[3]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |    0.867 | 
     | A_int_reg[3]/Q  |   ^   | A_int[3]    | SDFFR_X1  | 0.109 |   0.209 |    0.977 | 
     | A_int_reg[3]/D  |   ^   | A_int[3]    | SDFFR_X1  | 0.000 |   0.209 |    0.977 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.768 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.768 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.733 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.733 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.700 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.699 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.669 | 
     | A_int_reg[3]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.669 | 
     +--------------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin A_int_reg[1]/CK 
Endpoint:   A_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.967
- Arrival Time                  0.199
= Slack Time                    0.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.768 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.768 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.803 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.803 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.837 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.837 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |    0.867 | 
     | A_int_reg[1]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |    0.868 | 
     | A_int_reg[1]/Q  |   v   | A_int[1]    | SDFFR_X1  | 0.100 |   0.199 |    0.967 | 
     | A_int_reg[1]/D  |   v   | A_int[1]    | SDFFR_X1  | 0.000 |   0.199 |    0.967 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.768 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.768 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.734 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.733 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.700 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.700 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.669 | 
     | A_int_reg[1]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.669 | 
     +--------------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin A_int_reg[2]/CK 
Endpoint:   A_int_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.098
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.975
- Arrival Time                  0.206
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.770 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.770 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.804 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |    0.805 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |    0.838 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |    0.838 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |    0.867 | 
     | A_int_reg[2]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |    0.868 | 
     | A_int_reg[2]/Q  |   ^   | A_int[2]   | SDFFR_X1  | 0.108 |   0.205 |    0.975 | 
     | A_int_reg[2]/D  |   ^   | A_int[2]   | SDFFR_X1  | 0.000 |   0.206 |    0.975 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.770 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.770 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.735 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |   -0.735 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |   -0.701 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |   -0.701 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |   -0.672 | 
     | A_int_reg[2]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |   -0.672 | 
     +-------------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin A_int_reg[10]/CK 
Endpoint:   A_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.968
- Arrival Time                  0.194
= Slack Time                    0.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.774 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.774 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.808 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.809 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.842 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.842 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |    0.873 | 
     | A_int_reg[10]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |    0.873 | 
     | A_int_reg[10]/Q  |   v   | A_int[10]   | SDFFR_X1  | 0.095 |   0.194 |    0.968 | 
     | A_int_reg[10]/D  |   v   | A_int[10]   | SDFFR_X1  | 0.000 |   0.194 |    0.968 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.774 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.774 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.739 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.739 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.705 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.705 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.675 | 
     | A_int_reg[10]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.674 | 
     +---------------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin A_int_reg[7]/CK 
Endpoint:   A_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.969
- Arrival Time                  0.194
= Slack Time                    0.775
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.774 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.774 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.809 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.810 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.843 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.843 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |    0.874 | 
     | A_int_reg[7]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.099 |    0.874 | 
     | A_int_reg[7]/Q  |   v   | A_int[7]    | SDFFR_X1  | 0.094 |   0.194 |    0.968 | 
     | A_int_reg[7]/D  |   v   | A_int[7]    | SDFFR_X1  | 0.000 |   0.194 |    0.969 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.775 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.775 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.740 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.739 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.706 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.706 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.675 | 
     | A_int_reg[7]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.675 | 
     +--------------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin A_int_reg[15]/CK 
Endpoint:   A_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.192
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.778 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.778 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.812 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.813 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.846 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.846 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |    0.877 | 
     | A_int_reg[15]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |    0.878 | 
     | A_int_reg[15]/Q  |   v   | A_int[15]   | SDFFR_X1  | 0.092 |   0.192 |    0.969 | 
     | A_int_reg[15]/D  |   v   | A_int[15]   | SDFFR_X1  | 0.000 |   0.192 |    0.970 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.778 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.778 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.743 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.742 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.709 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.709 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.678 | 
     | A_int_reg[15]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.678 | 
     +---------------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin A_int_reg[13]/CK 
Endpoint:   A_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.969
- Arrival Time                  0.190
= Slack Time                    0.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.779 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.779 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.814 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.814 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.848 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.848 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |    0.878 | 
     | A_int_reg[13]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |    0.878 | 
     | A_int_reg[13]/Q  |   v   | A_int[13]   | SDFFR_X1  | 0.090 |   0.190 |    0.969 | 
     | A_int_reg[13]/D  |   v   | A_int[13]   | SDFFR_X1  | 0.000 |   0.190 |    0.969 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.779 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.779 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.744 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.744 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.711 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.710 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.680 | 
     | A_int_reg[13]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.680 | 
     +---------------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin A_int_reg[8]/CK 
Endpoint:   A_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.191
= Slack Time                    0.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.779 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.779 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.814 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.815 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.848 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.848 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |    0.879 | 
     | A_int_reg[8]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |    0.879 | 
     | A_int_reg[8]/Q  |   v   | A_int[8]    | SDFFR_X1  | 0.090 |   0.190 |    0.970 | 
     | A_int_reg[8]/D  |   v   | A_int[8]    | SDFFR_X1  | 0.000 |   0.191 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.779 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.779 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.745 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.744 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.711 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.711 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.680 | 
     | A_int_reg[8]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.679 | 
     +--------------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin B_int_reg[1]/CK 
Endpoint:   B_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.969
- Arrival Time                  0.190
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.780 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.780 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.814 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.815 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.848 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.848 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |    0.879 | 
     | B_int_reg[1]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |    0.879 | 
     | B_int_reg[1]/Q  |   v   | B_int[1]    | SDFFR_X1  | 0.090 |   0.189 |    0.969 | 
     | B_int_reg[1]/D  |   v   | B_int[1]    | SDFFR_X1  | 0.000 |   0.190 |    0.969 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.780 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.780 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.745 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.745 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.711 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.711 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.680 | 
     | B_int_reg[1]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.680 | 
     +--------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin A_int_reg[11]/CK 
Endpoint:   A_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.969
- Arrival Time                  0.190
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.780 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.780 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.814 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.815 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |    0.848 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.848 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |    0.879 | 
     | A_int_reg[11]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |    0.879 | 
     | A_int_reg[11]/Q  |   v   | A_int[11]   | SDFFR_X1  | 0.090 |   0.189 |    0.969 | 
     | A_int_reg[11]/D  |   v   | A_int[11]   | SDFFR_X1  | 0.000 |   0.190 |    0.969 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.780 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.780 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.745 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.745 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.711 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.711 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.680 | 
     | A_int_reg[11]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.680 | 
     +---------------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin A_int_reg[12]/CK 
Endpoint:   A_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.969
- Arrival Time                  0.189
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.780 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.780 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.815 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.815 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.849 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.849 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |    0.879 | 
     | A_int_reg[12]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |    0.880 | 
     | A_int_reg[12]/Q  |   v   | A_int[12]   | SDFFR_X1  | 0.090 |   0.189 |    0.969 | 
     | A_int_reg[12]/D  |   v   | A_int[12]   | SDFFR_X1  | 0.000 |   0.189 |    0.969 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.780 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.780 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.746 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.745 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.712 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.712 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.681 | 
     | A_int_reg[12]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.681 | 
     +---------------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin A_int_reg[14]/CK 
Endpoint:   A_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.189
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.781 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.781 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.815 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.816 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.849 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.849 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |    0.880 | 
     | A_int_reg[14]/CK |   ^   | clk__L3_N17 | SDFFR_X1  | 0.000 |   0.100 |    0.880 | 
     | A_int_reg[14]/Q  |   v   | A_int[14]   | SDFFR_X1  | 0.089 |   0.189 |    0.970 | 
     | A_int_reg[14]/D  |   v   | A_int[14]   | SDFFR_X1  | 0.000 |   0.189 |    0.970 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.781 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.781 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.746 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.745 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.712 | 
     | clk__L3_I17/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.712 | 
     | clk__L3_I17/Z    |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.031 |   0.100 |   -0.681 | 
     | A_int_reg[14]/CK |   ^   | clk__L3_N17 | SDFFR_X1  | 0.000 |   0.100 |   -0.681 | 
     +---------------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin B_int_reg[7]/CK 
Endpoint:   B_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.189
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.781 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.781 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.816 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.817 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.850 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.850 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |    0.881 | 
     | B_int_reg[7]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |    0.881 | 
     | B_int_reg[7]/Q  |   v   | B_int[7]    | SDFFR_X1  | 0.089 |   0.189 |    0.970 | 
     | B_int_reg[7]/D  |   v   | B_int[7]    | SDFFR_X1  | 0.000 |   0.189 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.781 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.781 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.747 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.746 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.713 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.713 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.682 | 
     | B_int_reg[7]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.682 | 
     +--------------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin A_int_reg[0]/CK 
Endpoint:   A_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.188
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.781 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.781 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.816 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.816 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.850 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.850 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |    0.881 | 
     | A_int_reg[0]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |    0.881 | 
     | A_int_reg[0]/Q  |   v   | A_int[0]    | SDFFR_X1  | 0.089 |   0.188 |    0.969 | 
     | A_int_reg[0]/D  |   v   | A_int[0]    | SDFFR_X1  | 0.000 |   0.188 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.782 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.782 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.747 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.747 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.713 | 
     | clk__L3_I10/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.713 | 
     | clk__L3_I10/Z   |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.031 |   0.099 |   -0.682 | 
     | A_int_reg[0]/CK |   ^   | clk__L3_N10 | SDFFR_X1  | 0.000 |   0.099 |   -0.682 | 
     +--------------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin A_int_reg[9]/CK 
Endpoint:   A_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.188
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.782 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.782 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.817 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.817 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.850 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.851 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |    0.882 | 
     | A_int_reg[9]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |    0.882 | 
     | A_int_reg[9]/Q  |   v   | A_int[9]    | SDFFR_X1  | 0.088 |   0.188 |    0.970 | 
     | A_int_reg[9]/D  |   v   | A_int[9]    | SDFFR_X1  | 0.000 |   0.188 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.782 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.782 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.747 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.747 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.713 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.713 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.682 | 
     | A_int_reg[9]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.682 | 
     +--------------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin B_int_reg[4]/CK 
Endpoint:   B_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.188
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.782 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.782 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.817 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.817 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.851 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.851 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |    0.881 | 
     | B_int_reg[4]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |    0.882 | 
     | B_int_reg[4]/Q  |   v   | B_int[4]    | SDFFR_X1  | 0.088 |   0.187 |    0.969 | 
     | B_int_reg[4]/D  |   v   | B_int[4]    | SDFFR_X1  | 0.000 |   0.188 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.782 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.782 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.748 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.747 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.714 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.714 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.683 | 
     | B_int_reg[4]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.683 | 
     +--------------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin B_int_reg[3]/CK 
Endpoint:   B_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.098
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.968
- Arrival Time                  0.185
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.783 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.783 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.818 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |    0.818 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |    0.851 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |    0.852 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |    0.881 | 
     | B_int_reg[3]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |    0.881 | 
     | B_int_reg[3]/Q  |   v   | B_int[3]   | SDFFR_X1  | 0.087 |   0.185 |    0.968 | 
     | B_int_reg[3]/D  |   v   | B_int[3]   | SDFFR_X1  | 0.000 |   0.185 |    0.968 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.783 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.783 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.748 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |   -0.748 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |   -0.715 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |   -0.714 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |   -0.685 | 
     | B_int_reg[3]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |   -0.685 | 
     +-------------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin B_int_reg[2]/CK 
Endpoint:   B_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.098
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.968
- Arrival Time                  0.184
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |    0.784 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.784 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.818 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |    0.819 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |    0.852 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |    0.852 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |    0.881 | 
     | B_int_reg[2]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |    0.881 | 
     | B_int_reg[2]/Q  |   v   | B_int[2]   | SDFFR_X1  | 0.086 |   0.184 |    0.968 | 
     | B_int_reg[2]/D  |   v   | B_int[2]   | SDFFR_X1  | 0.000 |   0.184 |    0.968 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 |   -0.784 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.784 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.749 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.000 |   0.035 |   -0.749 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.033 |   0.068 |   -0.715 | 
     | clk__L3_I9/A    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.000 |   0.069 |   -0.715 | 
     | clk__L3_I9/Z    |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.029 |   0.098 |   -0.686 | 
     | B_int_reg[2]/CK |   ^   | clk__L3_N9 | SDFFR_X1  | 0.000 |   0.098 |   -0.686 | 
     +-------------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin B_int_reg[10]/CK 
Endpoint:   B_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.186
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.784 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.784 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.819 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.819 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |    0.852 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.853 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |    0.883 | 
     | B_int_reg[10]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |    0.883 | 
     | B_int_reg[10]/Q  |   v   | B_int[10]   | SDFFR_X1  | 0.086 |   0.186 |    0.970 | 
     | B_int_reg[10]/D  |   v   | B_int[10]   | SDFFR_X1  | 0.000 |   0.186 |    0.970 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.784 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.784 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.749 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.749 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |   -0.715 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.715 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.685 | 
     | B_int_reg[10]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.685 | 
     +---------------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin B_int_reg[6]/CK 
Endpoint:   B_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.185
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.785 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.785 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.819 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.820 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.853 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.854 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |    0.884 | 
     | B_int_reg[6]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |    0.884 | 
     | B_int_reg[6]/Q  |   v   | B_int[6]    | SDFFR_X1  | 0.086 |   0.185 |    0.970 | 
     | B_int_reg[6]/D  |   v   | B_int[6]    | SDFFR_X1  | 0.000 |   0.185 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.785 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.785 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.750 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.750 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.716 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.716 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.031 |   0.099 |   -0.685 | 
     | B_int_reg[6]/CK |   ^   | clk__L3_N14 | SDFFR_X1  | 0.000 |   0.100 |   -0.685 | 
     +--------------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin B_int_reg[5]/CK 
Endpoint:   B_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.185
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.785 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.785 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.820 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.820 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.853 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.854 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |    0.884 | 
     | B_int_reg[5]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |    0.884 | 
     | B_int_reg[5]/Q  |   v   | B_int[5]    | SDFFR_X1  | 0.086 |   0.185 |    0.970 | 
     | B_int_reg[5]/D  |   v   | B_int[5]    | SDFFR_X1  | 0.000 |   0.185 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.785 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.785 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.750 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.750 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.717 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.716 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.686 | 
     | B_int_reg[5]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.686 | 
     +--------------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin B_int_reg[0]/CK 
Endpoint:   B_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.970
- Arrival Time                  0.184
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.787 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.787 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.822 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.822 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |    0.855 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |    0.855 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |    0.886 | 
     | B_int_reg[0]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |    0.886 | 
     | B_int_reg[0]/Q  |   v   | B_int[0]    | SDFFR_X1  | 0.084 |   0.183 |    0.970 | 
     | B_int_reg[0]/D  |   v   | B_int[0]    | SDFFR_X1  | 0.000 |   0.184 |    0.970 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.787 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.787 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.752 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.752 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.033 |   0.068 |   -0.719 | 
     | clk__L3_I11/A   |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.069 |   -0.718 | 
     | clk__L3_I11/Z   |   ^   | clk__L3_N11 | CLKBUF_X3 | 0.031 |   0.099 |   -0.688 | 
     | B_int_reg[0]/CK |   ^   | clk__L3_N11 | SDFFR_X1  | 0.000 |   0.099 |   -0.688 | 
     +--------------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin B_int_reg[15]/CK 
Endpoint:   B_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.971
- Arrival Time                  0.184
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.787 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.787 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.822 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.822 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.856 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.856 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |    0.887 | 
     | B_int_reg[15]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |    0.887 | 
     | B_int_reg[15]/Q  |   v   | B_int[15]   | SDFFR_X1  | 0.084 |   0.184 |    0.971 | 
     | B_int_reg[15]/D  |   v   | B_int[15]   | SDFFR_X1  | 0.000 |   0.184 |    0.971 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.787 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.787 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.752 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.752 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.719 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.718 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.687 | 
     | B_int_reg[15]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.687 | 
     +---------------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin B_int_reg[14]/CK 
Endpoint:   B_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.078
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.972
- Arrival Time                  0.182
= Slack Time                    0.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.790 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.790 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.824 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.825 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.858 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.859 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |    0.890 | 
     | B_int_reg[14]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |    0.890 | 
     | B_int_reg[14]/Q  |   v   | B_int[14]   | SDFFR_X1  | 0.082 |   0.182 |    0.971 | 
     | B_int_reg[14]/D  |   v   | B_int[14]   | SDFFR_X1  | 0.000 |   0.182 |    0.972 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.790 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.790 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.755 | 
     | clk__L2_I4/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.755 | 
     | clk__L2_I4/Z     |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.721 | 
     | clk__L3_I12/A    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.721 | 
     | clk__L3_I12/Z    |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.690 | 
     | B_int_reg[14]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.690 | 
     +---------------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.175
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.791 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.791 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.826 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.827 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.860 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.860 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |    0.891 | 
     | Y_reg[11]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |    0.891 | 
     | Y_reg[11]/Q  |   v   | Y[11]      | SDFFR_X1  | 0.074 |   0.174 |    0.965 | 
     | Y_reg[11]/SI |   v   | Y[11]      | SDFFR_X1  | 0.000 |   0.175 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.791 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.791 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.756 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.755 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.721 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.721 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.690 | 
     | Y_reg[11]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.690 | 
     +----------------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.174
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.791 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.791 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.826 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.827 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.860 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |    0.860 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |    0.891 | 
     | Y_reg[9]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |    0.891 | 
     | Y_reg[9]/Q   |   v   | Y[9]       | SDFFR_X1  | 0.074 |   0.174 |    0.965 | 
     | Y_reg[9]/SI  |   v   | Y[9]       | SDFFR_X1  | 0.000 |   0.174 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.791 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.791 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.756 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.755 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.722 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.722 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.691 | 
     | Y_reg[9]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.691 | 
     +----------------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin B_int_reg[8]/CK 
Endpoint:   B_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.078
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.972
- Arrival Time                  0.180
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.791 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.791 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.826 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.826 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.860 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.860 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |    0.891 | 
     | B_int_reg[8]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |    0.891 | 
     | B_int_reg[8]/Q  |   v   | B_int[8]    | SDFFR_X1  | 0.080 |   0.180 |    0.972 | 
     | B_int_reg[8]/D  |   v   | B_int[8]    | SDFFR_X1  | 0.000 |   0.180 |    0.972 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.791 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.791 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.757 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.756 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.723 | 
     | clk__L3_I13/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.723 | 
     | clk__L3_I13/Z   |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.031 |   0.100 |   -0.692 | 
     | B_int_reg[8]/CK |   ^   | clk__L3_N13 | SDFFR_X1  | 0.000 |   0.100 |   -0.691 | 
     +--------------------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.966
- Arrival Time                  0.174
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.826 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.827 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.861 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.861 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |    0.892 | 
     | Y_reg[13]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |    0.892 | 
     | Y_reg[13]/Q  |   v   | Y[13]      | SDFFR_X1  | 0.073 |   0.174 |    0.965 | 
     | Y_reg[13]/SI |   v   | Y[13]      | SDFFR_X1  | 0.000 |   0.174 |    0.966 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.791 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.791 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.757 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.756 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.722 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.722 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.691 | 
     | Y_reg[13]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.691 | 
     +----------------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.174
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.826 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.827 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.861 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |    0.861 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |    0.892 | 
     | Y_reg[8]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |    0.892 | 
     | Y_reg[8]/Q   |   v   | Y[8]       | SDFFR_X1  | 0.073 |   0.174 |    0.965 | 
     | Y_reg[8]/SI  |   v   | Y[8]       | SDFFR_X1  | 0.000 |   0.174 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.757 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.756 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.722 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.722 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.691 | 
     | Y_reg[8]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.691 | 
     +----------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.174
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.826 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.827 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.861 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.861 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |    0.892 | 
     | Y_reg[12]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |    0.892 | 
     | Y_reg[12]/Q  |   v   | Y[12]      | SDFFR_X1  | 0.073 |   0.174 |    0.965 | 
     | Y_reg[12]/SI |   v   | Y[12]      | SDFFR_X1  | 0.000 |   0.174 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.757 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.756 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.722 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.722 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.691 | 
     | Y_reg[12]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.691 | 
     +----------------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.173
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.826 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.827 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.861 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.861 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |    0.892 | 
     | Y_reg[4]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |    0.892 | 
     | Y_reg[4]/Q   |   v   | Y[4]       | SDFFR_X1  | 0.073 |   0.173 |    0.965 | 
     | Y_reg[4]/SI  |   v   | Y[4]       | SDFFR_X1  | 0.000 |   0.173 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.757 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.756 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.723 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.722 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.692 | 
     | Y_reg[4]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.692 | 
     +----------------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin B_int_reg[12]/CK 
Endpoint:   B_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.078
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.971
- Arrival Time                  0.179
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.827 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.827 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.069 |    0.860 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.861 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |    0.891 | 
     | B_int_reg[12]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |    0.891 | 
     | B_int_reg[12]/Q  |   v   | B_int[12]   | SDFFR_X1  | 0.080 |   0.179 |    0.971 | 
     | B_int_reg[12]/D  |   v   | B_int[12]   | SDFFR_X1  | 0.000 |   0.179 |    0.971 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.792 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.792 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.757 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.757 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.723 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.723 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.693 | 
     | B_int_reg[12]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.692 | 
     +---------------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.173
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.827 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.828 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.861 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.861 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |    0.892 | 
     | Y_reg[2]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |    0.892 | 
     | Y_reg[2]/Q   |   v   | Y[2]       | SDFFR_X1  | 0.073 |   0.173 |    0.965 | 
     | Y_reg[2]/SI  |   v   | Y[2]       | SDFFR_X1  | 0.000 |   0.173 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.792 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.792 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.757 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.756 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.723 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.723 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.692 | 
     | Y_reg[2]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.692 | 
     +----------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin B_int_reg[11]/CK 
Endpoint:   B_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.078
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.971
- Arrival Time                  0.179
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.827 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.827 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.861 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.861 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |    0.891 | 
     | B_int_reg[11]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |    0.892 | 
     | B_int_reg[11]/Q  |   v   | B_int[11]   | SDFFR_X1  | 0.080 |   0.179 |    0.971 | 
     | B_int_reg[11]/D  |   v   | B_int[11]   | SDFFR_X1  | 0.000 |   0.179 |    0.971 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.792 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.792 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.758 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.757 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.724 | 
     | clk__L3_I16/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.724 | 
     | clk__L3_I16/Z    |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.031 |   0.099 |   -0.693 | 
     | B_int_reg[11]/CK |   ^   | clk__L3_N16 | SDFFR_X1  | 0.000 |   0.099 |   -0.693 | 
     +---------------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin B_int_reg[9]/CK 
Endpoint:   B_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.078
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.972
- Arrival Time                  0.180
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |    0.792 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.792 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.827 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |    0.827 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |    0.861 | 
     | clk__L3_I12/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |    0.861 | 
     | clk__L3_I12/Z   |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |    0.892 | 
     | B_int_reg[9]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |    0.892 | 
     | B_int_reg[9]/Q  |   v   | B_int[9]    | SDFFR_X1  | 0.080 |   0.180 |    0.972 | 
     | B_int_reg[9]/D  |   v   | B_int[9]    | SDFFR_X1  | 0.000 |   0.180 |    0.972 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 |   -0.792 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.792 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.758 | 
     | clk__L2_I4/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.035 |   -0.757 | 
     | clk__L2_I4/Z    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.033 |   0.069 |   -0.724 | 
     | clk__L3_I12/A   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.069 |   -0.723 | 
     | clk__L3_I12/Z   |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.031 |   0.100 |   -0.692 | 
     | B_int_reg[9]/CK |   ^   | clk__L3_N12 | SDFFR_X1  | 0.000 |   0.100 |   -0.692 | 
     +--------------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.172
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.793 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.793 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.828 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.829 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.862 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.862 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |    0.893 | 
     | Y_reg[1]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |    0.893 | 
     | Y_reg[1]/Q   |   v   | Y[1]       | SDFFR_X1  | 0.072 |   0.172 |    0.965 | 
     | Y_reg[1]/SI  |   v   | Y[1]       | SDFFR_X1  | 0.000 |   0.172 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.793 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.793 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.758 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.757 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.724 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.723 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.693 | 
     | Y_reg[1]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.693 | 
     +----------------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin B_int_reg[13]/CK 
Endpoint:   B_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.099
- Setup                         0.078
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.971
- Arrival Time                  0.178
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |    0.793 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |    0.793 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |    0.828 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |    0.828 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |    0.862 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |    0.862 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |    0.892 | 
     | B_int_reg[13]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |    0.892 | 
     | B_int_reg[13]/Q  |   v   | B_int[13]   | SDFFR_X1  | 0.079 |   0.178 |    0.971 | 
     | B_int_reg[13]/D  |   v   | B_int[13]   | SDFFR_X1  | 0.000 |   0.178 |    0.971 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 |   -0.793 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 |   -0.793 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.035 |   0.035 |   -0.758 | 
     | clk__L2_I5/A     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.035 |   -0.758 | 
     | clk__L2_I5/Z     |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.033 |   0.068 |   -0.725 | 
     | clk__L3_I15/A    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.069 |   -0.724 | 
     | clk__L3_I15/Z    |   ^   | clk__L3_N15 | CLKBUF_X3 | 0.030 |   0.099 |   -0.694 | 
     | B_int_reg[13]/CK |   ^   | clk__L3_N15 | SDFFR_X1  | 0.000 |   0.099 |   -0.694 | 
     +---------------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.172
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.793 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.793 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.828 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.829 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.863 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.863 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |    0.894 | 
     | Y_reg[14]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |    0.894 | 
     | Y_reg[14]/Q  |   v   | Y[14]      | SDFFR_X1  | 0.072 |   0.172 |    0.965 | 
     | Y_reg[14]/SI |   v   | Y[14]      | SDFFR_X1  | 0.000 |   0.172 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.793 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.793 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.759 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.758 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.724 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.724 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.693 | 
     | Y_reg[14]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.693 | 
     +----------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.171
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.828 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.829 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |    0.863 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |    0.863 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |    0.893 | 
     | Y_reg[3]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |    0.893 | 
     | Y_reg[3]/Q   |   v   | Y[3]       | SDFFR_X1  | 0.072 |   0.171 |    0.965 | 
     | Y_reg[3]/SI  |   v   | Y[3]       | SDFFR_X1  | 0.000 |   0.171 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.759 | 
     | clk__L2_I0/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.758 | 
     | clk__L2_I0/Z |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.033 |   0.069 |   -0.724 | 
     | clk__L3_I2/A |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.069 |   -0.724 | 
     | clk__L3_I2/Z |   ^   | clk__L3_N2 | CLKBUF_X3 | 0.030 |   0.100 |   -0.694 | 
     | Y_reg[3]/CK  |   ^   | clk__L3_N2 | SDFFR_X1  | 0.000 |   0.100 |   -0.694 | 
     +----------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.171
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |    0.864 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |    0.894 | 
     | Y_reg[6]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |    0.894 | 
     | Y_reg[6]/Q   |   v   | Y[6]       | SDFFR_X1  | 0.071 |   0.171 |    0.965 | 
     | Y_reg[6]/SI  |   v   | Y[6]       | SDFFR_X1  | 0.000 |   0.171 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.725 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.694 | 
     | Y_reg[6]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.694 | 
     +----------------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.966
- Arrival Time                  0.171
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.864 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |    0.895 | 
     | Y_reg[17]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |    0.895 | 
     | Y_reg[17]/Q  |   v   | Y[17]      | SDFFR_X1  | 0.071 |   0.171 |    0.966 | 
     | Y_reg[17]/SI |   v   | Y[17]      | SDFFR_X1  | 0.000 |   0.171 |    0.966 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.725 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.694 | 
     | Y_reg[17]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.694 | 
     +----------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.171
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |    0.864 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |    0.894 | 
     | Y_reg[7]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |    0.894 | 
     | Y_reg[7]/Q   |   v   | Y[7]       | SDFFR_X1  | 0.071 |   0.171 |    0.965 | 
     | Y_reg[7]/SI  |   v   | Y[7]       | SDFFR_X1  | 0.000 |   0.171 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.794 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.794 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.725 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.695 | 
     | Y_reg[7]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.694 | 
     +----------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.171
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |    0.864 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |    0.894 | 
     | Y_reg[5]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |    0.895 | 
     | Y_reg[5]/Q   |   v   | Y[5]       | SDFFR_X1  | 0.071 |   0.171 |    0.965 | 
     | Y_reg[5]/SI  |   v   | Y[5]       | SDFFR_X1  | 0.000 |   0.171 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.725 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.695 | 
     | Y_reg[5]/CK  |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.695 | 
     +----------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.965
- Arrival Time                  0.171
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |    0.864 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |    0.894 | 
     | Y_reg[10]/CK |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |    0.895 | 
     | Y_reg[10]/Q  |   v   | Y[10]      | SDFFR_X1  | 0.071 |   0.171 |    0.965 | 
     | Y_reg[10]/SI |   v   | Y[10]      | SDFFR_X1  | 0.000 |   0.171 |    0.965 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I3/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.070 |   -0.725 | 
     | clk__L3_I3/Z |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.030 |   0.100 |   -0.695 | 
     | Y_reg[10]/CK |   ^   | clk__L3_N3 | SDFFR_X1  | 0.000 |   0.100 |   -0.695 | 
     +----------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.966
- Arrival Time                  0.171
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.864 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |    0.895 | 
     | Y_reg[16]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |    0.895 | 
     | Y_reg[16]/Q  |   v   | Y[16]      | SDFFR_X1  | 0.071 |   0.171 |    0.966 | 
     | Y_reg[16]/SI |   v   | Y[16]      | SDFFR_X1  | 0.000 |   0.171 |    0.966 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I7/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.725 | 
     | clk__L3_I7/Z |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.031 |   0.100 |   -0.694 | 
     | Y_reg[16]/CK |   ^   | clk__L3_N7 | SDFFR_X1  | 0.000 |   0.101 |   -0.694 | 
     +----------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.100
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.966
- Arrival Time                  0.171
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |    0.864 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |    0.895 | 
     | Y_reg[15]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |    0.895 | 
     | Y_reg[15]/Q  |   v   | Y[15]      | SDFFR_X1  | 0.071 |   0.171 |    0.966 | 
     | Y_reg[15]/SI |   v   | Y[15]      | SDFFR_X1  | 0.000 |   0.171 |    0.966 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I2/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I2/Z |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I8/A |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.000 |   0.070 |   -0.725 | 
     | clk__L3_I8/Z |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.031 |   0.100 |   -0.694 | 
     | Y_reg[15]/CK |   ^   | clk__L3_N8 | SDFFR_X1  | 0.000 |   0.100 |   -0.694 | 
     +----------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.101
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.966
- Arrival Time                  0.171
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |    0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |    0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |    0.829 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |    0.830 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |    0.864 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |    0.864 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |    0.895 | 
     | Y_reg[0]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |    0.895 | 
     | Y_reg[0]/Q   |   v   | Y[0]       | SDFFR_X1  | 0.071 |   0.171 |    0.966 | 
     | Y_reg[0]/SI  |   v   | Y[0]       | SDFFR_X1  | 0.000 |   0.171 |    0.966 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Pin      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |              |       |            |           |       |  Time   |   Time   | 
     |--------------+-------+------------+-----------+-------+---------+----------| 
     | clk          |   ^   | clk        |           |       |   0.000 |   -0.795 | 
     | clk__L1_I0/A |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 |   -0.795 | 
     | clk__L1_I0/Z |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.035 |   0.035 |   -0.760 | 
     | clk__L2_I1/A |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.036 |   -0.759 | 
     | clk__L2_I1/Z |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.034 |   0.069 |   -0.725 | 
     | clk__L3_I4/A |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.069 |   -0.725 | 
     | clk__L3_I4/Z |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.031 |   0.100 |   -0.694 | 
     | Y_reg[0]/CK  |   ^   | clk__L3_N4 | SDFFR_X1  | 0.000 |   0.100 |   -0.694 | 
     +----------------------------------------------------------------------------+ 

