Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 17 22:44:11 2021
| Host         : Allen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FitBit_timing_summary_routed.rpt -pb FitBit_timing_summary_routed.pb -rpx FitBit_timing_summary_routed.rpx -warn_on_violation
| Design       : FitBit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (114)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: display/slowerclk/out_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: generator/outputPulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (114)
--------------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -245.893    -3592.341                    276                  890        0.102        0.000                      0                  890        4.500        0.000                       0                   612  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin      -245.893    -3592.341                    276                  890        0.102        0.000                      0                  890        4.500        0.000                       0                   612  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          276  Failing Endpoints,  Worst Slack     -245.893ns,  Total Violation    -3592.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -245.893ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/outputPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        255.837ns  (logic 144.789ns (56.594%)  route 111.048ns (43.406%))
  Logic Levels:           651  (CARRY4=581 LUT2=1 LUT3=27 LUT4=15 LUT5=7 LUT6=20)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          0.898    27.590    generator/lastSeconds[31]_i_3_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    27.714 f  generator/outputPulse_i_204/O
                         net (fo=1, routed)           0.961    28.675    generator/outputPulse_i_204_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124    28.799 f  generator/outputPulse_i_67/O
                         net (fo=20, routed)          0.596    29.395    generator/outputPulse_i_67_n_0
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    29.519 r  generator/outputPulse_i_495_comp/O
                         net (fo=29, routed)          1.060    30.579    generator/outputPulse_i_495_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I1_O)        0.124    30.703 r  generator/outputPulse_i_400_comp/O
                         net (fo=1, routed)           0.518    31.221    generator/outputPulse_i_400_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.606 r  generator/outputPulse_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    31.606    generator/outputPulse_reg_i_167_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.720 r  generator/outputPulse_reg_i_63/CO[3]
                         net (fo=81, routed)          1.389    33.109    generator/outputPulse2[25]
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.124    33.233 r  generator/outputPulse_i_399/O
                         net (fo=1, routed)           0.000    33.233    generator/outputPulse_i_399_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.765 r  generator/outputPulse_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000    33.765    generator/outputPulse_reg_i_166_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.879 r  generator/outputPulse_reg_i_49/CO[3]
                         net (fo=83, routed)          1.047    34.927    generator/outputPulse2[24]
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.124    35.051 r  generator/outputPulse_i_408/O
                         net (fo=1, routed)           0.504    35.554    generator/outputPulse_i_408_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.134 r  generator/outputPulse_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    36.134    generator/outputPulse_reg_i_174_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.248 r  generator/outputPulse_reg_i_53/CO[3]
                         net (fo=80, routed)          1.157    37.405    generator/outputPulse2[23]
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    37.529 r  generator/outputPulse_i_507/O
                         net (fo=1, routed)           0.472    38.001    generator/outputPulse_i_507_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.581 r  generator/outputPulse_reg_i_263/CO[3]
                         net (fo=1, routed)           0.000    38.581    generator/outputPulse_reg_i_263_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.695 r  generator/outputPulse_reg_i_90/CO[3]
                         net (fo=82, routed)          1.032    39.727    generator/outputPulse2[22]
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    39.851 r  generator/outputPulse_i_501/O
                         net (fo=1, routed)           0.189    40.040    generator/outputPulse_i_501_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.620 r  generator/outputPulse_reg_i_257/CO[3]
                         net (fo=1, routed)           0.000    40.620    generator/outputPulse_reg_i_257_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  generator/outputPulse_reg_i_88/CO[3]
                         net (fo=86, routed)          1.260    41.995    generator/outputPulse2[21]
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124    42.119 r  generator/outputPulse_i_392/O
                         net (fo=1, routed)           0.000    42.119    generator/outputPulse_i_392_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.651 r  generator/outputPulse_reg_i_157/CO[3]
                         net (fo=1, routed)           0.000    42.651    generator/outputPulse_reg_i_157_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.765 r  generator/outputPulse_reg_i_86/CO[3]
                         net (fo=86, routed)          1.026    43.790    generator/outputPulse2[20]
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124    43.914 r  generator/outputPulse_i_251/O
                         net (fo=1, routed)           0.000    43.914    generator/outputPulse_i_251_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.427 r  generator/outputPulse_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    44.427    generator/outputPulse_reg_i_81_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.544 r  generator/outputPulse_reg_i_47/CO[3]
                         net (fo=82, routed)          1.069    45.613    generator/outputPulse2[19]
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.124    45.737 r  generator/outputPulse_i_241/O
                         net (fo=1, routed)           0.520    46.257    generator/outputPulse_i_241_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    46.764 r  generator/outputPulse_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    46.764    generator/outputPulse_reg_i_80_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.878 r  generator/outputPulse_reg_i_21/CO[3]
                         net (fo=84, routed)          1.439    48.318    generator/outputPulse2[18]
    SLICE_X42Y4          LUT4 (Prop_lut4_I3_O)        0.124    48.442 r  generator/outputPulse_i_468/O
                         net (fo=1, routed)           0.349    48.791    generator/outputPulse_i_468_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.298 r  generator/outputPulse_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    49.298    generator/outputPulse_reg_i_221_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.412 r  generator/outputPulse_reg_i_72/CO[3]
                         net (fo=85, routed)          1.038    50.450    generator/outputPulse2[17]
    SLICE_X45Y3          LUT4 (Prop_lut4_I3_O)        0.124    50.574 r  generator/outputPulse_i_474/O
                         net (fo=1, routed)           0.331    50.905    generator/outputPulse_i_474_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.412 r  generator/outputPulse_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    51.412    generator/outputPulse_reg_i_226_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  generator/outputPulse_reg_i_73/CO[3]
                         net (fo=86, routed)          0.698    52.223    generator/outputPulse2[16]
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.124    52.347 r  generator/outputPulse_i_381/O
                         net (fo=1, routed)           0.479    52.826    generator/outputPulse_i_381_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.346 r  generator/outputPulse_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    53.346    generator/outputPulse_reg_i_146_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.463 r  generator/outputPulse_reg_i_91/CO[3]
                         net (fo=80, routed)          1.138    54.601    generator/outputPulse2[15]
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.124    54.725 r  generator/outputPulse_i_374/O
                         net (fo=1, routed)           0.477    55.202    generator/outputPulse_i_374_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.782 r  generator/outputPulse_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000    55.782    generator/outputPulse_reg_i_145_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.896 r  generator/outputPulse_reg_i_42/CO[3]
                         net (fo=82, routed)          0.969    56.865    generator/outputPulse2[14]
    SLICE_X43Y0          LUT6 (Prop_lut6_I5_O)        0.124    56.989 r  generator/outputPulse_i_447/O
                         net (fo=1, routed)           0.329    57.318    generator/outputPulse_i_447_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    57.898 r  generator/outputPulse_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    57.898    generator/outputPulse_reg_i_208_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.012 r  generator/outputPulse_reg_i_68/CO[3]
                         net (fo=81, routed)          1.137    59.149    generator/outputPulse2[13]
    SLICE_X39Y0          LUT4 (Prop_lut4_I0_O)        0.124    59.273 r  generator/outputPulse_i_373/O
                         net (fo=1, routed)           0.000    59.273    generator/outputPulse_i_373_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.805 r  generator/outputPulse_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.805    generator/outputPulse_reg_i_136_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.919 r  generator/outputPulse_reg_i_135/CO[3]
                         net (fo=83, routed)          1.128    61.047    generator/outputPulse2[12]
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    61.171 r  generator/outputPulse_i_358/O
                         net (fo=1, routed)           0.324    61.495    generator/outputPulse_i_358_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.075 r  generator/outputPulse_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    62.075    generator/outputPulse_reg_i_134_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.189 r  generator/outputPulse_reg_i_40/CO[3]
                         net (fo=80, routed)          0.866    63.055    generator/outputPulse2[11]
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124    63.179 r  generator/outputPulse_i_330/O
                         net (fo=1, routed)           0.467    63.646    generator/outputPulse_i_330_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    64.241 r  generator/outputPulse_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    64.241    generator/outputPulse_reg_i_115_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.358 r  generator/outputPulse_reg_i_114/CO[3]
                         net (fo=82, routed)          0.833    65.191    generator/outputPulse2[10]
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  generator/outputPulse_i_320/O
                         net (fo=1, routed)           0.189    65.504    generator/outputPulse_i_320_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.099 r  generator/outputPulse_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    66.099    generator/outputPulse_reg_i_113_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.216 r  generator/outputPulse_reg_i_33/CO[3]
                         net (fo=83, routed)          1.531    67.747    generator/outputPulse2[9]
    SLICE_X15Y3          LUT4 (Prop_lut4_I0_O)        0.124    67.871 r  generator/outputPulse_i_558/O
                         net (fo=1, routed)           0.000    67.871    generator/outputPulse_i_558_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.403 r  generator/outputPulse_reg_i_340/CO[3]
                         net (fo=1, routed)           0.000    68.403    generator/outputPulse_reg_i_340_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.517 r  generator/outputPulse_reg_i_125/CO[3]
                         net (fo=82, routed)          1.275    69.792    generator/outputPulse2[8]
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.124    69.916 r  generator/outputPulse_i_598/O
                         net (fo=1, routed)           0.000    69.916    generator/outputPulse_i_598_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.429 r  generator/outputPulse_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    70.429    generator/outputPulse_reg_i_453_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.546 r  generator/outputPulse_reg_i_215/CO[3]
                         net (fo=81, routed)          1.469    72.014    generator/outputPulse2[7]
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.124    72.138 r  generator/outputPulse_i_539/O
                         net (fo=1, routed)           0.000    72.138    generator/outputPulse_i_539_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    72.670 r  generator/outputPulse_reg_i_295/CO[3]
                         net (fo=1, routed)           0.000    72.670    generator/outputPulse_reg_i_295_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.784 r  generator/outputPulse_reg_i_213/CO[3]
                         net (fo=81, routed)          0.984    73.768    generator/outputPulse2[6]
    SLICE_X29Y0          LUT4 (Prop_lut4_I0_O)        0.124    73.892 r  generator/outputPulse_i_305/O
                         net (fo=1, routed)           0.000    73.892    generator/outputPulse_i_305_n_0
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.424 r  generator/outputPulse_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    74.424    generator/outputPulse_reg_i_100_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.538 r  generator/outputPulse_reg_i_99/CO[3]
                         net (fo=81, routed)          0.876    75.414    generator/outputPulse2[5]
    SLICE_X30Y0          LUT6 (Prop_lut6_I5_O)        0.124    75.538 r  generator/outputPulse_i_289/O
                         net (fo=1, routed)           0.190    75.728    generator/outputPulse_i_289_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    76.308 r  generator/outputPulse_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    76.308    generator/outputPulse_reg_i_98_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.422 r  generator/outputPulse_reg_i_30/CO[3]
                         net (fo=82, routed)          1.165    77.587    generator/outputPulse2[4]
    SLICE_X32Y1          LUT4 (Prop_lut4_I0_O)        0.124    77.711 r  generator/outputPulse_i_518/O
                         net (fo=1, routed)           0.000    77.711    generator/outputPulse_i_518_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.243 r  generator/outputPulse_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    78.243    generator/outputPulse_reg_i_278_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.357 r  generator/outputPulse_reg_i_95/CO[3]
                         net (fo=81, routed)          0.851    79.208    generator/outputPulse2[3]
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    79.332 r  generator/outputPulse_i_548/O
                         net (fo=1, routed)           0.346    79.678    generator/outputPulse_i_548_n_0
    SLICE_X36Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.258 r  generator/outputPulse_reg_i_315/CO[3]
                         net (fo=1, routed)           0.000    80.258    generator/outputPulse_reg_i_315_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  generator/outputPulse_reg_i_112/CO[3]
                         net (fo=82, routed)          1.037    81.409    generator/outputPulse2[2]
    SLICE_X43Y0          LUT6 (Prop_lut6_I5_O)        0.124    81.533 r  generator/outputPulse_i_525/O
                         net (fo=1, routed)           0.189    81.722    generator/outputPulse_i_525_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.317 r  generator/outputPulse_reg_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.317    generator/outputPulse_reg_i_284_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.434 r  generator/outputPulse_reg_i_129/CO[3]
                         net (fo=80, routed)          0.921    83.355    generator/outputPulse2[1]
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124    83.479 r  generator/outputPulse_i_519/O
                         net (fo=1, routed)           0.195    83.674    generator/outputPulse_i_519_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    84.254 r  generator/outputPulse_reg_i_283/CO[3]
                         net (fo=1, routed)           0.000    84.254    generator/outputPulse_reg_i_283_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.368 r  generator/outputPulse_reg_i_97/CO[3]
                         net (fo=69, routed)          0.665    85.032    generator/outputPulse2[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I0_O)        0.124    85.156 r  generator/outputPulse_i_2927/O
                         net (fo=1, routed)           0.000    85.156    generator/outputPulse_i_2927_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.688 r  generator/outputPulse_reg_i_2868/CO[3]
                         net (fo=1, routed)           0.000    85.688    generator/outputPulse_reg_i_2868_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  generator/outputPulse_reg_i_2863/CO[3]
                         net (fo=1, routed)           0.000    85.802    generator/outputPulse_reg_i_2863_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.916 r  generator/outputPulse_reg_i_2858/CO[3]
                         net (fo=1, routed)           0.000    85.916    generator/outputPulse_reg_i_2858_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.030 r  generator/outputPulse_reg_i_2853/CO[3]
                         net (fo=1, routed)           0.000    86.030    generator/outputPulse_reg_i_2853_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.144 r  generator/outputPulse_reg_i_2848/CO[3]
                         net (fo=1, routed)           0.000    86.144    generator/outputPulse_reg_i_2848_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.258 r  generator/outputPulse_reg_i_2843/CO[3]
                         net (fo=1, routed)           0.000    86.258    generator/outputPulse_reg_i_2843_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.372 r  generator/outputPulse_reg_i_2841/CO[3]
                         net (fo=30, routed)          1.049    87.421    generator/outputPulse_reg_i_2841_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.124    87.545 r  generator/outputPulse_i_2875/O
                         net (fo=1, routed)           0.000    87.545    generator/outputPulse_i_2875_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.095 r  generator/outputPulse_reg_i_2826/CO[3]
                         net (fo=1, routed)           0.000    88.095    generator/outputPulse_reg_i_2826_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.209 r  generator/outputPulse_reg_i_2821/CO[3]
                         net (fo=1, routed)           0.000    88.209    generator/outputPulse_reg_i_2821_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.323 r  generator/outputPulse_reg_i_2816/CO[3]
                         net (fo=1, routed)           0.000    88.323    generator/outputPulse_reg_i_2816_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.437 r  generator/outputPulse_reg_i_2811/CO[3]
                         net (fo=1, routed)           0.000    88.437    generator/outputPulse_reg_i_2811_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.551 r  generator/outputPulse_reg_i_2806/CO[3]
                         net (fo=1, routed)           0.000    88.551    generator/outputPulse_reg_i_2806_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.665 r  generator/outputPulse_reg_i_2801/CO[3]
                         net (fo=1, routed)           0.000    88.665    generator/outputPulse_reg_i_2801_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.779 r  generator/outputPulse_reg_i_2800/CO[3]
                         net (fo=1, routed)           0.000    88.779    generator/outputPulse_reg_i_2800_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.050 r  generator/outputPulse_reg_i_2798/CO[0]
                         net (fo=30, routed)          0.773    89.823    generator/outputPulse_reg_i_2798_n_3
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.373    90.196 r  generator/outputPulse_i_2833/O
                         net (fo=1, routed)           0.000    90.196    generator/outputPulse_i_2833_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.729 r  generator/outputPulse_reg_i_2789/CO[3]
                         net (fo=1, routed)           0.000    90.729    generator/outputPulse_reg_i_2789_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.846 r  generator/outputPulse_reg_i_2784/CO[3]
                         net (fo=1, routed)           0.000    90.846    generator/outputPulse_reg_i_2784_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.963 r  generator/outputPulse_reg_i_2779/CO[3]
                         net (fo=1, routed)           0.000    90.963    generator/outputPulse_reg_i_2779_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.080 r  generator/outputPulse_reg_i_2774/CO[3]
                         net (fo=1, routed)           0.000    91.080    generator/outputPulse_reg_i_2774_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.197 r  generator/outputPulse_reg_i_2769/CO[3]
                         net (fo=1, routed)           0.000    91.197    generator/outputPulse_reg_i_2769_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.314 r  generator/outputPulse_reg_i_2764/CO[3]
                         net (fo=1, routed)           0.000    91.314    generator/outputPulse_reg_i_2764_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.431 r  generator/outputPulse_reg_i_2763/CO[3]
                         net (fo=1, routed)           0.000    91.431    generator/outputPulse_reg_i_2763_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    91.685 r  generator/outputPulse_reg_i_2761/CO[0]
                         net (fo=30, routed)          0.955    92.640    generator/outputPulse_reg_i_2761_n_3
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.367    93.007 r  generator/outputPulse_i_2793/O
                         net (fo=1, routed)           0.000    93.007    generator/outputPulse_i_2793_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.539 r  generator/outputPulse_reg_i_2748/CO[3]
                         net (fo=1, routed)           0.000    93.539    generator/outputPulse_reg_i_2748_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.653 r  generator/outputPulse_reg_i_2743/CO[3]
                         net (fo=1, routed)           0.000    93.653    generator/outputPulse_reg_i_2743_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  generator/outputPulse_reg_i_2738/CO[3]
                         net (fo=1, routed)           0.000    93.767    generator/outputPulse_reg_i_2738_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  generator/outputPulse_reg_i_2733/CO[3]
                         net (fo=1, routed)           0.000    93.881    generator/outputPulse_reg_i_2733_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  generator/outputPulse_reg_i_2728/CO[3]
                         net (fo=1, routed)           0.000    93.995    generator/outputPulse_reg_i_2728_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  generator/outputPulse_reg_i_2727/CO[3]
                         net (fo=1, routed)           0.000    94.109    generator/outputPulse_reg_i_2727_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.380 r  generator/outputPulse_reg_i_2725/CO[0]
                         net (fo=30, routed)          0.796    95.176    generator/outputPulse_reg_i_2725_n_3
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.373    95.549 r  generator/outputPulse_i_2760/O
                         net (fo=1, routed)           0.000    95.549    generator/outputPulse_i_2760_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.099 r  generator/outputPulse_reg_i_2717/CO[3]
                         net (fo=1, routed)           0.000    96.099    generator/outputPulse_reg_i_2717_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.213 r  generator/outputPulse_reg_i_2712/CO[3]
                         net (fo=1, routed)           0.000    96.213    generator/outputPulse_reg_i_2712_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.327 r  generator/outputPulse_reg_i_2707/CO[3]
                         net (fo=1, routed)           0.000    96.327    generator/outputPulse_reg_i_2707_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.441 r  generator/outputPulse_reg_i_2702/CO[3]
                         net (fo=1, routed)           0.000    96.441    generator/outputPulse_reg_i_2702_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.555 r  generator/outputPulse_reg_i_2697/CO[3]
                         net (fo=1, routed)           0.000    96.555    generator/outputPulse_reg_i_2697_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.669 r  generator/outputPulse_reg_i_2692/CO[3]
                         net (fo=1, routed)           0.000    96.669    generator/outputPulse_reg_i_2692_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.783 r  generator/outputPulse_reg_i_2691/CO[3]
                         net (fo=1, routed)           0.000    96.783    generator/outputPulse_reg_i_2691_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.054 r  generator/outputPulse_reg_i_2689/CO[0]
                         net (fo=30, routed)          1.029    98.084    generator/outputPulse_reg_i_2689_n_3
    SLICE_X35Y2          LUT3 (Prop_lut3_I0_O)        0.373    98.457 r  generator/outputPulse_i_2723/O
                         net (fo=1, routed)           0.000    98.457    generator/outputPulse_i_2723_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.855 r  generator/outputPulse_reg_i_2673/CO[3]
                         net (fo=1, routed)           0.000    98.855    generator/outputPulse_reg_i_2673_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.969 r  generator/outputPulse_reg_i_2668/CO[3]
                         net (fo=1, routed)           0.000    98.969    generator/outputPulse_reg_i_2668_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.083 r  generator/outputPulse_reg_i_2663/CO[3]
                         net (fo=1, routed)           0.000    99.083    generator/outputPulse_reg_i_2663_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.197 r  generator/outputPulse_reg_i_2658/CO[3]
                         net (fo=1, routed)           0.000    99.197    generator/outputPulse_reg_i_2658_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.311 r  generator/outputPulse_reg_i_2653/CO[3]
                         net (fo=1, routed)           0.000    99.311    generator/outputPulse_reg_i_2653_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.425 r  generator/outputPulse_reg_i_2648/CO[3]
                         net (fo=1, routed)           0.000    99.425    generator/outputPulse_reg_i_2648_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.539 r  generator/outputPulse_reg_i_2647/CO[3]
                         net (fo=1, routed)           0.000    99.539    generator/outputPulse_reg_i_2647_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    99.810 r  generator/outputPulse_reg_i_2645/CO[0]
                         net (fo=30, routed)          0.922   100.731    generator/outputPulse_reg_i_2645_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   101.575 r  generator/outputPulse_reg_i_2636/CO[3]
                         net (fo=1, routed)           0.000   101.575    generator/outputPulse_reg_i_2636_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  generator/outputPulse_reg_i_2631/CO[3]
                         net (fo=1, routed)           0.000   101.692    generator/outputPulse_reg_i_2631_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  generator/outputPulse_reg_i_2626/CO[3]
                         net (fo=1, routed)           0.000   101.809    generator/outputPulse_reg_i_2626_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  generator/outputPulse_reg_i_2621/CO[3]
                         net (fo=1, routed)           0.000   101.926    generator/outputPulse_reg_i_2621_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  generator/outputPulse_reg_i_2616/CO[3]
                         net (fo=1, routed)           0.000   102.043    generator/outputPulse_reg_i_2616_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.160 r  generator/outputPulse_reg_i_2611/CO[3]
                         net (fo=1, routed)           0.000   102.160    generator/outputPulse_reg_i_2611_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.277 r  generator/outputPulse_reg_i_2610/CO[3]
                         net (fo=1, routed)           0.000   102.277    generator/outputPulse_reg_i_2610_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   102.531 r  generator/outputPulse_reg_i_2608/CO[0]
                         net (fo=30, routed)          0.903   103.435    generator/outputPulse_reg_i_2608_n_3
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.367   103.802 r  generator/outputPulse_i_2644/O
                         net (fo=1, routed)           0.000   103.802    generator/outputPulse_i_2644_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.352 r  generator/outputPulse_reg_i_2600/CO[3]
                         net (fo=1, routed)           0.000   104.352    generator/outputPulse_reg_i_2600_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.466 r  generator/outputPulse_reg_i_2595/CO[3]
                         net (fo=1, routed)           0.000   104.466    generator/outputPulse_reg_i_2595_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.580 r  generator/outputPulse_reg_i_2590/CO[3]
                         net (fo=1, routed)           0.000   104.580    generator/outputPulse_reg_i_2590_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.694 r  generator/outputPulse_reg_i_2585/CO[3]
                         net (fo=1, routed)           0.000   104.694    generator/outputPulse_reg_i_2585_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.808 r  generator/outputPulse_reg_i_2580/CO[3]
                         net (fo=1, routed)           0.000   104.808    generator/outputPulse_reg_i_2580_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.922 r  generator/outputPulse_reg_i_2575/CO[3]
                         net (fo=1, routed)           0.000   104.922    generator/outputPulse_reg_i_2575_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.036 r  generator/outputPulse_reg_i_2574/CO[3]
                         net (fo=1, routed)           0.000   105.036    generator/outputPulse_reg_i_2574_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.307 r  generator/outputPulse_reg_i_2572/CO[0]
                         net (fo=30, routed)          0.921   106.227    generator/outputPulse_reg_i_2572_n_3
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.373   106.600 r  generator/outputPulse_i_2607/O
                         net (fo=1, routed)           0.000   106.600    generator/outputPulse_i_2607_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.150 r  generator/outputPulse_reg_i_2564/CO[3]
                         net (fo=1, routed)           0.000   107.150    generator/outputPulse_reg_i_2564_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.264 r  generator/outputPulse_reg_i_2559/CO[3]
                         net (fo=1, routed)           0.000   107.264    generator/outputPulse_reg_i_2559_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.378 r  generator/outputPulse_reg_i_2554/CO[3]
                         net (fo=1, routed)           0.000   107.378    generator/outputPulse_reg_i_2554_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.492 r  generator/outputPulse_reg_i_2549/CO[3]
                         net (fo=1, routed)           0.000   107.492    generator/outputPulse_reg_i_2549_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.606 r  generator/outputPulse_reg_i_2544/CO[3]
                         net (fo=1, routed)           0.000   107.606    generator/outputPulse_reg_i_2544_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.720 r  generator/outputPulse_reg_i_2539/CO[3]
                         net (fo=1, routed)           0.000   107.720    generator/outputPulse_reg_i_2539_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.834 r  generator/outputPulse_reg_i_2538/CO[3]
                         net (fo=1, routed)           0.000   107.834    generator/outputPulse_reg_i_2538_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   108.105 r  generator/outputPulse_reg_i_2536/CO[0]
                         net (fo=30, routed)          0.930   109.035    generator/outputPulse_reg_i_2536_n_3
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   109.879 r  generator/outputPulse_reg_i_2520/CO[3]
                         net (fo=1, routed)           0.000   109.879    generator/outputPulse_reg_i_2520_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.996 r  generator/outputPulse_reg_i_2515/CO[3]
                         net (fo=1, routed)           0.000   109.996    generator/outputPulse_reg_i_2515_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.113 r  generator/outputPulse_reg_i_2510/CO[3]
                         net (fo=1, routed)           0.000   110.113    generator/outputPulse_reg_i_2510_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.230 r  generator/outputPulse_reg_i_2505/CO[3]
                         net (fo=1, routed)           0.000   110.230    generator/outputPulse_reg_i_2505_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.347 r  generator/outputPulse_reg_i_2500/CO[3]
                         net (fo=1, routed)           0.000   110.347    generator/outputPulse_reg_i_2500_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.464 r  generator/outputPulse_reg_i_2495/CO[3]
                         net (fo=1, routed)           0.000   110.464    generator/outputPulse_reg_i_2495_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.581 r  generator/outputPulse_reg_i_2494/CO[3]
                         net (fo=1, routed)           0.000   110.581    generator/outputPulse_reg_i_2494_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   110.835 r  generator/outputPulse_reg_i_2492/CO[0]
                         net (fo=30, routed)          0.958   111.793    generator/outputPulse_reg_i_2492_n_3
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823   112.616 r  generator/outputPulse_reg_i_2483/CO[3]
                         net (fo=1, routed)           0.000   112.616    generator/outputPulse_reg_i_2483_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.730 r  generator/outputPulse_reg_i_2478/CO[3]
                         net (fo=1, routed)           0.000   112.730    generator/outputPulse_reg_i_2478_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.844 r  generator/outputPulse_reg_i_2473/CO[3]
                         net (fo=1, routed)           0.000   112.844    generator/outputPulse_reg_i_2473_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.958 r  generator/outputPulse_reg_i_2468/CO[3]
                         net (fo=1, routed)           0.000   112.958    generator/outputPulse_reg_i_2468_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.072 r  generator/outputPulse_reg_i_2463/CO[3]
                         net (fo=1, routed)           0.000   113.072    generator/outputPulse_reg_i_2463_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.186 r  generator/outputPulse_reg_i_2458/CO[3]
                         net (fo=1, routed)           0.000   113.186    generator/outputPulse_reg_i_2458_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.300 r  generator/outputPulse_reg_i_2457/CO[3]
                         net (fo=1, routed)           0.000   113.300    generator/outputPulse_reg_i_2457_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.571 r  generator/outputPulse_reg_i_2455/CO[0]
                         net (fo=30, routed)          0.926   114.497    generator/outputPulse_reg_i_2455_n_3
    SLICE_X28Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   115.326 r  generator/outputPulse_reg_i_2447/CO[3]
                         net (fo=1, routed)           0.000   115.326    generator/outputPulse_reg_i_2447_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.440 r  generator/outputPulse_reg_i_2442/CO[3]
                         net (fo=1, routed)           0.000   115.440    generator/outputPulse_reg_i_2442_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.554 r  generator/outputPulse_reg_i_2437/CO[3]
                         net (fo=1, routed)           0.000   115.554    generator/outputPulse_reg_i_2437_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.668 r  generator/outputPulse_reg_i_2432/CO[3]
                         net (fo=1, routed)           0.000   115.668    generator/outputPulse_reg_i_2432_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.782 r  generator/outputPulse_reg_i_2427/CO[3]
                         net (fo=1, routed)           0.000   115.782    generator/outputPulse_reg_i_2427_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.896 r  generator/outputPulse_reg_i_2422/CO[3]
                         net (fo=1, routed)           0.000   115.896    generator/outputPulse_reg_i_2422_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.010 r  generator/outputPulse_reg_i_2421/CO[3]
                         net (fo=1, routed)           0.000   116.010    generator/outputPulse_reg_i_2421_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   116.281 r  generator/outputPulse_reg_i_2419/CO[0]
                         net (fo=30, routed)          0.566   116.847    generator/outputPulse_reg_i_2419_n_3
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.373   117.220 r  generator/outputPulse_i_2452/O
                         net (fo=1, routed)           0.000   117.220    generator/outputPulse_i_2452_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.621 r  generator/outputPulse_reg_i_2411/CO[3]
                         net (fo=1, routed)           0.000   117.621    generator/outputPulse_reg_i_2411_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.735 r  generator/outputPulse_reg_i_2406/CO[3]
                         net (fo=1, routed)           0.000   117.735    generator/outputPulse_reg_i_2406_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.849 r  generator/outputPulse_reg_i_2401/CO[3]
                         net (fo=1, routed)           0.000   117.849    generator/outputPulse_reg_i_2401_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.963 r  generator/outputPulse_reg_i_2396/CO[3]
                         net (fo=1, routed)           0.000   117.963    generator/outputPulse_reg_i_2396_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.077 r  generator/outputPulse_reg_i_2391/CO[3]
                         net (fo=1, routed)           0.000   118.077    generator/outputPulse_reg_i_2391_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.191 r  generator/outputPulse_reg_i_2386/CO[3]
                         net (fo=1, routed)           0.000   118.191    generator/outputPulse_reg_i_2386_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.305 r  generator/outputPulse_reg_i_2385/CO[3]
                         net (fo=1, routed)           0.000   118.305    generator/outputPulse_reg_i_2385_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   118.576 r  generator/outputPulse_reg_i_2383/CO[0]
                         net (fo=30, routed)          0.941   119.518    generator/outputPulse_reg_i_2383_n_3
    SLICE_X29Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   120.347 r  generator/outputPulse_reg_i_2367/CO[3]
                         net (fo=1, routed)           0.000   120.347    generator/outputPulse_reg_i_2367_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.461 r  generator/outputPulse_reg_i_2362/CO[3]
                         net (fo=1, routed)           0.000   120.461    generator/outputPulse_reg_i_2362_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.575 r  generator/outputPulse_reg_i_2357/CO[3]
                         net (fo=1, routed)           0.000   120.575    generator/outputPulse_reg_i_2357_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.689 r  generator/outputPulse_reg_i_2352/CO[3]
                         net (fo=1, routed)           0.000   120.689    generator/outputPulse_reg_i_2352_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.803 r  generator/outputPulse_reg_i_2347/CO[3]
                         net (fo=1, routed)           0.000   120.803    generator/outputPulse_reg_i_2347_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.917 r  generator/outputPulse_reg_i_2342/CO[3]
                         net (fo=1, routed)           0.000   120.917    generator/outputPulse_reg_i_2342_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.031 r  generator/outputPulse_reg_i_2341/CO[3]
                         net (fo=1, routed)           0.000   121.031    generator/outputPulse_reg_i_2341_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   121.302 r  generator/outputPulse_reg_i_2339/CO[0]
                         net (fo=30, routed)          0.984   122.286    generator/outputPulse_reg_i_2339_n_3
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   123.115 r  generator/outputPulse_reg_i_2330/CO[3]
                         net (fo=1, routed)           0.000   123.115    generator/outputPulse_reg_i_2330_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.229 r  generator/outputPulse_reg_i_2325/CO[3]
                         net (fo=1, routed)           0.000   123.229    generator/outputPulse_reg_i_2325_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.343 r  generator/outputPulse_reg_i_2320/CO[3]
                         net (fo=1, routed)           0.000   123.343    generator/outputPulse_reg_i_2320_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.457 r  generator/outputPulse_reg_i_2315/CO[3]
                         net (fo=1, routed)           0.000   123.457    generator/outputPulse_reg_i_2315_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.571 r  generator/outputPulse_reg_i_2310/CO[3]
                         net (fo=1, routed)           0.000   123.571    generator/outputPulse_reg_i_2310_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.685 r  generator/outputPulse_reg_i_2305/CO[3]
                         net (fo=1, routed)           0.000   123.685    generator/outputPulse_reg_i_2305_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.799 r  generator/outputPulse_reg_i_2304/CO[3]
                         net (fo=1, routed)           0.000   123.799    generator/outputPulse_reg_i_2304_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   124.070 r  generator/outputPulse_reg_i_2302/CO[0]
                         net (fo=30, routed)          1.010   125.080    generator/outputPulse_reg_i_2302_n_3
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   125.909 r  generator/outputPulse_reg_i_2294/CO[3]
                         net (fo=1, routed)           0.000   125.909    generator/outputPulse_reg_i_2294_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.023 r  generator/outputPulse_reg_i_2289/CO[3]
                         net (fo=1, routed)           0.000   126.023    generator/outputPulse_reg_i_2289_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.137 r  generator/outputPulse_reg_i_2284/CO[3]
                         net (fo=1, routed)           0.000   126.137    generator/outputPulse_reg_i_2284_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.251 r  generator/outputPulse_reg_i_2279/CO[3]
                         net (fo=1, routed)           0.000   126.251    generator/outputPulse_reg_i_2279_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.365 r  generator/outputPulse_reg_i_2274/CO[3]
                         net (fo=1, routed)           0.000   126.365    generator/outputPulse_reg_i_2274_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.479 r  generator/outputPulse_reg_i_2269/CO[3]
                         net (fo=1, routed)           0.000   126.479    generator/outputPulse_reg_i_2269_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.593 r  generator/outputPulse_reg_i_2268/CO[3]
                         net (fo=1, routed)           0.000   126.593    generator/outputPulse_reg_i_2268_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   126.864 r  generator/outputPulse_reg_i_2266/CO[0]
                         net (fo=30, routed)          0.750   127.614    generator/outputPulse_reg_i_2266_n_3
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.373   127.987 r  generator/outputPulse_i_2301/O
                         net (fo=1, routed)           0.000   127.987    generator/outputPulse_i_2301_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.537 r  generator/outputPulse_reg_i_2258/CO[3]
                         net (fo=1, routed)           0.000   128.537    generator/outputPulse_reg_i_2258_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.651 r  generator/outputPulse_reg_i_2253/CO[3]
                         net (fo=1, routed)           0.000   128.651    generator/outputPulse_reg_i_2253_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.765 r  generator/outputPulse_reg_i_2248/CO[3]
                         net (fo=1, routed)           0.000   128.765    generator/outputPulse_reg_i_2248_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.879 r  generator/outputPulse_reg_i_2243/CO[3]
                         net (fo=1, routed)           0.000   128.879    generator/outputPulse_reg_i_2243_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.993 r  generator/outputPulse_reg_i_2238/CO[3]
                         net (fo=1, routed)           0.000   128.993    generator/outputPulse_reg_i_2238_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.107 r  generator/outputPulse_reg_i_2233/CO[3]
                         net (fo=1, routed)           0.000   129.107    generator/outputPulse_reg_i_2233_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.221 r  generator/outputPulse_reg_i_2232/CO[3]
                         net (fo=1, routed)           0.000   129.221    generator/outputPulse_reg_i_2232_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   129.492 r  generator/outputPulse_reg_i_2230/CO[0]
                         net (fo=30, routed)          0.910   130.402    generator/outputPulse_reg_i_2230_n_3
    SLICE_X35Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   131.231 r  generator/outputPulse_reg_i_2214/CO[3]
                         net (fo=1, routed)           0.000   131.231    generator/outputPulse_reg_i_2214_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.345 r  generator/outputPulse_reg_i_2209/CO[3]
                         net (fo=1, routed)           0.000   131.345    generator/outputPulse_reg_i_2209_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.459 r  generator/outputPulse_reg_i_2204/CO[3]
                         net (fo=1, routed)           0.000   131.459    generator/outputPulse_reg_i_2204_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.573 r  generator/outputPulse_reg_i_2199/CO[3]
                         net (fo=1, routed)           0.000   131.573    generator/outputPulse_reg_i_2199_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.687 r  generator/outputPulse_reg_i_2194/CO[3]
                         net (fo=1, routed)           0.000   131.687    generator/outputPulse_reg_i_2194_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.801 r  generator/outputPulse_reg_i_2189/CO[3]
                         net (fo=1, routed)           0.000   131.801    generator/outputPulse_reg_i_2189_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.915 r  generator/outputPulse_reg_i_2188/CO[3]
                         net (fo=1, routed)           0.000   131.915    generator/outputPulse_reg_i_2188_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.186 r  generator/outputPulse_reg_i_2186/CO[0]
                         net (fo=30, routed)          0.861   133.046    generator/outputPulse_reg_i_2186_n_3
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   133.875 r  generator/outputPulse_reg_i_2177/CO[3]
                         net (fo=1, routed)           0.000   133.875    generator/outputPulse_reg_i_2177_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.989 r  generator/outputPulse_reg_i_2172/CO[3]
                         net (fo=1, routed)           0.000   133.989    generator/outputPulse_reg_i_2172_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.103 r  generator/outputPulse_reg_i_2167/CO[3]
                         net (fo=1, routed)           0.000   134.103    generator/outputPulse_reg_i_2167_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.217 r  generator/outputPulse_reg_i_2162/CO[3]
                         net (fo=1, routed)           0.000   134.217    generator/outputPulse_reg_i_2162_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.331 r  generator/outputPulse_reg_i_2157/CO[3]
                         net (fo=1, routed)           0.000   134.331    generator/outputPulse_reg_i_2157_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.445 r  generator/outputPulse_reg_i_2152/CO[3]
                         net (fo=1, routed)           0.000   134.445    generator/outputPulse_reg_i_2152_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.559 r  generator/outputPulse_reg_i_2151/CO[3]
                         net (fo=1, routed)           0.000   134.559    generator/outputPulse_reg_i_2151_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   134.830 r  generator/outputPulse_reg_i_2149/CO[0]
                         net (fo=30, routed)          0.887   135.717    generator/outputPulse_reg_i_2149_n_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   136.546 r  generator/outputPulse_reg_i_2141/CO[3]
                         net (fo=1, routed)           0.000   136.546    generator/outputPulse_reg_i_2141_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.660 r  generator/outputPulse_reg_i_2136/CO[3]
                         net (fo=1, routed)           0.000   136.660    generator/outputPulse_reg_i_2136_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.774 r  generator/outputPulse_reg_i_2131/CO[3]
                         net (fo=1, routed)           0.000   136.774    generator/outputPulse_reg_i_2131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.888 r  generator/outputPulse_reg_i_2126/CO[3]
                         net (fo=1, routed)           0.000   136.888    generator/outputPulse_reg_i_2126_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.002 r  generator/outputPulse_reg_i_2121/CO[3]
                         net (fo=1, routed)           0.000   137.002    generator/outputPulse_reg_i_2121_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.116 r  generator/outputPulse_reg_i_2116/CO[3]
                         net (fo=1, routed)           0.000   137.116    generator/outputPulse_reg_i_2116_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.230 r  generator/outputPulse_reg_i_2115/CO[3]
                         net (fo=1, routed)           0.000   137.230    generator/outputPulse_reg_i_2115_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   137.501 r  generator/outputPulse_reg_i_2113/CO[0]
                         net (fo=30, routed)          0.886   138.387    generator/outputPulse_reg_i_2113_n_3
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.373   138.760 r  generator/outputPulse_i_2148/O
                         net (fo=1, routed)           0.000   138.760    generator/outputPulse_i_2148_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   139.310 r  generator/outputPulse_reg_i_2105/CO[3]
                         net (fo=1, routed)           0.000   139.310    generator/outputPulse_reg_i_2105_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.424 r  generator/outputPulse_reg_i_2100/CO[3]
                         net (fo=1, routed)           0.000   139.424    generator/outputPulse_reg_i_2100_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.538 r  generator/outputPulse_reg_i_2095/CO[3]
                         net (fo=1, routed)           0.000   139.538    generator/outputPulse_reg_i_2095_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.652 r  generator/outputPulse_reg_i_2090/CO[3]
                         net (fo=1, routed)           0.000   139.652    generator/outputPulse_reg_i_2090_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.766 r  generator/outputPulse_reg_i_2085/CO[3]
                         net (fo=1, routed)           0.000   139.766    generator/outputPulse_reg_i_2085_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.880 r  generator/outputPulse_reg_i_2080/CO[3]
                         net (fo=1, routed)           0.000   139.880    generator/outputPulse_reg_i_2080_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.994 r  generator/outputPulse_reg_i_2079/CO[3]
                         net (fo=1, routed)           0.009   140.003    generator/outputPulse_reg_i_2079_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   140.274 r  generator/outputPulse_reg_i_2077/CO[0]
                         net (fo=30, routed)          1.108   141.381    generator/outputPulse_reg_i_2077_n_3
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   142.210 r  generator/outputPulse_reg_i_2061/CO[3]
                         net (fo=1, routed)           0.000   142.210    generator/outputPulse_reg_i_2061_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.324 r  generator/outputPulse_reg_i_2056/CO[3]
                         net (fo=1, routed)           0.000   142.324    generator/outputPulse_reg_i_2056_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.438 r  generator/outputPulse_reg_i_2051/CO[3]
                         net (fo=1, routed)           0.000   142.438    generator/outputPulse_reg_i_2051_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.552 r  generator/outputPulse_reg_i_2046/CO[3]
                         net (fo=1, routed)           0.000   142.552    generator/outputPulse_reg_i_2046_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.666 r  generator/outputPulse_reg_i_2041/CO[3]
                         net (fo=1, routed)           0.000   142.666    generator/outputPulse_reg_i_2041_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.780 r  generator/outputPulse_reg_i_2036/CO[3]
                         net (fo=1, routed)           0.000   142.780    generator/outputPulse_reg_i_2036_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   142.894 r  generator/outputPulse_reg_i_2035/CO[3]
                         net (fo=1, routed)           0.000   142.894    generator/outputPulse_reg_i_2035_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   143.165 r  generator/outputPulse_reg_i_2033/CO[0]
                         net (fo=30, routed)          0.485   143.651    generator/outputPulse_reg_i_2033_n_3
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.373   144.024 r  generator/outputPulse_i_2068/O
                         net (fo=1, routed)           0.000   144.024    generator/outputPulse_i_2068_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   144.574 r  generator/outputPulse_reg_i_2024/CO[3]
                         net (fo=1, routed)           0.000   144.574    generator/outputPulse_reg_i_2024_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.688 r  generator/outputPulse_reg_i_2019/CO[3]
                         net (fo=1, routed)           0.000   144.688    generator/outputPulse_reg_i_2019_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.802 r  generator/outputPulse_reg_i_2014/CO[3]
                         net (fo=1, routed)           0.000   144.802    generator/outputPulse_reg_i_2014_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   144.916 r  generator/outputPulse_reg_i_2009/CO[3]
                         net (fo=1, routed)           0.000   144.916    generator/outputPulse_reg_i_2009_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.030 r  generator/outputPulse_reg_i_2004/CO[3]
                         net (fo=1, routed)           0.009   145.039    generator/outputPulse_reg_i_2004_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.153 r  generator/outputPulse_reg_i_1999/CO[3]
                         net (fo=1, routed)           0.000   145.153    generator/outputPulse_reg_i_1999_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.267 r  generator/outputPulse_reg_i_1998/CO[3]
                         net (fo=1, routed)           0.000   145.267    generator/outputPulse_reg_i_1998_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   145.538 r  generator/outputPulse_reg_i_1996/CO[0]
                         net (fo=30, routed)          0.951   146.489    generator/outputPulse_reg_i_1996_n_3
    SLICE_X41Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   147.318 r  generator/outputPulse_reg_i_1988/CO[3]
                         net (fo=1, routed)           0.000   147.318    generator/outputPulse_reg_i_1988_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  generator/outputPulse_reg_i_1983/CO[3]
                         net (fo=1, routed)           0.009   147.441    generator/outputPulse_reg_i_1983_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.555 r  generator/outputPulse_reg_i_1978/CO[3]
                         net (fo=1, routed)           0.000   147.555    generator/outputPulse_reg_i_1978_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.669 r  generator/outputPulse_reg_i_1973/CO[3]
                         net (fo=1, routed)           0.000   147.669    generator/outputPulse_reg_i_1973_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.783 r  generator/outputPulse_reg_i_1968/CO[3]
                         net (fo=1, routed)           0.000   147.783    generator/outputPulse_reg_i_1968_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.897 r  generator/outputPulse_reg_i_1963/CO[3]
                         net (fo=1, routed)           0.000   147.897    generator/outputPulse_reg_i_1963_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.011 r  generator/outputPulse_reg_i_1962/CO[3]
                         net (fo=1, routed)           0.000   148.011    generator/outputPulse_reg_i_1962_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   148.282 r  generator/outputPulse_reg_i_1960/CO[0]
                         net (fo=30, routed)          1.057   149.339    generator/outputPulse_reg_i_1960_n_3
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   150.183 r  generator/outputPulse_reg_i_1952/CO[3]
                         net (fo=1, routed)           0.000   150.183    generator/outputPulse_reg_i_1952_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.300 r  generator/outputPulse_reg_i_1947/CO[3]
                         net (fo=1, routed)           0.000   150.300    generator/outputPulse_reg_i_1947_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.417 r  generator/outputPulse_reg_i_1942/CO[3]
                         net (fo=1, routed)           0.000   150.417    generator/outputPulse_reg_i_1942_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.534 r  generator/outputPulse_reg_i_1937/CO[3]
                         net (fo=1, routed)           0.009   150.543    generator/outputPulse_reg_i_1937_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.660 r  generator/outputPulse_reg_i_1932/CO[3]
                         net (fo=1, routed)           0.000   150.660    generator/outputPulse_reg_i_1932_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.777 r  generator/outputPulse_reg_i_1927/CO[3]
                         net (fo=1, routed)           0.000   150.777    generator/outputPulse_reg_i_1927_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   150.894 r  generator/outputPulse_reg_i_1926/CO[3]
                         net (fo=1, routed)           0.000   150.894    generator/outputPulse_reg_i_1926_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   151.148 r  generator/outputPulse_reg_i_1924/CO[0]
                         net (fo=30, routed)          0.899   152.047    generator/outputPulse_reg_i_1924_n_3
    SLICE_X44Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823   152.870 r  generator/outputPulse_reg_i_1908/CO[3]
                         net (fo=1, routed)           0.000   152.870    generator/outputPulse_reg_i_1908_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.984 r  generator/outputPulse_reg_i_1903/CO[3]
                         net (fo=1, routed)           0.000   152.984    generator/outputPulse_reg_i_1903_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.098 r  generator/outputPulse_reg_i_1898/CO[3]
                         net (fo=1, routed)           0.000   153.098    generator/outputPulse_reg_i_1898_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.212 r  generator/outputPulse_reg_i_1893/CO[3]
                         net (fo=1, routed)           0.009   153.221    generator/outputPulse_reg_i_1893_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.335 r  generator/outputPulse_reg_i_1888/CO[3]
                         net (fo=1, routed)           0.000   153.335    generator/outputPulse_reg_i_1888_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.449 r  generator/outputPulse_reg_i_1883/CO[3]
                         net (fo=1, routed)           0.000   153.449    generator/outputPulse_reg_i_1883_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.563 r  generator/outputPulse_reg_i_1882/CO[3]
                         net (fo=1, routed)           0.000   153.563    generator/outputPulse_reg_i_1882_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   153.834 r  generator/outputPulse_reg_i_1880/CO[0]
                         net (fo=30, routed)          1.000   154.834    generator/outputPulse_reg_i_1880_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   155.663 r  generator/outputPulse_reg_i_1871/CO[3]
                         net (fo=1, routed)           0.000   155.663    generator/outputPulse_reg_i_1871_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.777 r  generator/outputPulse_reg_i_1866/CO[3]
                         net (fo=1, routed)           0.009   155.786    generator/outputPulse_reg_i_1866_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.900 r  generator/outputPulse_reg_i_1861/CO[3]
                         net (fo=1, routed)           0.000   155.900    generator/outputPulse_reg_i_1861_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   156.014 r  generator/outputPulse_reg_i_1856/CO[3]
                         net (fo=1, routed)           0.000   156.014    generator/outputPulse_reg_i_1856_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   156.128 r  generator/outputPulse_reg_i_1851/CO[3]
                         net (fo=1, routed)           0.000   156.128    generator/outputPulse_reg_i_1851_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   156.242 r  generator/outputPulse_reg_i_1846/CO[3]
                         net (fo=1, routed)           0.000   156.242    generator/outputPulse_reg_i_1846_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   156.356 r  generator/outputPulse_reg_i_1845/CO[3]
                         net (fo=1, routed)           0.000   156.356    generator/outputPulse_reg_i_1845_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   156.627 r  generator/outputPulse_reg_i_1843/CO[0]
                         net (fo=30, routed)          0.949   157.576    generator/outputPulse_reg_i_1843_n_3
    SLICE_X47Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   158.405 r  generator/outputPulse_reg_i_1835/CO[3]
                         net (fo=1, routed)           0.000   158.405    generator/outputPulse_reg_i_1835_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   158.519 r  generator/outputPulse_reg_i_1830/CO[3]
                         net (fo=1, routed)           0.000   158.519    generator/outputPulse_reg_i_1830_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   158.633 r  generator/outputPulse_reg_i_1825/CO[3]
                         net (fo=1, routed)           0.000   158.633    generator/outputPulse_reg_i_1825_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   158.747 r  generator/outputPulse_reg_i_1820/CO[3]
                         net (fo=1, routed)           0.000   158.747    generator/outputPulse_reg_i_1820_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   158.861 r  generator/outputPulse_reg_i_1815/CO[3]
                         net (fo=1, routed)           0.000   158.861    generator/outputPulse_reg_i_1815_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   158.975 r  generator/outputPulse_reg_i_1810/CO[3]
                         net (fo=1, routed)           0.000   158.975    generator/outputPulse_reg_i_1810_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   159.089 r  generator/outputPulse_reg_i_1809/CO[3]
                         net (fo=1, routed)           0.000   159.089    generator/outputPulse_reg_i_1809_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   159.360 r  generator/outputPulse_reg_i_1807/CO[0]
                         net (fo=30, routed)          0.836   160.196    generator/outputPulse_reg_i_1807_n_3
    SLICE_X46Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   161.040 r  generator/outputPulse_reg_i_1799/CO[3]
                         net (fo=1, routed)           0.000   161.040    generator/outputPulse_reg_i_1799_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   161.157 r  generator/outputPulse_reg_i_1794/CO[3]
                         net (fo=1, routed)           0.000   161.157    generator/outputPulse_reg_i_1794_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   161.274 r  generator/outputPulse_reg_i_1789/CO[3]
                         net (fo=1, routed)           0.000   161.274    generator/outputPulse_reg_i_1789_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   161.391 r  generator/outputPulse_reg_i_1784/CO[3]
                         net (fo=1, routed)           0.000   161.391    generator/outputPulse_reg_i_1784_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   161.508 r  generator/outputPulse_reg_i_1779/CO[3]
                         net (fo=1, routed)           0.000   161.508    generator/outputPulse_reg_i_1779_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   161.625 r  generator/outputPulse_reg_i_1774/CO[3]
                         net (fo=1, routed)           0.000   161.625    generator/outputPulse_reg_i_1774_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   161.742 r  generator/outputPulse_reg_i_1773/CO[3]
                         net (fo=1, routed)           0.000   161.742    generator/outputPulse_reg_i_1773_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   161.996 r  generator/outputPulse_reg_i_1771/CO[0]
                         net (fo=30, routed)          0.681   162.677    generator/outputPulse_reg_i_1771_n_3
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.367   163.044 r  generator/outputPulse_i_1806/O
                         net (fo=1, routed)           0.000   163.044    generator/outputPulse_i_1806_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   163.594 r  generator/outputPulse_reg_i_1755/CO[3]
                         net (fo=1, routed)           0.000   163.594    generator/outputPulse_reg_i_1755_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.708 r  generator/outputPulse_reg_i_1750/CO[3]
                         net (fo=1, routed)           0.000   163.708    generator/outputPulse_reg_i_1750_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.822 r  generator/outputPulse_reg_i_1745/CO[3]
                         net (fo=1, routed)           0.000   163.822    generator/outputPulse_reg_i_1745_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.936 r  generator/outputPulse_reg_i_1740/CO[3]
                         net (fo=1, routed)           0.000   163.936    generator/outputPulse_reg_i_1740_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.050 r  generator/outputPulse_reg_i_1735/CO[3]
                         net (fo=1, routed)           0.000   164.050    generator/outputPulse_reg_i_1735_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.164 r  generator/outputPulse_reg_i_1730/CO[3]
                         net (fo=1, routed)           0.000   164.164    generator/outputPulse_reg_i_1730_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.278 r  generator/outputPulse_reg_i_1729/CO[3]
                         net (fo=1, routed)           0.000   164.278    generator/outputPulse_reg_i_1729_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   164.549 r  generator/outputPulse_reg_i_1727/CO[0]
                         net (fo=30, routed)          0.813   165.361    generator/outputPulse_reg_i_1727_n_3
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.373   165.734 r  generator/outputPulse_i_1762/O
                         net (fo=1, routed)           0.000   165.734    generator/outputPulse_i_1762_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   166.284 r  generator/outputPulse_reg_i_1718/CO[3]
                         net (fo=1, routed)           0.000   166.284    generator/outputPulse_reg_i_1718_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   166.398 r  generator/outputPulse_reg_i_1713/CO[3]
                         net (fo=1, routed)           0.000   166.398    generator/outputPulse_reg_i_1713_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   166.512 r  generator/outputPulse_reg_i_1708/CO[3]
                         net (fo=1, routed)           0.000   166.512    generator/outputPulse_reg_i_1708_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   166.626 r  generator/outputPulse_reg_i_1703/CO[3]
                         net (fo=1, routed)           0.000   166.626    generator/outputPulse_reg_i_1703_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   166.740 r  generator/outputPulse_reg_i_1698/CO[3]
                         net (fo=1, routed)           0.000   166.740    generator/outputPulse_reg_i_1698_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   166.854 r  generator/outputPulse_reg_i_1693/CO[3]
                         net (fo=1, routed)           0.000   166.854    generator/outputPulse_reg_i_1693_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   166.968 r  generator/outputPulse_reg_i_1692/CO[3]
                         net (fo=1, routed)           0.000   166.968    generator/outputPulse_reg_i_1692_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   167.239 r  generator/outputPulse_reg_i_1690/CO[0]
                         net (fo=30, routed)          0.744   167.984    generator/outputPulse_reg_i_1690_n_3
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.373   168.357 r  generator/outputPulse_i_1726/O
                         net (fo=1, routed)           0.000   168.357    generator/outputPulse_i_1726_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.907 r  generator/outputPulse_reg_i_1682/CO[3]
                         net (fo=1, routed)           0.000   168.907    generator/outputPulse_reg_i_1682_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.021 r  generator/outputPulse_reg_i_1677/CO[3]
                         net (fo=1, routed)           0.000   169.021    generator/outputPulse_reg_i_1677_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.135 r  generator/outputPulse_reg_i_1672/CO[3]
                         net (fo=1, routed)           0.000   169.135    generator/outputPulse_reg_i_1672_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.249 r  generator/outputPulse_reg_i_1667/CO[3]
                         net (fo=1, routed)           0.000   169.249    generator/outputPulse_reg_i_1667_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.363 r  generator/outputPulse_reg_i_1662/CO[3]
                         net (fo=1, routed)           0.000   169.363    generator/outputPulse_reg_i_1662_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.477 r  generator/outputPulse_reg_i_1657/CO[3]
                         net (fo=1, routed)           0.000   169.477    generator/outputPulse_reg_i_1657_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   169.591 r  generator/outputPulse_reg_i_1656/CO[3]
                         net (fo=1, routed)           0.000   169.591    generator/outputPulse_reg_i_1656_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   169.862 r  generator/outputPulse_reg_i_1654/CO[0]
                         net (fo=30, routed)          1.091   170.952    generator/outputPulse_reg_i_1654_n_3
    SLICE_X38Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   171.796 r  generator/outputPulse_reg_i_1646/CO[3]
                         net (fo=1, routed)           0.000   171.796    generator/outputPulse_reg_i_1646_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   171.913 r  generator/outputPulse_reg_i_1641/CO[3]
                         net (fo=1, routed)           0.000   171.913    generator/outputPulse_reg_i_1641_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   172.030 r  generator/outputPulse_reg_i_1636/CO[3]
                         net (fo=1, routed)           0.000   172.030    generator/outputPulse_reg_i_1636_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   172.147 r  generator/outputPulse_reg_i_1631/CO[3]
                         net (fo=1, routed)           0.000   172.147    generator/outputPulse_reg_i_1631_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   172.264 r  generator/outputPulse_reg_i_1626/CO[3]
                         net (fo=1, routed)           0.000   172.264    generator/outputPulse_reg_i_1626_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   172.381 r  generator/outputPulse_reg_i_1621/CO[3]
                         net (fo=1, routed)           0.000   172.381    generator/outputPulse_reg_i_1621_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   172.498 r  generator/outputPulse_reg_i_1620/CO[3]
                         net (fo=1, routed)           0.000   172.498    generator/outputPulse_reg_i_1620_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   172.752 r  generator/outputPulse_reg_i_1618/CO[0]
                         net (fo=30, routed)          0.901   173.654    generator/outputPulse_reg_i_1618_n_3
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.367   174.021 r  generator/outputPulse_i_1651/O
                         net (fo=1, routed)           0.000   174.021    generator/outputPulse_i_1651_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   174.422 r  generator/outputPulse_reg_i_1602/CO[3]
                         net (fo=1, routed)           0.000   174.422    generator/outputPulse_reg_i_1602_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.536 r  generator/outputPulse_reg_i_1597/CO[3]
                         net (fo=1, routed)           0.000   174.536    generator/outputPulse_reg_i_1597_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.650 r  generator/outputPulse_reg_i_1592/CO[3]
                         net (fo=1, routed)           0.000   174.650    generator/outputPulse_reg_i_1592_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.764 r  generator/outputPulse_reg_i_1587/CO[3]
                         net (fo=1, routed)           0.000   174.764    generator/outputPulse_reg_i_1587_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.878 r  generator/outputPulse_reg_i_1582/CO[3]
                         net (fo=1, routed)           0.000   174.878    generator/outputPulse_reg_i_1582_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.992 r  generator/outputPulse_reg_i_1577/CO[3]
                         net (fo=1, routed)           0.000   174.992    generator/outputPulse_reg_i_1577_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   175.106 r  generator/outputPulse_reg_i_1576/CO[3]
                         net (fo=1, routed)           0.000   175.106    generator/outputPulse_reg_i_1576_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   175.377 r  generator/outputPulse_reg_i_1574/CO[0]
                         net (fo=30, routed)          0.794   176.171    generator/outputPulse_reg_i_1574_n_3
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.373   176.544 r  generator/outputPulse_i_1609/O
                         net (fo=1, routed)           0.000   176.544    generator/outputPulse_i_1609_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.094 r  generator/outputPulse_reg_i_1565/CO[3]
                         net (fo=1, routed)           0.000   177.094    generator/outputPulse_reg_i_1565_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.208 r  generator/outputPulse_reg_i_1560/CO[3]
                         net (fo=1, routed)           0.000   177.208    generator/outputPulse_reg_i_1560_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.322 r  generator/outputPulse_reg_i_1555/CO[3]
                         net (fo=1, routed)           0.000   177.322    generator/outputPulse_reg_i_1555_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.436 r  generator/outputPulse_reg_i_1550/CO[3]
                         net (fo=1, routed)           0.000   177.436    generator/outputPulse_reg_i_1550_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.550 r  generator/outputPulse_reg_i_1545/CO[3]
                         net (fo=1, routed)           0.000   177.550    generator/outputPulse_reg_i_1545_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.664 r  generator/outputPulse_reg_i_1540/CO[3]
                         net (fo=1, routed)           0.000   177.664    generator/outputPulse_reg_i_1540_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.778 r  generator/outputPulse_reg_i_1539/CO[3]
                         net (fo=1, routed)           0.000   177.778    generator/outputPulse_reg_i_1539_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   178.049 r  generator/outputPulse_reg_i_1537/CO[0]
                         net (fo=30, routed)          1.171   179.219    generator/outputPulse_reg_i_1537_n_3
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   180.063 r  generator/outputPulse_reg_i_1529/CO[3]
                         net (fo=1, routed)           0.000   180.063    generator/outputPulse_reg_i_1529_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   180.180 r  generator/outputPulse_reg_i_1524/CO[3]
                         net (fo=1, routed)           0.000   180.180    generator/outputPulse_reg_i_1524_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   180.297 r  generator/outputPulse_reg_i_1519/CO[3]
                         net (fo=1, routed)           0.000   180.297    generator/outputPulse_reg_i_1519_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   180.414 r  generator/outputPulse_reg_i_1514/CO[3]
                         net (fo=1, routed)           0.009   180.424    generator/outputPulse_reg_i_1514_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   180.541 r  generator/outputPulse_reg_i_1509/CO[3]
                         net (fo=1, routed)           0.000   180.541    generator/outputPulse_reg_i_1509_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   180.658 r  generator/outputPulse_reg_i_1504/CO[3]
                         net (fo=1, routed)           0.000   180.658    generator/outputPulse_reg_i_1504_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   180.775 r  generator/outputPulse_reg_i_1503/CO[3]
                         net (fo=1, routed)           0.000   180.775    generator/outputPulse_reg_i_1503_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   181.029 r  generator/outputPulse_reg_i_1501/CO[0]
                         net (fo=30, routed)          0.738   181.767    generator/outputPulse_reg_i_1501_n_3
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.367   182.134 r  generator/outputPulse_i_1536/O
                         net (fo=1, routed)           0.000   182.134    generator/outputPulse_i_1536_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   182.684 r  generator/outputPulse_reg_i_1493/CO[3]
                         net (fo=1, routed)           0.009   182.693    generator/outputPulse_reg_i_1493_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.807 r  generator/outputPulse_reg_i_1488/CO[3]
                         net (fo=1, routed)           0.000   182.807    generator/outputPulse_reg_i_1488_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.921 r  generator/outputPulse_reg_i_1483/CO[3]
                         net (fo=1, routed)           0.000   182.921    generator/outputPulse_reg_i_1483_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   183.035 r  generator/outputPulse_reg_i_1478/CO[3]
                         net (fo=1, routed)           0.000   183.035    generator/outputPulse_reg_i_1478_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   183.149 r  generator/outputPulse_reg_i_1473/CO[3]
                         net (fo=1, routed)           0.000   183.149    generator/outputPulse_reg_i_1473_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   183.263 r  generator/outputPulse_reg_i_1468/CO[3]
                         net (fo=1, routed)           0.000   183.263    generator/outputPulse_reg_i_1468_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   183.377 r  generator/outputPulse_reg_i_1467/CO[3]
                         net (fo=1, routed)           0.000   183.377    generator/outputPulse_reg_i_1467_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   183.648 r  generator/outputPulse_reg_i_1465/CO[0]
                         net (fo=30, routed)          0.897   184.545    generator/outputPulse_reg_i_1465_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   185.374 r  generator/outputPulse_reg_i_1449/CO[3]
                         net (fo=1, routed)           0.000   185.374    generator/outputPulse_reg_i_1449_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   185.488 r  generator/outputPulse_reg_i_1444/CO[3]
                         net (fo=1, routed)           0.009   185.497    generator/outputPulse_reg_i_1444_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   185.611 r  generator/outputPulse_reg_i_1439/CO[3]
                         net (fo=1, routed)           0.000   185.611    generator/outputPulse_reg_i_1439_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   185.725 r  generator/outputPulse_reg_i_1434/CO[3]
                         net (fo=1, routed)           0.000   185.725    generator/outputPulse_reg_i_1434_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   185.839 r  generator/outputPulse_reg_i_1429/CO[3]
                         net (fo=1, routed)           0.000   185.839    generator/outputPulse_reg_i_1429_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   185.953 r  generator/outputPulse_reg_i_1424/CO[3]
                         net (fo=1, routed)           0.000   185.953    generator/outputPulse_reg_i_1424_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   186.067 r  generator/outputPulse_reg_i_1423/CO[3]
                         net (fo=1, routed)           0.000   186.067    generator/outputPulse_reg_i_1423_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   186.338 r  generator/outputPulse_reg_i_1421/CO[0]
                         net (fo=30, routed)          0.947   187.285    generator/outputPulse_reg_i_1421_n_3
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.373   187.658 r  generator/outputPulse_i_1456/O
                         net (fo=1, routed)           0.000   187.658    generator/outputPulse_i_1456_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   188.191 r  generator/outputPulse_reg_i_1412/CO[3]
                         net (fo=1, routed)           0.000   188.191    generator/outputPulse_reg_i_1412_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   188.308 r  generator/outputPulse_reg_i_1407/CO[3]
                         net (fo=1, routed)           0.000   188.308    generator/outputPulse_reg_i_1407_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   188.425 r  generator/outputPulse_reg_i_1402/CO[3]
                         net (fo=1, routed)           0.009   188.434    generator/outputPulse_reg_i_1402_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   188.551 r  generator/outputPulse_reg_i_1397/CO[3]
                         net (fo=1, routed)           0.000   188.551    generator/outputPulse_reg_i_1397_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   188.668 r  generator/outputPulse_reg_i_1392/CO[3]
                         net (fo=1, routed)           0.000   188.668    generator/outputPulse_reg_i_1392_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   188.785 r  generator/outputPulse_reg_i_1387/CO[3]
                         net (fo=1, routed)           0.000   188.785    generator/outputPulse_reg_i_1387_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   188.902 r  generator/outputPulse_reg_i_1386/CO[3]
                         net (fo=1, routed)           0.000   188.902    generator/outputPulse_reg_i_1386_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   189.156 r  generator/outputPulse_reg_i_1384/CO[0]
                         net (fo=30, routed)          0.853   190.009    generator/outputPulse_reg_i_1384_n_3
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.367   190.376 r  generator/outputPulse_i_1420/O
                         net (fo=1, routed)           0.000   190.376    generator/outputPulse_i_1420_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   190.926 r  generator/outputPulse_reg_i_1376/CO[3]
                         net (fo=1, routed)           0.000   190.926    generator/outputPulse_reg_i_1376_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   191.040 r  generator/outputPulse_reg_i_1371/CO[3]
                         net (fo=1, routed)           0.009   191.049    generator/outputPulse_reg_i_1371_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   191.163 r  generator/outputPulse_reg_i_1366/CO[3]
                         net (fo=1, routed)           0.000   191.163    generator/outputPulse_reg_i_1366_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   191.277 r  generator/outputPulse_reg_i_1361/CO[3]
                         net (fo=1, routed)           0.000   191.277    generator/outputPulse_reg_i_1361_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   191.391 r  generator/outputPulse_reg_i_1356/CO[3]
                         net (fo=1, routed)           0.000   191.391    generator/outputPulse_reg_i_1356_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   191.505 r  generator/outputPulse_reg_i_1351/CO[3]
                         net (fo=1, routed)           0.000   191.505    generator/outputPulse_reg_i_1351_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   191.619 r  generator/outputPulse_reg_i_1350/CO[3]
                         net (fo=1, routed)           0.000   191.619    generator/outputPulse_reg_i_1350_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   191.890 r  generator/outputPulse_reg_i_1348/CO[0]
                         net (fo=30, routed)          0.946   192.836    generator/outputPulse_reg_i_1348_n_3
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   193.665 r  generator/outputPulse_reg_i_1340/CO[3]
                         net (fo=1, routed)           0.000   193.665    generator/outputPulse_reg_i_1340_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   193.779 r  generator/outputPulse_reg_i_1335/CO[3]
                         net (fo=1, routed)           0.000   193.779    generator/outputPulse_reg_i_1335_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   193.893 r  generator/outputPulse_reg_i_1330/CO[3]
                         net (fo=1, routed)           0.009   193.902    generator/outputPulse_reg_i_1330_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   194.016 r  generator/outputPulse_reg_i_1325/CO[3]
                         net (fo=1, routed)           0.000   194.016    generator/outputPulse_reg_i_1325_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   194.130 r  generator/outputPulse_reg_i_1320/CO[3]
                         net (fo=1, routed)           0.000   194.130    generator/outputPulse_reg_i_1320_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   194.244 r  generator/outputPulse_reg_i_1315/CO[3]
                         net (fo=1, routed)           0.000   194.244    generator/outputPulse_reg_i_1315_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   194.358 r  generator/outputPulse_reg_i_1314/CO[3]
                         net (fo=1, routed)           0.000   194.358    generator/outputPulse_reg_i_1314_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   194.629 r  generator/outputPulse_reg_i_1312/CO[0]
                         net (fo=30, routed)          0.851   195.480    generator/outputPulse_reg_i_1312_n_3
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   196.309 r  generator/outputPulse_reg_i_1296/CO[3]
                         net (fo=1, routed)           0.009   196.318    generator/outputPulse_reg_i_1296_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   196.432 r  generator/outputPulse_reg_i_1291/CO[3]
                         net (fo=1, routed)           0.000   196.432    generator/outputPulse_reg_i_1291_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   196.546 r  generator/outputPulse_reg_i_1286/CO[3]
                         net (fo=1, routed)           0.000   196.546    generator/outputPulse_reg_i_1286_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   196.660 r  generator/outputPulse_reg_i_1281/CO[3]
                         net (fo=1, routed)           0.000   196.660    generator/outputPulse_reg_i_1281_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   196.774 r  generator/outputPulse_reg_i_1276/CO[3]
                         net (fo=1, routed)           0.000   196.774    generator/outputPulse_reg_i_1276_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   196.888 r  generator/outputPulse_reg_i_1271/CO[3]
                         net (fo=1, routed)           0.000   196.888    generator/outputPulse_reg_i_1271_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   197.002 r  generator/outputPulse_reg_i_1270/CO[3]
                         net (fo=1, routed)           0.000   197.002    generator/outputPulse_reg_i_1270_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   197.273 r  generator/outputPulse_reg_i_1268/CO[0]
                         net (fo=30, routed)          1.019   198.292    generator/outputPulse_reg_i_1268_n_3
    SLICE_X30Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   199.136 r  generator/outputPulse_reg_i_1259/CO[3]
                         net (fo=1, routed)           0.000   199.136    generator/outputPulse_reg_i_1259_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.253 r  generator/outputPulse_reg_i_1254/CO[3]
                         net (fo=1, routed)           0.000   199.253    generator/outputPulse_reg_i_1254_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.370 r  generator/outputPulse_reg_i_1249/CO[3]
                         net (fo=1, routed)           0.000   199.370    generator/outputPulse_reg_i_1249_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.487 r  generator/outputPulse_reg_i_1244/CO[3]
                         net (fo=1, routed)           0.000   199.487    generator/outputPulse_reg_i_1244_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.604 r  generator/outputPulse_reg_i_1239/CO[3]
                         net (fo=1, routed)           0.000   199.604    generator/outputPulse_reg_i_1239_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.721 r  generator/outputPulse_reg_i_1234/CO[3]
                         net (fo=1, routed)           0.000   199.721    generator/outputPulse_reg_i_1234_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   199.838 r  generator/outputPulse_reg_i_1233/CO[3]
                         net (fo=1, routed)           0.000   199.838    generator/outputPulse_reg_i_1233_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   200.092 r  generator/outputPulse_reg_i_1231/CO[0]
                         net (fo=30, routed)          1.190   201.283    generator/outputPulse_reg_i_1231_n_3
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838   202.121 r  generator/outputPulse_reg_i_1223/CO[3]
                         net (fo=1, routed)           0.000   202.121    generator/outputPulse_reg_i_1223_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   202.238 r  generator/outputPulse_reg_i_1218/CO[3]
                         net (fo=1, routed)           0.000   202.238    generator/outputPulse_reg_i_1218_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   202.355 r  generator/outputPulse_reg_i_1213/CO[3]
                         net (fo=1, routed)           0.000   202.355    generator/outputPulse_reg_i_1213_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   202.472 r  generator/outputPulse_reg_i_1208/CO[3]
                         net (fo=1, routed)           0.000   202.472    generator/outputPulse_reg_i_1208_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   202.589 r  generator/outputPulse_reg_i_1203/CO[3]
                         net (fo=1, routed)           0.000   202.589    generator/outputPulse_reg_i_1203_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   202.706 r  generator/outputPulse_reg_i_1198/CO[3]
                         net (fo=1, routed)           0.000   202.706    generator/outputPulse_reg_i_1198_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   202.823 r  generator/outputPulse_reg_i_1197/CO[3]
                         net (fo=1, routed)           0.000   202.823    generator/outputPulse_reg_i_1197_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   203.077 r  generator/outputPulse_reg_i_1195/CO[0]
                         net (fo=30, routed)          0.686   203.763    generator/outputPulse_reg_i_1195_n_3
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.367   204.130 r  generator/outputPulse_i_1230/O
                         net (fo=1, routed)           0.000   204.130    generator/outputPulse_i_1230_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   204.680 r  generator/outputPulse_reg_i_1187/CO[3]
                         net (fo=1, routed)           0.000   204.680    generator/outputPulse_reg_i_1187_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   204.794 r  generator/outputPulse_reg_i_1182/CO[3]
                         net (fo=1, routed)           0.000   204.794    generator/outputPulse_reg_i_1182_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   204.908 r  generator/outputPulse_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000   204.908    generator/outputPulse_reg_i_1177_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   205.022 r  generator/outputPulse_reg_i_1172/CO[3]
                         net (fo=1, routed)           0.000   205.022    generator/outputPulse_reg_i_1172_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   205.136 r  generator/outputPulse_reg_i_1167/CO[3]
                         net (fo=1, routed)           0.000   205.136    generator/outputPulse_reg_i_1167_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   205.250 r  generator/outputPulse_reg_i_1162/CO[3]
                         net (fo=1, routed)           0.000   205.250    generator/outputPulse_reg_i_1162_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   205.364 r  generator/outputPulse_reg_i_1161/CO[3]
                         net (fo=1, routed)           0.000   205.364    generator/outputPulse_reg_i_1161_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   205.635 r  generator/outputPulse_reg_i_1159/CO[0]
                         net (fo=30, routed)          0.858   206.492    generator/outputPulse_reg_i_1159_n_3
    SLICE_X28Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   207.321 r  generator/outputPulse_reg_i_1143/CO[3]
                         net (fo=1, routed)           0.000   207.321    generator/outputPulse_reg_i_1143_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   207.435 r  generator/outputPulse_reg_i_1138/CO[3]
                         net (fo=1, routed)           0.000   207.435    generator/outputPulse_reg_i_1138_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   207.549 r  generator/outputPulse_reg_i_1133/CO[3]
                         net (fo=1, routed)           0.000   207.549    generator/outputPulse_reg_i_1133_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   207.663 r  generator/outputPulse_reg_i_1128/CO[3]
                         net (fo=1, routed)           0.000   207.663    generator/outputPulse_reg_i_1128_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   207.777 r  generator/outputPulse_reg_i_1123/CO[3]
                         net (fo=1, routed)           0.000   207.777    generator/outputPulse_reg_i_1123_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   207.891 r  generator/outputPulse_reg_i_1118/CO[3]
                         net (fo=1, routed)           0.000   207.891    generator/outputPulse_reg_i_1118_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   208.005 r  generator/outputPulse_reg_i_1117/CO[3]
                         net (fo=1, routed)           0.000   208.005    generator/outputPulse_reg_i_1117_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   208.276 r  generator/outputPulse_reg_i_1115/CO[0]
                         net (fo=30, routed)          0.525   208.801    generator/outputPulse_reg_i_1115_n_3
    SLICE_X28Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   209.630 r  generator/outputPulse_reg_i_1106/CO[3]
                         net (fo=1, routed)           0.000   209.630    generator/outputPulse_reg_i_1106_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   209.744 r  generator/outputPulse_reg_i_1101/CO[3]
                         net (fo=1, routed)           0.000   209.744    generator/outputPulse_reg_i_1101_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   209.858 r  generator/outputPulse_reg_i_1096/CO[3]
                         net (fo=1, routed)           0.000   209.858    generator/outputPulse_reg_i_1096_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   209.972 r  generator/outputPulse_reg_i_1091/CO[3]
                         net (fo=1, routed)           0.000   209.972    generator/outputPulse_reg_i_1091_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   210.086 r  generator/outputPulse_reg_i_1086/CO[3]
                         net (fo=1, routed)           0.000   210.086    generator/outputPulse_reg_i_1086_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   210.200 r  generator/outputPulse_reg_i_1081/CO[3]
                         net (fo=1, routed)           0.000   210.200    generator/outputPulse_reg_i_1081_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   210.314 r  generator/outputPulse_reg_i_1080/CO[3]
                         net (fo=1, routed)           0.000   210.314    generator/outputPulse_reg_i_1080_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   210.585 r  generator/outputPulse_reg_i_1078/CO[0]
                         net (fo=30, routed)          0.829   211.414    generator/outputPulse_reg_i_1078_n_3
    SLICE_X29Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   212.243 r  generator/outputPulse_reg_i_1070/CO[3]
                         net (fo=1, routed)           0.000   212.243    generator/outputPulse_reg_i_1070_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   212.357 r  generator/outputPulse_reg_i_1065/CO[3]
                         net (fo=1, routed)           0.000   212.357    generator/outputPulse_reg_i_1065_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   212.471 r  generator/outputPulse_reg_i_1060/CO[3]
                         net (fo=1, routed)           0.000   212.471    generator/outputPulse_reg_i_1060_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   212.585 r  generator/outputPulse_reg_i_1055/CO[3]
                         net (fo=1, routed)           0.000   212.585    generator/outputPulse_reg_i_1055_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   212.699 r  generator/outputPulse_reg_i_1050/CO[3]
                         net (fo=1, routed)           0.000   212.699    generator/outputPulse_reg_i_1050_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   212.813 r  generator/outputPulse_reg_i_1045/CO[3]
                         net (fo=1, routed)           0.000   212.813    generator/outputPulse_reg_i_1045_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   212.927 r  generator/outputPulse_reg_i_1044/CO[3]
                         net (fo=1, routed)           0.000   212.927    generator/outputPulse_reg_i_1044_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   213.198 r  generator/outputPulse_reg_i_1042/CO[0]
                         net (fo=30, routed)          0.894   214.092    generator/outputPulse_reg_i_1042_n_3
    SLICE_X30Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   214.936 r  generator/outputPulse_reg_i_1034/CO[3]
                         net (fo=1, routed)           0.000   214.936    generator/outputPulse_reg_i_1034_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   215.053 r  generator/outputPulse_reg_i_1029/CO[3]
                         net (fo=1, routed)           0.000   215.053    generator/outputPulse_reg_i_1029_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   215.170 r  generator/outputPulse_reg_i_1024/CO[3]
                         net (fo=1, routed)           0.000   215.170    generator/outputPulse_reg_i_1024_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   215.287 r  generator/outputPulse_reg_i_1019/CO[3]
                         net (fo=1, routed)           0.000   215.287    generator/outputPulse_reg_i_1019_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   215.404 r  generator/outputPulse_reg_i_1014/CO[3]
                         net (fo=1, routed)           0.000   215.404    generator/outputPulse_reg_i_1014_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   215.521 r  generator/outputPulse_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000   215.521    generator/outputPulse_reg_i_1009_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   215.638 r  generator/outputPulse_reg_i_1008/CO[3]
                         net (fo=1, routed)           0.000   215.638    generator/outputPulse_reg_i_1008_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   215.892 r  generator/outputPulse_reg_i_1006/CO[0]
                         net (fo=30, routed)          1.040   216.932    generator/outputPulse_reg_i_1006_n_3
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823   217.755 r  generator/outputPulse_reg_i_990/CO[3]
                         net (fo=1, routed)           0.000   217.755    generator/outputPulse_reg_i_990_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   217.869 r  generator/outputPulse_reg_i_985/CO[3]
                         net (fo=1, routed)           0.000   217.869    generator/outputPulse_reg_i_985_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   217.983 r  generator/outputPulse_reg_i_980/CO[3]
                         net (fo=1, routed)           0.000   217.983    generator/outputPulse_reg_i_980_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   218.097 r  generator/outputPulse_reg_i_975/CO[3]
                         net (fo=1, routed)           0.000   218.097    generator/outputPulse_reg_i_975_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   218.211 r  generator/outputPulse_reg_i_970/CO[3]
                         net (fo=1, routed)           0.000   218.211    generator/outputPulse_reg_i_970_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   218.325 r  generator/outputPulse_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000   218.325    generator/outputPulse_reg_i_965_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   218.439 r  generator/outputPulse_reg_i_964/CO[3]
                         net (fo=1, routed)           0.000   218.439    generator/outputPulse_reg_i_964_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   218.710 r  generator/outputPulse_reg_i_962/CO[0]
                         net (fo=30, routed)          0.943   219.653    generator/outputPulse_reg_i_962_n_3
    SLICE_X31Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   220.482 r  generator/outputPulse_reg_i_953/CO[3]
                         net (fo=1, routed)           0.000   220.482    generator/outputPulse_reg_i_953_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   220.596 r  generator/outputPulse_reg_i_948/CO[3]
                         net (fo=1, routed)           0.000   220.596    generator/outputPulse_reg_i_948_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   220.710 r  generator/outputPulse_reg_i_943/CO[3]
                         net (fo=1, routed)           0.000   220.710    generator/outputPulse_reg_i_943_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   220.824 r  generator/outputPulse_reg_i_938/CO[3]
                         net (fo=1, routed)           0.000   220.824    generator/outputPulse_reg_i_938_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   220.938 r  generator/outputPulse_reg_i_933/CO[3]
                         net (fo=1, routed)           0.000   220.938    generator/outputPulse_reg_i_933_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   221.052 r  generator/outputPulse_reg_i_928/CO[3]
                         net (fo=1, routed)           0.000   221.052    generator/outputPulse_reg_i_928_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   221.166 r  generator/outputPulse_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000   221.166    generator/outputPulse_reg_i_927_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   221.437 r  generator/outputPulse_reg_i_925/CO[0]
                         net (fo=30, routed)          0.843   222.280    generator/outputPulse_reg_i_925_n_3
    SLICE_X32Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   223.109 r  generator/outputPulse_reg_i_917/CO[3]
                         net (fo=1, routed)           0.000   223.109    generator/outputPulse_reg_i_917_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   223.223 r  generator/outputPulse_reg_i_912/CO[3]
                         net (fo=1, routed)           0.000   223.223    generator/outputPulse_reg_i_912_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   223.337 r  generator/outputPulse_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000   223.337    generator/outputPulse_reg_i_907_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   223.451 r  generator/outputPulse_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000   223.451    generator/outputPulse_reg_i_902_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   223.565 r  generator/outputPulse_reg_i_897/CO[3]
                         net (fo=1, routed)           0.000   223.565    generator/outputPulse_reg_i_897_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   223.679 r  generator/outputPulse_reg_i_892/CO[3]
                         net (fo=1, routed)           0.000   223.679    generator/outputPulse_reg_i_892_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   223.793 r  generator/outputPulse_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000   223.793    generator/outputPulse_reg_i_891_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   224.064 r  generator/outputPulse_reg_i_889/CO[0]
                         net (fo=30, routed)          0.989   225.053    generator/outputPulse_reg_i_889_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   225.897 r  generator/outputPulse_reg_i_881/CO[3]
                         net (fo=1, routed)           0.000   225.897    generator/outputPulse_reg_i_881_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   226.014 r  generator/outputPulse_reg_i_876/CO[3]
                         net (fo=1, routed)           0.000   226.014    generator/outputPulse_reg_i_876_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   226.131 r  generator/outputPulse_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000   226.131    generator/outputPulse_reg_i_871_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   226.248 r  generator/outputPulse_reg_i_866/CO[3]
                         net (fo=1, routed)           0.000   226.248    generator/outputPulse_reg_i_866_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   226.365 r  generator/outputPulse_reg_i_861/CO[3]
                         net (fo=1, routed)           0.000   226.365    generator/outputPulse_reg_i_861_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   226.482 r  generator/outputPulse_reg_i_856/CO[3]
                         net (fo=1, routed)           0.000   226.482    generator/outputPulse_reg_i_856_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   226.599 r  generator/outputPulse_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000   226.599    generator/outputPulse_reg_i_855_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   226.853 r  generator/outputPulse_reg_i_853/CO[0]
                         net (fo=30, routed)          0.765   227.619    generator/outputPulse_reg_i_853_n_3
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.367   227.986 r  generator/outputPulse_i_888/O
                         net (fo=1, routed)           0.000   227.986    generator/outputPulse_i_888_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   228.536 r  generator/outputPulse_reg_i_837/CO[3]
                         net (fo=1, routed)           0.000   228.536    generator/outputPulse_reg_i_837_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   228.650 r  generator/outputPulse_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000   228.650    generator/outputPulse_reg_i_832_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   228.764 r  generator/outputPulse_reg_i_827/CO[3]
                         net (fo=1, routed)           0.000   228.764    generator/outputPulse_reg_i_827_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   228.878 r  generator/outputPulse_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000   228.878    generator/outputPulse_reg_i_822_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   228.992 r  generator/outputPulse_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000   228.992    generator/outputPulse_reg_i_817_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.106 r  generator/outputPulse_reg_i_812/CO[3]
                         net (fo=1, routed)           0.000   229.106    generator/outputPulse_reg_i_812_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   229.220 r  generator/outputPulse_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000   229.220    generator/outputPulse_reg_i_811_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   229.491 r  generator/outputPulse_reg_i_809/CO[0]
                         net (fo=30, routed)          0.855   230.345    generator/outputPulse_reg_i_809_n_3
    SLICE_X36Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   231.174 r  generator/outputPulse_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000   231.174    generator/outputPulse_reg_i_800_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   231.288 r  generator/outputPulse_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000   231.288    generator/outputPulse_reg_i_795_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   231.402 r  generator/outputPulse_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000   231.402    generator/outputPulse_reg_i_790_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   231.516 r  generator/outputPulse_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000   231.516    generator/outputPulse_reg_i_785_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   231.630 r  generator/outputPulse_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000   231.630    generator/outputPulse_reg_i_780_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   231.744 r  generator/outputPulse_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000   231.744    generator/outputPulse_reg_i_775_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   231.858 r  generator/outputPulse_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000   231.858    generator/outputPulse_reg_i_774_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   232.129 r  generator/outputPulse_reg_i_772/CO[0]
                         net (fo=30, routed)          0.845   232.974    generator/outputPulse_reg_i_772_n_3
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829   233.803 r  generator/outputPulse_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000   233.803    generator/outputPulse_reg_i_764_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   233.917 r  generator/outputPulse_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000   233.917    generator/outputPulse_reg_i_759_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.031 r  generator/outputPulse_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000   234.031    generator/outputPulse_reg_i_754_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.145 r  generator/outputPulse_reg_i_749/CO[3]
                         net (fo=1, routed)           0.000   234.145    generator/outputPulse_reg_i_749_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.259 r  generator/outputPulse_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000   234.259    generator/outputPulse_reg_i_744_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.373 r  generator/outputPulse_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000   234.373    generator/outputPulse_reg_i_739_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.487 r  generator/outputPulse_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000   234.487    generator/outputPulse_reg_i_738_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   234.758 r  generator/outputPulse_reg_i_736/CO[0]
                         net (fo=30, routed)          0.994   235.752    generator/outputPulse_reg_i_736_n_3
    SLICE_X38Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   236.596 r  generator/outputPulse_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000   236.596    generator/outputPulse_reg_i_728_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   236.713 r  generator/outputPulse_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000   236.713    generator/outputPulse_reg_i_723_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   236.830 r  generator/outputPulse_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000   236.830    generator/outputPulse_reg_i_718_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   236.947 r  generator/outputPulse_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000   236.947    generator/outputPulse_reg_i_713_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   237.064 r  generator/outputPulse_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000   237.064    generator/outputPulse_reg_i_708_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   237.181 r  generator/outputPulse_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000   237.181    generator/outputPulse_reg_i_703_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   237.298 r  generator/outputPulse_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000   237.298    generator/outputPulse_reg_i_702_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   237.552 r  generator/outputPulse_reg_i_700/CO[0]
                         net (fo=30, routed)          0.857   238.409    generator/outputPulse_reg_i_700_n_3
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823   239.232 r  generator/outputPulse_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000   239.232    generator/outputPulse_reg_i_684_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   239.346 r  generator/outputPulse_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000   239.346    generator/outputPulse_reg_i_679_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   239.460 r  generator/outputPulse_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000   239.460    generator/outputPulse_reg_i_674_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   239.574 r  generator/outputPulse_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000   239.574    generator/outputPulse_reg_i_669_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   239.688 r  generator/outputPulse_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000   239.688    generator/outputPulse_reg_i_664_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   239.802 r  generator/outputPulse_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000   239.802    generator/outputPulse_reg_i_659_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   239.916 r  generator/outputPulse_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000   239.916    generator/outputPulse_reg_i_658_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   240.187 r  generator/outputPulse_reg_i_656/CO[0]
                         net (fo=30, routed)          0.765   240.952    generator/outputPulse_reg_i_656_n_3
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.373   241.325 r  generator/outputPulse_i_691/O
                         net (fo=1, routed)           0.000   241.325    generator/outputPulse_i_691_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   241.858 r  generator/outputPulse_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000   241.858    generator/outputPulse_reg_i_646_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   241.975 r  generator/outputPulse_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000   241.975    generator/outputPulse_reg_i_641_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   242.092 r  generator/outputPulse_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000   242.092    generator/outputPulse_reg_i_636_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   242.209 r  generator/outputPulse_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000   242.209    generator/outputPulse_reg_i_631_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   242.326 r  generator/outputPulse_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000   242.326    generator/outputPulse_reg_i_626_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   242.443 r  generator/outputPulse_reg_i_621/CO[3]
                         net (fo=1, routed)           0.000   242.443    generator/outputPulse_reg_i_621_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   242.560 r  generator/outputPulse_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000   242.560    generator/outputPulse_reg_i_620_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   242.814 r  generator/outputPulse_reg_i_618/CO[0]
                         net (fo=30, routed)          0.947   243.760    generator/outputPulse_reg_i_618_n_3
    SLICE_X43Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823   244.583 r  generator/outputPulse_reg_i_604/CO[3]
                         net (fo=1, routed)           0.000   244.583    generator/outputPulse_reg_i_604_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   244.697 r  generator/outputPulse_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000   244.697    generator/outputPulse_reg_i_599_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   244.811 r  generator/outputPulse_reg_i_582/CO[3]
                         net (fo=1, routed)           0.000   244.811    generator/outputPulse_reg_i_582_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   244.925 r  generator/outputPulse_reg_i_577/CO[3]
                         net (fo=1, routed)           0.000   244.925    generator/outputPulse_reg_i_577_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.039 r  generator/outputPulse_reg_i_572/CO[3]
                         net (fo=1, routed)           0.000   245.039    generator/outputPulse_reg_i_572_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.153 r  generator/outputPulse_reg_i_567/CO[3]
                         net (fo=1, routed)           0.000   245.153    generator/outputPulse_reg_i_567_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   245.267 r  generator/outputPulse_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000   245.267    generator/outputPulse_reg_i_566_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   245.538 r  generator/outputPulse_reg_i_564/CO[0]
                         net (fo=30, routed)          0.932   246.470    generator/outputPulse_reg_i_564_n_3
    SLICE_X34Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   247.314 r  generator/outputPulse_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000   247.314    generator/outputPulse_reg_i_540_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   247.431 r  generator/outputPulse_reg_i_485/CO[3]
                         net (fo=1, routed)           0.000   247.431    generator/outputPulse_reg_i_485_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   247.548 r  generator/outputPulse_reg_i_480/CO[3]
                         net (fo=1, routed)           0.000   247.548    generator/outputPulse_reg_i_480_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   247.665 r  generator/outputPulse_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000   247.665    generator/outputPulse_reg_i_428_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   247.782 r  generator/outputPulse_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000   247.782    generator/outputPulse_reg_i_423_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   247.899 r  generator/outputPulse_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000   247.899    generator/outputPulse_reg_i_418_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   248.016 r  generator/outputPulse_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000   248.016    generator/outputPulse_reg_i_417_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   248.270 r  generator/outputPulse_reg_i_415/CO[0]
                         net (fo=30, routed)          0.709   248.979    generator/outputPulse_reg_i_415_n_3
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.367   249.346 r  generator/outputPulse_i_545/O
                         net (fo=1, routed)           0.000   249.346    generator/outputPulse_i_545_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   249.747 r  generator/outputPulse_reg_i_307/CO[3]
                         net (fo=1, routed)           0.000   249.747    generator/outputPulse_reg_i_307_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.861 r  generator/outputPulse_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000   249.861    generator/outputPulse_reg_i_306_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.975 r  generator/outputPulse_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000   249.975    generator/outputPulse_reg_i_236_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   250.089 r  generator/outputPulse_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000   250.089    generator/outputPulse_reg_i_231_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   250.203 r  generator/outputPulse_reg_i_187/CO[3]
                         net (fo=1, routed)           0.000   250.203    generator/outputPulse_reg_i_187_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   250.317 r  generator/outputPulse_reg_i_182/CO[3]
                         net (fo=1, routed)           0.000   250.317    generator/outputPulse_reg_i_182_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   250.431 r  generator/outputPulse_reg_i_181/CO[3]
                         net (fo=1, routed)           0.001   250.431    generator/outputPulse_reg_i_181_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   250.702 r  generator/outputPulse_reg_i_179/CO[0]
                         net (fo=30, routed)          0.822   251.524    generator/outputPulse_reg_i_179_n_3
    SLICE_X38Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844   252.368 r  generator/outputPulse_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000   252.368    generator/outputPulse_reg_i_106_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   252.485 r  generator/outputPulse_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000   252.485    generator/outputPulse_reg_i_105_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   252.602 r  generator/outputPulse_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000   252.602    generator/outputPulse_reg_i_120_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   252.719 r  generator/outputPulse_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000   252.719    generator/outputPulse_reg_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   252.836 r  generator/outputPulse_reg_i_74/CO[3]
                         net (fo=1, routed)           0.001   252.837    generator/outputPulse_reg_i_74_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   252.954 r  generator/outputPulse_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000   252.954    generator/outputPulse_reg_i_57_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   253.071 r  generator/outputPulse_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   253.071    generator/outputPulse_reg_i_56_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   253.325 r  generator/outputPulse_reg_i_54/CO[0]
                         net (fo=30, routed)          1.148   254.473    generator/outputPulse_reg_i_54_n_3
    SLICE_X39Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823   255.296 r  generator/outputPulse_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000   255.296    generator/outputPulse_reg_i_38_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   255.630 f  generator/outputPulse_reg_i_31/O[1]
                         net (fo=5, routed)           0.614   256.244    generator/outputPulse_reg_i_31_n_6
    SLICE_X41Y41         LUT4 (Prop_lut4_I3_O)        0.303   256.547 r  generator/outputPulse_i_345/O
                         net (fo=1, routed)           0.403   256.950    generator/outputPulse_i_345_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124   257.074 r  generator/outputPulse_i_126/O
                         net (fo=4, routed)           0.679   257.753    generator/outputPulse_i_126_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.124   257.877 r  generator/outputPulse_i_35/O
                         net (fo=3, routed)           0.605   258.483    generator/outputPulse_i_35_n_0
    SLICE_X45Y39         LUT5 (Prop_lut5_I2_O)        0.124   258.607 r  generator/outputPulse_i_39/O
                         net (fo=1, routed)           0.553   259.160    generator/outputPulse_i_39_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124   259.284 f  generator/outputPulse_i_9/O
                         net (fo=1, routed)           0.954   260.238    generator/outputPulse_i_9_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124   260.362 r  generator/outputPulse_i_2_comp/O
                         net (fo=1, routed)           0.444   260.806    generator/outputPulse_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124   260.930 r  generator/outputPulse_i_1_comp/O
                         net (fo=1, routed)           0.000   260.930    generator/outputPulse_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  generator/outputPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.442    14.783    generator/CLK_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  generator/outputPulse_reg/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.029    15.037    generator/outputPulse_reg
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                        -260.930    
  -------------------------------------------------------------------
                         slack                               -245.893    

Slack (VIOLATED) :        -19.153ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.104ns  (logic 10.043ns (34.508%)  route 19.061ns (65.492%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.805    33.887    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X45Y1          LUT4 (Prop_lut4_I1_O)        0.310    34.197 r  generator/ticksOffset[15]_i_1/O
                         net (fo=1, routed)           0.000    34.197    generator/ticksOffset[15]_i_1_n_0
    SLICE_X45Y1          FDRE                                         r  generator/ticksOffset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.449    14.790    generator/CLK_IBUF_BUFG
    SLICE_X45Y1          FDRE                                         r  generator/ticksOffset_reg[15]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)        0.029    15.044    generator/ticksOffset_reg[15]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -34.197    
  -------------------------------------------------------------------
                         slack                                -19.153    

Slack (VIOLATED) :        -18.857ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.812ns  (logic 10.043ns (34.857%)  route 18.769ns (65.143%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.514    33.595    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X53Y0          LUT4 (Prop_lut4_I1_O)        0.310    33.905 r  generator/ticksOffset[0]_i_1/O
                         net (fo=1, routed)           0.000    33.905    generator/ticksOffset[0]_i_1_n_0
    SLICE_X53Y0          FDRE                                         r  generator/ticksOffset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.453    14.794    generator/CLK_IBUF_BUFG
    SLICE_X53Y0          FDRE                                         r  generator/ticksOffset_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y0          FDRE (Setup_fdre_C_D)        0.029    15.048    generator/ticksOffset_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -33.905    
  -------------------------------------------------------------------
                         slack                                -18.857    

Slack (VIOLATED) :        -18.844ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.797ns  (logic 10.043ns (34.876%)  route 18.754ns (65.124%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.498    33.580    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X45Y1          LUT4 (Prop_lut4_I1_O)        0.310    33.890 r  generator/ticksOffset[3]_i_1/O
                         net (fo=1, routed)           0.000    33.890    generator/ticksOffset[3]_i_1_n_0
    SLICE_X45Y1          FDRE                                         r  generator/ticksOffset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.449    14.790    generator/CLK_IBUF_BUFG
    SLICE_X45Y1          FDRE                                         r  generator/ticksOffset_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)        0.031    15.046    generator/ticksOffset_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -33.890    
  -------------------------------------------------------------------
                         slack                                -18.844    

Slack (VIOLATED) :        -18.822ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.702ns  (logic 10.043ns (34.990%)  route 18.659ns (65.010%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.404    33.486    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.310    33.796 r  generator/ticksOffset[18]_i_1/O
                         net (fo=1, routed)           0.000    33.796    generator/ticksOffset[18]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  generator/ticksOffset_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.449    14.790    generator/CLK_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  generator/ticksOffset_reg[18]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)        0.031    14.974    generator/ticksOffset_reg[18]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -33.796    
  -------------------------------------------------------------------
                         slack                                -18.822    

Slack (VIOLATED) :        -18.817ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.756ns  (logic 10.043ns (34.925%)  route 18.713ns (65.075%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.457    33.539    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X48Y24         LUT4 (Prop_lut4_I1_O)        0.310    33.849 r  generator/ticksOffset[58]_i_1/O
                         net (fo=1, routed)           0.000    33.849    generator/ticksOffset[58]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  generator/ticksOffset_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.434    14.775    generator/CLK_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  generator/ticksOffset_reg[58]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y24         FDRE (Setup_fdre_C_D)        0.032    15.032    generator/ticksOffset_reg[58]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -33.849    
  -------------------------------------------------------------------
                         slack                                -18.817    

Slack (VIOLATED) :        -18.803ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.683ns  (logic 10.043ns (35.013%)  route 18.640ns (64.987%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.385    33.467    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.310    33.777 r  generator/ticksOffset[10]_i_1/O
                         net (fo=1, routed)           0.000    33.777    generator/ticksOffset[10]_i_1_n_0
    SLICE_X15Y7          FDRE                                         r  generator/ticksOffset_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.449    14.790    generator/CLK_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  generator/ticksOffset_reg[10]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X15Y7          FDRE (Setup_fdre_C_D)        0.031    14.974    generator/ticksOffset_reg[10]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -33.777    
  -------------------------------------------------------------------
                         slack                                -18.803    

Slack (VIOLATED) :        -18.659ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.539ns  (logic 10.043ns (35.190%)  route 18.496ns (64.810%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.241    33.323    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X15Y9          LUT4 (Prop_lut4_I1_O)        0.310    33.633 r  generator/ticksOffset[22]_i_1/O
                         net (fo=1, routed)           0.000    33.633    generator/ticksOffset[22]_i_1_n_0
    SLICE_X15Y9          FDRE                                         r  generator/ticksOffset_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.448    14.789    generator/CLK_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  generator/ticksOffset_reg[22]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X15Y9          FDRE (Setup_fdre_C_D)        0.032    14.974    generator/ticksOffset_reg[22]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -33.633    
  -------------------------------------------------------------------
                         slack                                -18.659    

Slack (VIOLATED) :        -18.655ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.534ns  (logic 10.043ns (35.196%)  route 18.491ns (64.804%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.236    33.318    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X15Y9          LUT4 (Prop_lut4_I1_O)        0.310    33.628 r  generator/ticksOffset[19]_i_1/O
                         net (fo=1, routed)           0.000    33.628    generator/ticksOffset[19]_i_1_n_0
    SLICE_X15Y9          FDRE                                         r  generator/ticksOffset_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.448    14.789    generator/CLK_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  generator/ticksOffset_reg[19]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X15Y9          FDRE (Setup_fdre_C_D)        0.031    14.973    generator/ticksOffset_reg[19]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -33.628    
  -------------------------------------------------------------------
                         slack                                -18.655    

Slack (VIOLATED) :        -18.654ns  (required time - arrival time)
  Source:                 generator/lastStart_reg_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/ticksOffset_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.534ns  (logic 10.043ns (35.196%)  route 18.491ns (64.804%))
  Logic Levels:           41  (CARRY4=28 LUT3=4 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.572     5.093    generator/CLK_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  generator/lastStart_reg_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  generator/lastStart_reg_rep__0_replica/Q
                         net (fo=12, routed)          0.712     6.261    generator/lastStart_reg_rep__0_n_0_repN
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  generator/lastSeconds[3]_i_388/O
                         net (fo=32, routed)          1.277     7.663    generator/ticks[11]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  generator/lastSeconds[3]_i_829/O
                         net (fo=1, routed)           0.000     7.787    generator/lastSeconds[3]_i_829_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.319 r  generator/lastSeconds_reg[3]_i_779/CO[3]
                         net (fo=1, routed)           0.000     8.319    generator/lastSeconds_reg[3]_i_779_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  generator/lastSeconds_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000     8.433    generator/lastSeconds_reg[3]_i_719_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  generator/lastSeconds_reg[3]_i_631/CO[3]
                         net (fo=1, routed)           0.000     8.547    generator/lastSeconds_reg[3]_i_631_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  generator/lastSeconds_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000     8.661    generator/lastSeconds_reg[3]_i_548_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  generator/lastSeconds_reg[3]_i_468/CO[3]
                         net (fo=1, routed)           0.000     8.775    generator/lastSeconds_reg[3]_i_468_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.088 r  generator/lastSeconds_reg[3]_i_387/O[3]
                         net (fo=3, routed)           1.286    10.374    generator/lastSeconds_reg[3]_i_387_n_4
    SLICE_X51Y16         LUT5 (Prop_lut5_I2_O)        0.306    10.680 r  generator/lastSeconds[3]_i_284/O
                         net (fo=1, routed)           0.718    11.398    generator/lastSeconds[3]_i_284_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.948 r  generator/lastSeconds_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.948    generator/lastSeconds_reg[3]_i_197_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.065 r  generator/lastSeconds_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.065    generator/lastSeconds_reg[3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.182 r  generator/lastSeconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    12.182    generator/lastSeconds_reg[3]_i_71_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.497 r  generator/lastSeconds_reg[3]_i_35/O[3]
                         net (fo=3, routed)           0.947    13.444    generator/lastSeconds_reg[3]_i_35_n_4
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.307    13.751 r  generator/lastSeconds[3]_i_16/O
                         net (fo=1, routed)           0.749    14.500    generator/lastSeconds[3]_i_16_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  generator/lastSeconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.898    generator/lastSeconds_reg[3]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  generator/lastSeconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.012    generator/lastSeconds_reg[3]_i_2_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  generator/lastSeconds_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.126    generator/lastSeconds_reg[7]_i_2_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 f  generator/lastSeconds_reg[11]_i_2/O[1]
                         net (fo=30, routed)          0.945    16.405    generator/lastSeconds_reg[11]_i_2_n_6
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.303    16.708 r  generator/lastSeconds[31]_i_540/O
                         net (fo=2, routed)           1.141    17.849    generator/lastSeconds[31]_i_540_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.375 r  generator/lastSeconds_reg[31]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.375    generator/lastSeconds_reg[31]_i_576_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  generator/lastSeconds_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.489    generator/lastSeconds_reg[31]_i_526_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  generator/lastSeconds_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    18.603    generator/lastSeconds_reg[31]_i_476_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  generator/lastSeconds_reg[31]_i_409/CO[3]
                         net (fo=1, routed)           0.000    18.717    generator/lastSeconds_reg[31]_i_409_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.030 r  generator/lastSeconds_reg[31]_i_355/O[3]
                         net (fo=3, routed)           0.803    19.833    generator/lastSeconds_reg[31]_i_355_n_4
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.306    20.139 r  generator/lastSeconds[31]_i_405/O
                         net (fo=2, routed)           0.677    20.815    generator/lastSeconds[31]_i_405_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.939 r  generator/lastSeconds[31]_i_343/O
                         net (fo=2, routed)           0.969    21.908    generator/lastSeconds[31]_i_343_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.032 r  generator/lastSeconds[31]_i_347/O
                         net (fo=1, routed)           0.000    22.032    generator/lastSeconds[31]_i_347_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  generator/lastSeconds_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    22.433    generator/lastSeconds_reg[31]_i_277_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  generator/lastSeconds_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    22.547    generator/lastSeconds_reg[31]_i_167_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.661 r  generator/lastSeconds_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    22.661    generator/lastSeconds_reg[31]_i_110_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.995 r  generator/lastSeconds_reg[31]_i_36/O[1]
                         net (fo=3, routed)           0.732    23.727    generator/lastSeconds_reg[31]_i_36_n_6
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.303    24.030 r  generator/lastSeconds[31]_i_103/O
                         net (fo=1, routed)           0.796    24.826    generator/lastSeconds[31]_i_103_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.230 r  generator/lastSeconds_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.230    generator/lastSeconds_reg[31]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.347 r  generator/lastSeconds_reg[31]_i_15/CO[3]
                         net (fo=31, routed)          1.221    26.568    generator/lastSeconds_reg[31]_i_15_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I2_O)        0.124    26.692 r  generator/lastSeconds[31]_i_3/O
                         net (fo=75, routed)          1.755    28.447    generator/lastSeconds[31]_i_3_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I1_O)        0.124    28.571 f  generator/lastSeconds[31]_i_220/O
                         net (fo=1, routed)           1.528    30.099    generator/lastSeconds[31]_i_220_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    30.223 r  generator/lastSeconds[31]_i_131/O
                         net (fo=1, routed)           0.000    30.223    generator/lastSeconds[31]_i_131_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.736 r  generator/lastSeconds_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.736    generator/lastSeconds_reg[31]_i_44_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.853 r  generator/lastSeconds_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.853    generator/lastSeconds_reg[31]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.082 r  generator/lastSeconds_reg[31]_i_6/CO[2]
                         net (fo=98, routed)          2.236    33.318    generator/lastSeconds_reg[31]_i_6_n_1
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.310    33.628 r  generator/ticksOffset[17]_i_1/O
                         net (fo=1, routed)           0.000    33.628    generator/ticksOffset[17]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  generator/ticksOffset_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.449    14.790    generator/CLK_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  generator/ticksOffset_reg[17]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)        0.031    14.974    generator/ticksOffset_reg[17]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -33.628    
  -------------------------------------------------------------------
                         slack                                -18.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hi/stepCountThisSecond_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/stepCountThisSecond_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.564     1.447    hi/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  hi/stepCountThisSecond_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hi/stepCountThisSecond_reg[27]/Q
                         net (fo=2, routed)           0.118     1.706    hi/stepCountThisSecond_reg[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  hi/stepCountThisSecond_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    hi/stepCountThisSecond_reg[24]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  hi/stepCountThisSecond_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    hi/stepCountThisSecond_reg[28]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.830     1.958    hi/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    hi/stepCountThisSecond_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 hi/stepCountThisSecond_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/stepCountThisSecond_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.564     1.447    hi/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  hi/stepCountThisSecond_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hi/stepCountThisSecond_reg[27]/Q
                         net (fo=2, routed)           0.118     1.706    hi/stepCountThisSecond_reg[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  hi/stepCountThisSecond_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    hi/stepCountThisSecond_reg[24]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  hi/stepCountThisSecond_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    hi/stepCountThisSecond_reg[28]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.830     1.958    hi/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    hi/stepCountThisSecond_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hi/totalActivityTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.448    hi/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  hi/totalActivityTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  hi/totalActivityTime_reg[2]/Q
                         net (fo=2, routed)           0.067     1.656    hi/hiActiv[2]
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.701 r  hi/disp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.701    p_2_in[2]
    SLICE_X14Y41         FDSE                                         r  disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X14Y41         FDSE                                         r  disp_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y41         FDSE (Hold_fdse_C_D)         0.120     1.581    disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hi/stepCountThisSecond_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/stepCountThisSecond_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.564     1.447    hi/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  hi/stepCountThisSecond_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hi/stepCountThisSecond_reg[27]/Q
                         net (fo=2, routed)           0.118     1.706    hi/stepCountThisSecond_reg[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  hi/stepCountThisSecond_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    hi/stepCountThisSecond_reg[24]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  hi/stepCountThisSecond_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.957    hi/stepCountThisSecond_reg[28]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.830     1.958    hi/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    hi/stepCountThisSecond_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hi/stepCountThisSecond_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hi/stepCountThisSecond_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.564     1.447    hi/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  hi/stepCountThisSecond_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hi/stepCountThisSecond_reg[27]/Q
                         net (fo=2, routed)           0.118     1.706    hi/stepCountThisSecond_reg[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  hi/stepCountThisSecond_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    hi/stepCountThisSecond_reg[24]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  hi/stepCountThisSecond_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    hi/stepCountThisSecond_reg[28]_i_1_n_4
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.830     1.958    hi/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  hi/stepCountThisSecond_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    hi/stepCountThisSecond_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hi/totalActivityTime_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.894%)  route 0.125ns (40.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.566     1.449    hi/CLK_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  hi/totalActivityTime_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hi/totalActivityTime_reg[9]/Q
                         net (fo=2, routed)           0.125     1.715    hi/hiActiv[9]
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  hi/disp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.760    p_2_in[9]
    SLICE_X14Y41         FDSE                                         r  disp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X14Y41         FDSE                                         r  disp_reg[9]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y41         FDSE (Hold_fdse_C_D)         0.121     1.585    disp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 over32/lastPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            over32/pulseCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.274%)  route 0.098ns (27.726%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.558     1.441    over32/CLK_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  over32/lastPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  over32/lastPulse_reg/Q
                         net (fo=2, routed)           0.098     1.680    over32/lastPulse
    SLICE_X50Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.725 r  over32/pulseCount[0]_i_3/O
                         net (fo=1, routed)           0.000     1.725    over32/pulseCount[0]_i_3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.795 r  over32/pulseCount_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.795    over32/pulseCount_reg[0]_i_2_n_7
    SLICE_X50Y30         FDRE                                         r  over32/pulseCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.827     1.954    over32/CLK_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  over32/pulseCount_reg[0]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.134     1.588    over32/pulseCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 generator/lastSeconds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/lastSeconds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.560     1.443    generator/CLK_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  generator/lastSeconds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  generator/lastSeconds_reg[6]/Q
                         net (fo=2, routed)           0.117     1.701    generator/lastSeconds_reg_n_0_[6]
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  generator/lastSeconds[6]_i_1/O
                         net (fo=1, routed)           0.000     1.746    generator/lastSeconds[6]_i_1_n_0
    SLICE_X33Y12         FDRE                                         r  generator/lastSeconds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.828     1.955    generator/CLK_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  generator/lastSeconds_reg[6]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.091     1.534    generator/lastSeconds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 hi/totalActivityTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.677%)  route 0.136ns (42.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.448    hi/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  hi/totalActivityTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  hi/totalActivityTime_reg[1]/Q
                         net (fo=2, routed)           0.136     1.726    hi/hiActiv[1]
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  hi/disp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    p_2_in[1]
    SLICE_X13Y42         FDSE                                         r  disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X13Y42         FDSE                                         r  disp_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X13Y42         FDSE (Hold_fdse_C_D)         0.092     1.556    disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 generator/lastSeconds_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/lastSeconds_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.459%)  route 0.122ns (39.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.554     1.437    generator/CLK_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  generator/lastSeconds_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  generator/lastSeconds_reg[17]/Q
                         net (fo=2, routed)           0.122     1.700    generator/lastSeconds_reg_n_0_[17]
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  generator/lastSeconds[17]_i_1/O
                         net (fo=1, routed)           0.000     1.745    generator/lastSeconds[17]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  generator/lastSeconds_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.821     1.948    generator/CLK_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  generator/lastSeconds_reg[17]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.092     1.529    generator/lastSeconds_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   hi/stepCountThisSecond_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   hi/stepCountThisSecond_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   hi/stepCountThisSecond_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   hi/stepCountThisSecond_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   hi/stepCountThisSecond_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   hi/stepCountThisSecond_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   hi/stepCountThisSecond_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   hi/stepCountThisSecond_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   hi/stepCountThisSecond_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   hi/stepCountThisSecond_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   hi/stepCountThisSecond_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   hi/stepCountThisSecond_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   hi/stepCountThisSecond_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   hi/stepCountThisSecond_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   hi/stepCountThisSecond_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   hi/stepCountThisSecond_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   hi/stepCountThisSecond_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   generator/ticks_reg[15]_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   over32/secondsCount_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   hi/stepCountThisSecond_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   hi/stepCountThisSecond_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   hi/stepCountThisSecond_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   hi/tickCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y3    generator/lastStart_reg_rep__1_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   generator/lastStart_reg_rep__1_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y0    generator/lastStart_reg_rep__1_replica_5/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y16   generator/lastStart_reg_rep__1_replica_6/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   generator/lastStart_reg_rep__0_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y5    generator/lastStart_reg_rep__0_replica_3/C



