0.6
2018.3
Dec  7 2018
00:33:28
D:/VivadoProject/vivado_6/vivado_6.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/vivado_6/vivado_6.srcs/sim_1/new/ALU_test2.v,1742345759,verilog,,,,ALU_tb,,,,,,,,
D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/ALU.v,1744166040,verilog,,D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/input_val.v,,ALU,,,,,,,,
D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/input_val.v,1743558267,verilog,,D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/op_val.v,,input_val,,,,,,,,
D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/op_val.v,1742362823,verilog,,D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/output_val.v,,op_val,,,,,,,,
D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/output_val.v,1742371533,verilog,,D:/VivadoProject/vivado_6/vivado_6.srcs/sim_1/new/ALU_test2.v,,output_val,,,,,,,,
