//pragma functionality_splitting {"functions" : [{"name" : "write_2" , "inputPorts" : ["write_2","wr_adr_2","wr_din_2"], "outputPorts" : [], "controlPorts" : ["write_2"]},{"name" : "read_0" , "inputPorts" : ["read_0","rd_adr_0"], "outputPorts" : ["rd_dout_0"] , "controlPorts" : ["read_0"]},{"name" : "read_1" , "inputPorts" : ["read_1","rd_adr_1"], "outputPorts" : ["rd_dout_1"], "controlPorts" : ["read_1"]}, { "name" : "rst" , "inputPorts" : ["rst"], "outputPorts" : [], "controlPorts" : ["rst"]}],"moduleName" : "zt_stl_atom_2r1w","parameters" : [{"name" : "NUMADDR","defaultValue" : "8"},{"name" : "BITADDR","defaultValue" : "3"},{"name" : "BITDATA","defaultValue" : "1"},{"name" : "SRAM_DELAY","defaultValue" : "2"},{"name" : "RSTINIT","defaultValue" : "0"},{"name" : "RSTSTRT","defaultValue" : "0"},{"name" : "RSTINCR","defaultValue" : "0"},{"name" : "FORMAL_FULL","defaultValue" : "0"}]}
