vsim work.router_fifo_ctrl_top_tb -vopt -t 1ns -voptargs="+acc"
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_num_ports
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_is_fifo
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_clock_freq
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_addr_width
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_data_width
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_mode
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_priority
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/g_ram_style
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/rst_n
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/clk
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/rx_cmd_out
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/rx_cmd_valid
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/rx_cmd_ready
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/rx_data_out
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/rx_data_valid
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/rx_data_ready
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/ram_enable_tx
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/ccsds_datain
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/w_update
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/asym_FIFO_full
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/ccsds_ready_ext
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/TX_IR_fifo_rupdata
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/DDR_din_r
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/DDR_din_f
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/DDR_sin_r
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/DDR_sin_f
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/SDR_Dout
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/SDR_Sout
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Din_p
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Din_n
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Sin_p
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Sin_n
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Dout_p
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Dout_n
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Sout_p
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/Sout_n
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/spw_error
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/router_connected

add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/clk_in
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/rst_in
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/fifo_full
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/fifo_empty
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/fifo_r_update
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/ccsds_ready_ext
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/fifo_ack
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/write_done
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/ram_data_in
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_data
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_Con
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_OR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_IR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_data
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_Con
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_OR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_IR
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_out
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_valid
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_ready
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/rx_data_out
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/rx_data_valid
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/rx_data_ready
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Connected
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_ESC_ESC
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_ESC_EOP
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_ESC_EEP
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/spw_Parity_error
add wave -position end  sim:/router_fifo_ctrl_top_tb/DUT/gen_fifo_controller(2)/gen_ctrl/router_fifo_ctrl_inst/ccsds_datanewValid