
GLCD12864.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800200  00800200  00002333  2**0
                  ALLOC, LOAD, DATA
  1 .text         0000015e  00000000  00000000  00000134  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000002f  00000000  00000000  00002333  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 000000c4  00000000  00000000  00002362  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000250  00000000  00000000  00002426  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000053a6  00000000  00000000  00002676  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000169e  00000000  00000000  00007a1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a5a  00000000  00000000  000090ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000093c  00000000  00000000  0000ab14  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004de  00000000  00000000  0000b450  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002b91  00000000  00000000  0000b92e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000258  00000000  00000000  0000e4bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00001fae  00001fae  000020e2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000e718  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .progmemx.data 0000000d  00000d5e  00000d5e  00000e92  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 15 .text.main    0000009c  000017f8  000017f8  0000192c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .data.GLCD1   0000001f  00800ce0  0000219c  000022d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 17 .progmemx.data.img2 00000400  0000015e  0000015e  00000292  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 18 .progmemx.data.img1 00000400  0000055e  0000055e  00000692  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 19 .progmemx.data.img 00000400  0000095e  0000095e  00000a92  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 20 .text.GLCD_WriteCommand 00000098  00001894  00001894  000019c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.GLCD_WriteData 00000098  0000192c  0000192c  00001a60  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.GLCD_Toggle_CS 00000022  00001eda  00001eda  0000200e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.GLCD_Init 000001e6  00001122  00001122  00001256  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.GLCD_Clear 00000066  00001aae  00001aae  00001be2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.GLCD_WriteString 000003b6  00000d6c  00000d6c  00000ea0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.GLCD_DrawBitmap 00000100  00001308  00001308  0000143c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .data.font    000001e0  00800a00  00001fbc  000020f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 28 .text.__vector_29 00000032  00001ea8  00001ea8  00001fdc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.DIO_PinWrite 000000aa  000016ac  000016ac  000017e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.DIO_PinDirSetup 000000f2  00001408  00001408  0000153c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.DIO_PinToggle 00000062  00001b14  00001b14  00001c48  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .data.PORT_REG 00000016  00800cff  000021bb  000022ef  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 33 .data.DDR_REG 00000016  00800d15  000021d1  00002305  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 34 .text.__vector_24 000000e4  000014fa  000014fa  0000162e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .bss.SPI_OperationMode 00000001  00800d53  00800d53  00002333  2**0
                  ALLOC
 36 .bss.TX_DataIsAvailable 00000001  00800d54  00800d54  00002333  2**0
                  ALLOC
 37 .bss.RX_DataIsReady 00000001  00800d55  00800d55  00002333  2**0
                  ALLOC
 38 .bss.SPI_TX_BufferTail 00000001  00800d56  00800d56  00002333  2**0
                  ALLOC
 39 .bss.SPI_RX_BufferTail 00000001  00800d57  00800d57  00002333  2**0
                  ALLOC
 40 .bss.SPI_RX_BufferHead 00000001  00800d58  00800d58  00002333  2**0
                  ALLOC
 41 .bss.SPI_RX_Buffer 00000100  00800be0  00800be0  00002333  2**0
                  ALLOC
 42 .text.USART_RX_InterruptHandler 000000a2  00001756  00001756  0000188a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.USART_UDRE_InterruptHandler 00000070  00001a3e  00001a3e  00001b72  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.__vector_25 00000052  00001bd4  00001bd4  00001d08  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.__vector_36 00000052  00001c26  00001c26  00001d5a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.__vector_51 00000052  00001c78  00001c78  00001dac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.__vector_54 00000052  00001cca  00001cca  00001dfe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.__vector_27 00000014  00001f34  00001f34  00002068  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.__vector_26 00000052  00001d1c  00001d1c  00001e50  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.__vector_37 00000052  00001d6e  00001d6e  00001ea2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.__vector_52 00000052  00001dc0  00001dc0  00001ef4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.__vector_55 00000052  00001e12  00001e12  00001f46  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .bss.TX_BufferTail 00000004  00800d43  00800d43  00002333  2**0
                  ALLOC
 54 .bss.TX_BufferHead 00000004  00800d47  00800d47  00002333  2**0
                  ALLOC
 55 .bss.TX_Buffer 00000400  00800200  00800200  00002333  2**0
                  ALLOC
 56 .bss.RX_BufferTail 00000004  00800d4b  00800d4b  00002333  2**0
                  ALLOC
 57 .bss.RX_BufferHead 00000004  00800d4f  00800d4f  00002333  2**0
                  ALLOC
 58 .bss.RX_Buffer 00000400  00800600  00800600  00002333  2**0
                  ALLOC
 59 .data.UDR_REG 00000008  00800d2b  000021e7  0000231b  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 60 .data.UCSRB_REG 00000008  00800d33  000021ef  00002323  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 61 .data.UCSRA_REG 00000008  00800d3b  000021f7  0000232b  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 62 .text         0000000e  00001f48  00001f48  0000207c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text         000000ce  000015de  000015de  00001712  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text         0000000e  00001f56  00001f56  0000208a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text         0000005e  00001b76  00001b76  00001caa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text         0000007a  000019c4  000019c4  00001af8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text         0000000c  00001f9c  00001f9c  000020d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text         00000006  00001fa8  00001fa8  000020dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text         0000000e  00001f64  00001f64  00002098  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text         0000000e  00001f72  00001f72  000020a6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text         00000022  00001efc  00001efc  00002030  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text         00000044  00001e64  00001e64  00001f98  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text         0000000e  00001f80  00001f80  000020b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.libgcc  0000000e  00001f8e  00001f8e  000020c2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.__dummy_fini 00000002  00001fb6  00001fb6  000020ea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.__dummy_funcs_on_exit 00000002  00001fb8  00001fb8  000020ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.__dummy_simulator_exit 00000002  00001fba  00001fba  000020ee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.exit    00000016  00001f1e  00001f1e  00002052  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text._Exit   00000004  00001fb2  00001fb2  000020e6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 81 00 	jmp	0x102	; 0x102 <__ctors_end>
   4:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
   8:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
   c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  10:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  14:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  18:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  1c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  20:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  24:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  28:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  2c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  30:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  34:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  38:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  3c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  40:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  44:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  48:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  4c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  50:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  54:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  58:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  5c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  60:	0c 94 7d 0a 	jmp	0x14fa	; 0x14fa <__vector_24>
  64:	0c 94 ea 0d 	jmp	0x1bd4	; 0x1bd4 <__vector_25>
  68:	0c 94 8e 0e 	jmp	0x1d1c	; 0x1d1c <__vector_26>
  6c:	0c 94 9a 0f 	jmp	0x1f34	; 0x1f34 <__vector_27>
  70:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  74:	0c 94 54 0f 	jmp	0x1ea8	; 0x1ea8 <__vector_29>
  78:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  7c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  80:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  84:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  88:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  8c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  90:	0c 94 13 0e 	jmp	0x1c26	; 0x1c26 <__vector_36>
  94:	0c 94 b7 0e 	jmp	0x1d6e	; 0x1d6e <__vector_37>
  98:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  9c:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  a0:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  a4:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  a8:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  ac:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  b0:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  b4:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  b8:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  bc:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  c0:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  c4:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  c8:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  cc:	0c 94 3c 0e 	jmp	0x1c78	; 0x1c78 <__vector_51>
  d0:	0c 94 e0 0e 	jmp	0x1dc0	; 0x1dc0 <__vector_52>
  d4:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>
  d8:	0c 94 65 0e 	jmp	0x1cca	; 0x1cca <__vector_54>
  dc:	0c 94 09 0f 	jmp	0x1e12	; 0x1e12 <__vector_55>
  e0:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__bad_interrupt>

000000e4 <.dinit>:
  e4:	02 00       	.word	0x0002	; ????
  e6:	0a 00       	.word	0x000a	; ????
  e8:	80 0a       	sbc	r8, r16
  ea:	00 0b       	sbc	r16, r16
  ec:	e0 00       	.word	0x00e0	; ????
  ee:	1f bc       	out	0x2f, r1	; 47
  f0:	0b e0       	ldi	r16, 0x0B	; 11
  f2:	0c e0       	ldi	r16, 0x0C	; 12
  f4:	80 0c       	add	r8, r0
  f6:	e0 0d       	add	r30, r0
  f8:	43 00       	.word	0x0043	; ????
  fa:	21 9c       	mul	r2, r1
  fc:	0d 43       	sbci	r16, 0x3D	; 61
  fe:	0d 59       	subi	r16, 0x9D	; 157
 100:	80 00       	.word	0x0080	; ????

00000102 <__ctors_end>:
 102:	11 24       	eor	r1, r1
 104:	1f be       	out	0x3f, r1	; 63
 106:	cf ef       	ldi	r28, 0xFF	; 255
 108:	d1 e2       	ldi	r29, 0x21	; 33
 10a:	de bf       	out	0x3e, r29	; 62
 10c:	cd bf       	out	0x3d, r28	; 61
 10e:	00 e0       	ldi	r16, 0x00	; 0
 110:	0c bf       	out	0x3c, r16	; 60

00000112 <__do_copy_data>:
 112:	e4 ee       	ldi	r30, 0xE4	; 228
 114:	f0 e0       	ldi	r31, 0x00	; 0
 116:	41 e0       	ldi	r20, 0x01	; 1
 118:	19 c0       	rjmp	.+50     	; 0x14c <__do_clear_bss+0x8>
 11a:	b7 91       	elpm	r27, Z+
 11c:	a7 91       	elpm	r26, Z+
 11e:	37 91       	elpm	r19, Z+
 120:	27 91       	elpm	r18, Z+
 122:	07 91       	elpm	r16, Z+
 124:	07 fd       	sbrc	r16, 7
 126:	0e c0       	rjmp	.+28     	; 0x144 <__do_clear_bss>
 128:	97 91       	elpm	r25, Z+
 12a:	87 91       	elpm	r24, Z+
 12c:	ef 01       	movw	r28, r30
 12e:	f9 2f       	mov	r31, r25
 130:	e8 2f       	mov	r30, r24
 132:	0b bf       	out	0x3b, r16	; 59
 134:	07 90       	elpm	r0, Z+
 136:	0d 92       	st	X+, r0
 138:	a2 17       	cp	r26, r18
 13a:	b3 07       	cpc	r27, r19
 13c:	d9 f7       	brne	.-10     	; 0x134 <__do_copy_data+0x22>
 13e:	fe 01       	movw	r30, r28
 140:	1b be       	out	0x3b, r1	; 59
 142:	04 c0       	rjmp	.+8      	; 0x14c <__do_clear_bss+0x8>

00000144 <__do_clear_bss>:
 144:	1d 92       	st	X+, r1
 146:	a2 17       	cp	r26, r18
 148:	b3 07       	cpc	r27, r19
 14a:	e1 f7       	brne	.-8      	; 0x144 <__do_clear_bss>
 14c:	e1 30       	cpi	r30, 0x01	; 1
 14e:	f4 07       	cpc	r31, r20
 150:	21 f7       	brne	.-56     	; 0x11a <__do_copy_data+0x8>
 152:	0e 94 fc 0b 	call	0x17f8	; 0x17f8 <main>
 156:	0c 94 8f 0f 	jmp	0x1f1e	; 0x1f1e <exit>

0000015a <_exit>:
 15a:	f8 94       	cli

0000015c <__stop_program>:
 15c:	ff cf       	rjmp	.-2      	; 0x15c <__stop_program>

Disassembly of section .text:

00001fae <__bad_interrupt>:
    1fae:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.main:

000017f8 <main>:
	0x00
};

int main(void)
{
	GLCD_Init(&GLCD1);
    17f8:	80 ee       	ldi	r24, 0xE0	; 224
    17fa:	9c e0       	ldi	r25, 0x0C	; 12
    17fc:	0e 94 91 08 	call	0x1122	; 0x1122 <GLCD_Init>
	GLCD_Clear(&GLCD1);
    1800:	80 ee       	ldi	r24, 0xE0	; 224
    1802:	9c e0       	ldi	r25, 0x0C	; 12
    1804:	0e 94 57 0d 	call	0x1aae	; 0x1aae <GLCD_Clear>
	
	/* Display a string on the display */
	GLCD_WriteString(&GLCD1, 3, "Welcome BEDO");
    1808:	2e e5       	ldi	r18, 0x5E	; 94
    180a:	3d e0       	ldi	r19, 0x0D	; 13
    180c:	40 e0       	ldi	r20, 0x00	; 0
    180e:	63 e0       	ldi	r22, 0x03	; 3
    1810:	80 ee       	ldi	r24, 0xE0	; 224
    1812:	9c e0       	ldi	r25, 0x0C	; 12
    1814:	0e 94 b6 06 	call	0xd6c	; 0xd6c <GLCD_WriteString>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1818:	2f ef       	ldi	r18, 0xFF	; 255
    181a:	83 ed       	ldi	r24, 0xD3	; 211
    181c:	90 e3       	ldi	r25, 0x30	; 48
    181e:	21 50       	subi	r18, 0x01	; 1
    1820:	80 40       	sbci	r24, 0x00	; 0
    1822:	90 40       	sbci	r25, 0x00	; 0
    1824:	e1 f7       	brne	.-8      	; 0x181e <main+0x26>
    1826:	00 c0       	rjmp	.+0      	; 0x1828 <main+0x30>
    1828:	00 00       	nop
	_delay_ms(2000);
	/* Clear the display */
	GLCD_Clear(&GLCD1);
    182a:	80 ee       	ldi	r24, 0xE0	; 224
    182c:	9c e0       	ldi	r25, 0x0C	; 12
    182e:	0e 94 57 0d 	call	0x1aae	; 0x1aae <GLCD_Clear>
	
	while(1)
	{
		/* Display an image on the display BEDO Logo */
		GLCD_DrawBitmap(&GLCD1, img2);
    1832:	4e e5       	ldi	r20, 0x5E	; 94
    1834:	51 e0       	ldi	r21, 0x01	; 1
    1836:	60 e0       	ldi	r22, 0x00	; 0
    1838:	80 ee       	ldi	r24, 0xE0	; 224
    183a:	9c e0       	ldi	r25, 0x0C	; 12
    183c:	0e 94 84 09 	call	0x1308	; 0x1308 <GLCD_DrawBitmap>
    1840:	2f ef       	ldi	r18, 0xFF	; 255
    1842:	84 e3       	ldi	r24, 0x34	; 52
    1844:	9c e0       	ldi	r25, 0x0C	; 12
    1846:	21 50       	subi	r18, 0x01	; 1
    1848:	80 40       	sbci	r24, 0x00	; 0
    184a:	90 40       	sbci	r25, 0x00	; 0
    184c:	e1 f7       	brne	.-8      	; 0x1846 <main+0x4e>
    184e:	00 c0       	rjmp	.+0      	; 0x1850 <main+0x58>
    1850:	00 00       	nop
		_delay_ms(500);
		GLCD_DrawBitmap(&GLCD1, img);
    1852:	4e e5       	ldi	r20, 0x5E	; 94
    1854:	59 e0       	ldi	r21, 0x09	; 9
    1856:	60 e0       	ldi	r22, 0x00	; 0
    1858:	80 ee       	ldi	r24, 0xE0	; 224
    185a:	9c e0       	ldi	r25, 0x0C	; 12
    185c:	0e 94 84 09 	call	0x1308	; 0x1308 <GLCD_DrawBitmap>
    1860:	2f ef       	ldi	r18, 0xFF	; 255
    1862:	84 e3       	ldi	r24, 0x34	; 52
    1864:	9c e0       	ldi	r25, 0x0C	; 12
    1866:	21 50       	subi	r18, 0x01	; 1
    1868:	80 40       	sbci	r24, 0x00	; 0
    186a:	90 40       	sbci	r25, 0x00	; 0
    186c:	e1 f7       	brne	.-8      	; 0x1866 <main+0x6e>
    186e:	00 c0       	rjmp	.+0      	; 0x1870 <main+0x78>
    1870:	00 00       	nop
		_delay_ms(500);
		GLCD_DrawBitmap(&GLCD1, img1);
    1872:	4e e5       	ldi	r20, 0x5E	; 94
    1874:	55 e0       	ldi	r21, 0x05	; 5
    1876:	60 e0       	ldi	r22, 0x00	; 0
    1878:	80 ee       	ldi	r24, 0xE0	; 224
    187a:	9c e0       	ldi	r25, 0x0C	; 12
    187c:	0e 94 84 09 	call	0x1308	; 0x1308 <GLCD_DrawBitmap>
    1880:	2f ef       	ldi	r18, 0xFF	; 255
    1882:	84 e3       	ldi	r24, 0x34	; 52
    1884:	9c e0       	ldi	r25, 0x0C	; 12
    1886:	21 50       	subi	r18, 0x01	; 1
    1888:	80 40       	sbci	r24, 0x00	; 0
    188a:	90 40       	sbci	r25, 0x00	; 0
    188c:	e1 f7       	brne	.-8      	; 0x1886 <main+0x8e>
    188e:	00 c0       	rjmp	.+0      	; 0x1890 <main+0x98>
    1890:	00 00       	nop
    1892:	cf cf       	rjmp	.-98     	; 0x1832 <main+0x3a>

Disassembly of section .text.GLCD_WriteCommand:

00001894 <GLCD_WriteCommand>:
	GLCD_WriteCommand(GLCD, 0xB8 | y);  // Set the Y (page address)
	GLCD_WriteCommand(GLCD, 0x40 | x);  // Set the X (column address)
}

void GLCD_WriteCommand(GLCD_Config_t* GLCD, char cmd)
{	
    1894:	cf 92       	push	r12
    1896:	df 92       	push	r13
    1898:	ef 92       	push	r14
    189a:	0f 93       	push	r16
    189c:	1f 93       	push	r17
    189e:	cf 93       	push	r28
    18a0:	df 93       	push	r29
    18a2:	ec 01       	movw	r28, r24
    18a4:	06 2f       	mov	r16, r22
	/* Write command data */
	uint8 Counter = 0;
    18a6:	10 e0       	ldi	r17, 0x00	; 0
	for (;Counter < 8; Counter++)
    18a8:	15 c0       	rjmp	.+42     	; 0x18d4 <GLCD_WriteCommand+0x40>
	{
		DIO_PinWrite(&(GLCD->GLCD_DATA_PINS[Counter]), READ_BIT(cmd, Counter));
    18aa:	61 2f       	mov	r22, r17
    18ac:	70 e0       	ldi	r23, 0x00	; 0
    18ae:	40 2f       	mov	r20, r16
    18b0:	50 e0       	ldi	r21, 0x00	; 0
    18b2:	01 2e       	mov	r0, r17
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <GLCD_WriteCommand+0x26>
    18b6:	55 95       	asr	r21
    18b8:	47 95       	ror	r20
    18ba:	0a 94       	dec	r0
    18bc:	e2 f7       	brpl	.-8      	; 0x18b6 <GLCD_WriteCommand+0x22>
    18be:	66 0f       	add	r22, r22
    18c0:	77 1f       	adc	r23, r23
    18c2:	61 5f       	subi	r22, 0xF1	; 241
    18c4:	7f 4f       	sbci	r23, 0xFF	; 255
    18c6:	6c 0f       	add	r22, r28
    18c8:	7d 1f       	adc	r23, r29
    18ca:	41 70       	andi	r20, 0x01	; 1
    18cc:	80 e8       	ldi	r24, 0x80	; 128
    18ce:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>

void GLCD_WriteCommand(GLCD_Config_t* GLCD, char cmd)
{	
	/* Write command data */
	uint8 Counter = 0;
	for (;Counter < 8; Counter++)
    18d2:	1f 5f       	subi	r17, 0xFF	; 255
    18d4:	18 30       	cpi	r17, 0x08	; 8
    18d6:	48 f3       	brcs	.-46     	; 0x18aa <GLCD_WriteCommand+0x16>
	{
		DIO_PinWrite(&(GLCD->GLCD_DATA_PINS[Counter]), READ_BIT(cmd, Counter));
	}
	
	/* Set RS low for command */
	DIO_PinWrite(&(GLCD->GLCD_RS_PIN), LOW);
    18d8:	be 01       	movw	r22, r28
    18da:	80 e8       	ldi	r24, 0x80	; 128
    18dc:	40 e0       	ldi	r20, 0x00	; 0
    18de:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	
	/* Set RW low for command */
	DIO_PinWrite(&(GLCD->GLCD_RW_PIN), LOW);
    18e2:	be 01       	movw	r22, r28
    18e4:	6e 5f       	subi	r22, 0xFE	; 254
    18e6:	7f 4f       	sbci	r23, 0xFF	; 255
    18e8:	80 e8       	ldi	r24, 0x80	; 128
    18ea:	40 e0       	ldi	r20, 0x00	; 0
    18ec:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	
	/* Pulse enable */
	DIO_PinWrite(&(GLCD->GLCD_EN_PIN), HIGH);
    18f0:	24 96       	adiw	r28, 0x04	; 4
    18f2:	6e 01       	movw	r12, r28
    18f4:	80 e8       	ldi	r24, 0x80	; 128
    18f6:	e8 2e       	mov	r14, r24
    18f8:	41 e0       	ldi	r20, 0x01	; 1
    18fa:	8e 2d       	mov	r24, r14
    18fc:	b6 01       	movw	r22, r12
    18fe:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1902:	82 e0       	ldi	r24, 0x02	; 2
    1904:	8a 95       	dec	r24
    1906:	f1 f7       	brne	.-4      	; 0x1904 <GLCD_WriteCommand+0x70>
    1908:	00 c0       	rjmp	.+0      	; 0x190a <GLCD_WriteCommand+0x76>
	_delay_us(1);
	DIO_PinWrite(&(GLCD->GLCD_EN_PIN), LOW);
    190a:	40 e0       	ldi	r20, 0x00	; 0
    190c:	8e 2d       	mov	r24, r14
    190e:	b6 01       	movw	r22, r12
    1910:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
    1914:	82 e0       	ldi	r24, 0x02	; 2
    1916:	8a 95       	dec	r24
    1918:	f1 f7       	brne	.-4      	; 0x1916 <GLCD_WriteCommand+0x82>
    191a:	00 c0       	rjmp	.+0      	; 0x191c <GLCD_WriteCommand+0x88>
	_delay_us(1);
}
    191c:	df 91       	pop	r29
    191e:	cf 91       	pop	r28
    1920:	1f 91       	pop	r17
    1922:	0f 91       	pop	r16
    1924:	ef 90       	pop	r14
    1926:	df 90       	pop	r13
    1928:	cf 90       	pop	r12
    192a:	08 95       	ret

Disassembly of section .text.GLCD_WriteData:

0000192c <GLCD_WriteData>:

void GLCD_WriteData(GLCD_Config_t* GLCD, uint8 Data)
{
    192c:	cf 92       	push	r12
    192e:	df 92       	push	r13
    1930:	ef 92       	push	r14
    1932:	0f 93       	push	r16
    1934:	1f 93       	push	r17
    1936:	cf 93       	push	r28
    1938:	df 93       	push	r29
    193a:	ec 01       	movw	r28, r24
    193c:	06 2f       	mov	r16, r22
	/* Write data */
	uint8 Counter = 0;
    193e:	10 e0       	ldi	r17, 0x00	; 0
	for (;Counter < 8; Counter++)
    1940:	15 c0       	rjmp	.+42     	; 0x196c <GLCD_WriteData+0x40>
	{
		DIO_PinWrite(&(GLCD->GLCD_DATA_PINS[Counter]), READ_BIT(Data, Counter));
    1942:	61 2f       	mov	r22, r17
    1944:	70 e0       	ldi	r23, 0x00	; 0
    1946:	40 2f       	mov	r20, r16
    1948:	50 e0       	ldi	r21, 0x00	; 0
    194a:	01 2e       	mov	r0, r17
    194c:	02 c0       	rjmp	.+4      	; 0x1952 <GLCD_WriteData+0x26>
    194e:	55 95       	asr	r21
    1950:	47 95       	ror	r20
    1952:	0a 94       	dec	r0
    1954:	e2 f7       	brpl	.-8      	; 0x194e <GLCD_WriteData+0x22>
    1956:	66 0f       	add	r22, r22
    1958:	77 1f       	adc	r23, r23
    195a:	61 5f       	subi	r22, 0xF1	; 241
    195c:	7f 4f       	sbci	r23, 0xFF	; 255
    195e:	6c 0f       	add	r22, r28
    1960:	7d 1f       	adc	r23, r29
    1962:	41 70       	andi	r20, 0x01	; 1
    1964:	80 e8       	ldi	r24, 0x80	; 128
    1966:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>

void GLCD_WriteData(GLCD_Config_t* GLCD, uint8 Data)
{
	/* Write data */
	uint8 Counter = 0;
	for (;Counter < 8; Counter++)
    196a:	1f 5f       	subi	r17, 0xFF	; 255
    196c:	18 30       	cpi	r17, 0x08	; 8
    196e:	48 f3       	brcs	.-46     	; 0x1942 <GLCD_WriteData+0x16>
	{
		DIO_PinWrite(&(GLCD->GLCD_DATA_PINS[Counter]), READ_BIT(Data, Counter));
	}
	
	/* Set RS high for data */
	DIO_PinWrite(&(GLCD->GLCD_RS_PIN), HIGH);
    1970:	be 01       	movw	r22, r28
    1972:	80 e8       	ldi	r24, 0x80	; 128
    1974:	41 e0       	ldi	r20, 0x01	; 1
    1976:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	
	DIO_PinWrite(&(GLCD->GLCD_RW_PIN), LOW);
    197a:	be 01       	movw	r22, r28
    197c:	6e 5f       	subi	r22, 0xFE	; 254
    197e:	7f 4f       	sbci	r23, 0xFF	; 255
    1980:	80 e8       	ldi	r24, 0x80	; 128
    1982:	40 e0       	ldi	r20, 0x00	; 0
    1984:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	
	/* Pulse enable */
	DIO_PinWrite(&(GLCD->GLCD_EN_PIN), HIGH);
    1988:	24 96       	adiw	r28, 0x04	; 4
    198a:	6e 01       	movw	r12, r28
    198c:	80 e8       	ldi	r24, 0x80	; 128
    198e:	e8 2e       	mov	r14, r24
    1990:	41 e0       	ldi	r20, 0x01	; 1
    1992:	8e 2d       	mov	r24, r14
    1994:	b6 01       	movw	r22, r12
    1996:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
    199a:	82 e0       	ldi	r24, 0x02	; 2
    199c:	8a 95       	dec	r24
    199e:	f1 f7       	brne	.-4      	; 0x199c <GLCD_WriteData+0x70>
    19a0:	00 c0       	rjmp	.+0      	; 0x19a2 <GLCD_WriteData+0x76>
	_delay_us(1);
	DIO_PinWrite(&(GLCD->GLCD_EN_PIN), LOW);
    19a2:	40 e0       	ldi	r20, 0x00	; 0
    19a4:	8e 2d       	mov	r24, r14
    19a6:	b6 01       	movw	r22, r12
    19a8:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
    19ac:	82 e0       	ldi	r24, 0x02	; 2
    19ae:	8a 95       	dec	r24
    19b0:	f1 f7       	brne	.-4      	; 0x19ae <GLCD_WriteData+0x82>
    19b2:	00 c0       	rjmp	.+0      	; 0x19b4 <GLCD_WriteData+0x88>
	_delay_us(1);
}
    19b4:	df 91       	pop	r29
    19b6:	cf 91       	pop	r28
    19b8:	1f 91       	pop	r17
    19ba:	0f 91       	pop	r16
    19bc:	ef 90       	pop	r14
    19be:	df 90       	pop	r13
    19c0:	cf 90       	pop	r12
    19c2:	08 95       	ret

Disassembly of section .text.GLCD_Toggle_CS:

00001eda <GLCD_Toggle_CS>:

void GLCD_Toggle_CS(GLCD_Config_t* GLCD)
{
    1eda:	cf 93       	push	r28
    1edc:	df 93       	push	r29
    1ede:	ec 01       	movw	r28, r24
	DIO_PinToggle(&(GLCD->GLCD_CS1_PIN));
    1ee0:	bc 01       	movw	r22, r24
    1ee2:	6a 5f       	subi	r22, 0xFA	; 250
    1ee4:	7f 4f       	sbci	r23, 0xFF	; 255
    1ee6:	80 e8       	ldi	r24, 0x80	; 128
    1ee8:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <DIO_PinToggle>
	DIO_PinToggle(&(GLCD->GLCD_CS2_PIN));
    1eec:	28 96       	adiw	r28, 0x08	; 8
    1eee:	be 01       	movw	r22, r28
    1ef0:	80 e8       	ldi	r24, 0x80	; 128
    1ef2:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <DIO_PinToggle>
    1ef6:	df 91       	pop	r29
    1ef8:	cf 91       	pop	r28
    1efa:	08 95       	ret

Disassembly of section .text.GLCD_Init:

00001122 <GLCD_Init>:
static void GLCD_WriteCommand(GLCD_Config_t* GLCD, char cmd);
static void GLCD_Toggle_CS(GLCD_Config_t* GLCD);
static void GLCD_WriteData(GLCD_Config_t* GLCD, uint8 Data);

void GLCD_Init(GLCD_Config_t* GLCD) 
{
    1122:	2f 92       	push	r2
    1124:	3f 92       	push	r3
    1126:	4f 92       	push	r4
    1128:	6f 92       	push	r6
    112a:	7f 92       	push	r7
    112c:	8f 92       	push	r8
    112e:	cf 92       	push	r12
    1130:	df 92       	push	r13
    1132:	ef 92       	push	r14
    1134:	1f 93       	push	r17
    1136:	cf 93       	push	r28
    1138:	df 93       	push	r29
    113a:	00 d0       	rcall	.+0      	; 0x113c <GLCD_Init+0x1a>
    113c:	0f 92       	push	r0
    113e:	0f 92       	push	r0
    1140:	cd b7       	in	r28, 0x3d	; 61
    1142:	de b7       	in	r29, 0x3e	; 62
    1144:	9d 83       	std	Y+5, r25	; 0x05
    1146:	8c 83       	std	Y+4, r24	; 0x04
	/* Configure control and data ports */
	GLCD->GLCD_RS_PIN.DIRx   = PIN_OUTPUT;
    1148:	fc 01       	movw	r30, r24
    114a:	80 81       	ld	r24, Z
    114c:	80 68       	ori	r24, 0x80	; 128
    114e:	80 83       	st	Z, r24
	GLCD->GLCD_RS_PIN.STATEx = LOW;
    1150:	81 81       	ldd	r24, Z+1	; 0x01
    1152:	8e 7f       	andi	r24, 0xFE	; 254
    1154:	81 83       	std	Z+1, r24	; 0x01
	DIO_PinDirSetup(&(GLCD->GLCD_RS_PIN));
    1156:	bf 01       	movw	r22, r30
    1158:	80 e8       	ldi	r24, 0x80	; 128
    115a:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	
	GLCD->GLCD_EN_PIN.DIRx   = PIN_OUTPUT;
    115e:	ec 81       	ldd	r30, Y+4	; 0x04
    1160:	fd 81       	ldd	r31, Y+5	; 0x05
    1162:	84 81       	ldd	r24, Z+4	; 0x04
    1164:	80 68       	ori	r24, 0x80	; 128
    1166:	84 83       	std	Z+4, r24	; 0x04
	GLCD->GLCD_EN_PIN.STATEx = LOW;
    1168:	85 81       	ldd	r24, Z+5	; 0x05
    116a:	8e 7f       	andi	r24, 0xFE	; 254
    116c:	85 83       	std	Z+5, r24	; 0x05
	DIO_PinDirSetup(&(GLCD->GLCD_EN_PIN));
    116e:	bf 01       	movw	r22, r30
    1170:	6c 5f       	subi	r22, 0xFC	; 252
    1172:	7f 4f       	sbci	r23, 0xFF	; 255
    1174:	80 e8       	ldi	r24, 0x80	; 128
    1176:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	
	GLCD->GLCD_RW_PIN.DIRx   = PIN_OUTPUT;
    117a:	ec 81       	ldd	r30, Y+4	; 0x04
    117c:	fd 81       	ldd	r31, Y+5	; 0x05
    117e:	82 81       	ldd	r24, Z+2	; 0x02
    1180:	80 68       	ori	r24, 0x80	; 128
    1182:	82 83       	std	Z+2, r24	; 0x02
	GLCD->GLCD_RW_PIN.STATEx = LOW;
    1184:	83 81       	ldd	r24, Z+3	; 0x03
    1186:	8e 7f       	andi	r24, 0xFE	; 254
    1188:	83 83       	std	Z+3, r24	; 0x03
	DIO_PinDirSetup(&(GLCD->GLCD_RW_PIN));
    118a:	bf 01       	movw	r22, r30
    118c:	6e 5f       	subi	r22, 0xFE	; 254
    118e:	7f 4f       	sbci	r23, 0xFF	; 255
    1190:	80 e8       	ldi	r24, 0x80	; 128
    1192:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	
	GLCD->GLCD_RST_PIN.DIRx   = PIN_OUTPUT;
    1196:	ec 81       	ldd	r30, Y+4	; 0x04
    1198:	fd 81       	ldd	r31, Y+5	; 0x05
    119a:	82 85       	ldd	r24, Z+10	; 0x0a
    119c:	80 68       	ori	r24, 0x80	; 128
    119e:	82 87       	std	Z+10, r24	; 0x0a
	GLCD->GLCD_RST_PIN.STATEx = LOW;
    11a0:	83 85       	ldd	r24, Z+11	; 0x0b
    11a2:	8e 7f       	andi	r24, 0xFE	; 254
    11a4:	83 87       	std	Z+11, r24	; 0x0b
	DIO_PinDirSetup(&(GLCD->GLCD_RST_PIN));
    11a6:	3f 01       	movw	r6, r30
    11a8:	fa e0       	ldi	r31, 0x0A	; 10
    11aa:	6f 0e       	add	r6, r31
    11ac:	71 1c       	adc	r7, r1
    11ae:	20 e8       	ldi	r18, 0x80	; 128
    11b0:	82 2e       	mov	r8, r18
    11b2:	88 2d       	mov	r24, r8
    11b4:	b3 01       	movw	r22, r6
    11b6:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	
	GLCD->GLCD_CS1_PIN.DIRx   = PIN_OUTPUT;
    11ba:	ec 81       	ldd	r30, Y+4	; 0x04
    11bc:	fd 81       	ldd	r31, Y+5	; 0x05
    11be:	86 81       	ldd	r24, Z+6	; 0x06
    11c0:	80 68       	ori	r24, 0x80	; 128
    11c2:	86 83       	std	Z+6, r24	; 0x06
	GLCD->GLCD_CS1_PIN.STATEx = LOW;
    11c4:	87 81       	ldd	r24, Z+7	; 0x07
    11c6:	8e 7f       	andi	r24, 0xFE	; 254
    11c8:	87 83       	std	Z+7, r24	; 0x07
	DIO_PinDirSetup(&(GLCD->GLCD_CS1_PIN));
    11ca:	cf 01       	movw	r24, r30
    11cc:	06 96       	adiw	r24, 0x06	; 6
    11ce:	9c 01       	movw	r18, r24
    11d0:	40 e8       	ldi	r20, 0x80	; 128
    11d2:	29 83       	std	Y+1, r18	; 0x01
    11d4:	3a 83       	std	Y+2, r19	; 0x02
    11d6:	4b 83       	std	Y+3, r20	; 0x03
    11d8:	84 2f       	mov	r24, r20
    11da:	b9 01       	movw	r22, r18
    11dc:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	
	GLCD->GLCD_CS2_PIN.DIRx   = PIN_OUTPUT;
    11e0:	ec 81       	ldd	r30, Y+4	; 0x04
    11e2:	fd 81       	ldd	r31, Y+5	; 0x05
    11e4:	80 85       	ldd	r24, Z+8	; 0x08
    11e6:	80 68       	ori	r24, 0x80	; 128
    11e8:	80 87       	std	Z+8, r24	; 0x08
	GLCD->GLCD_CS2_PIN.STATEx = LOW;
    11ea:	81 85       	ldd	r24, Z+9	; 0x09
    11ec:	8e 7f       	andi	r24, 0xFE	; 254
    11ee:	81 87       	std	Z+9, r24	; 0x09
	DIO_PinDirSetup(&(GLCD->GLCD_CS2_PIN));
    11f0:	1f 01       	movw	r2, r30
    11f2:	f8 e0       	ldi	r31, 0x08	; 8
    11f4:	2f 0e       	add	r2, r31
    11f6:	31 1c       	adc	r3, r1
    11f8:	20 e8       	ldi	r18, 0x80	; 128
    11fa:	42 2e       	mov	r4, r18
    11fc:	84 2d       	mov	r24, r4
    11fe:	b1 01       	movw	r22, r2
    1200:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	
	GLCD->GLCD_BACKLIGHT_PIN.DIRx   = PIN_OUTPUT;
    1204:	ec 81       	ldd	r30, Y+4	; 0x04
    1206:	fd 81       	ldd	r31, Y+5	; 0x05
    1208:	84 85       	ldd	r24, Z+12	; 0x0c
    120a:	80 68       	ori	r24, 0x80	; 128
    120c:	84 87       	std	Z+12, r24	; 0x0c
	GLCD->GLCD_BACKLIGHT_PIN.STATEx = GLCD->GLCD_BACKLIGHT_STATE;
    120e:	96 85       	ldd	r25, Z+14	; 0x0e
    1210:	85 85       	ldd	r24, Z+13	; 0x0d
    1212:	90 fb       	bst	r25, 0
    1214:	80 f9       	bld	r24, 0
    1216:	85 87       	std	Z+13, r24	; 0x0d
	DIO_PinDirSetup(&(GLCD->GLCD_BACKLIGHT_PIN));
    1218:	6f 01       	movw	r12, r30
    121a:	fc e0       	ldi	r31, 0x0C	; 12
    121c:	cf 0e       	add	r12, r31
    121e:	d1 1c       	adc	r13, r1
    1220:	20 e8       	ldi	r18, 0x80	; 128
    1222:	e2 2e       	mov	r14, r18
    1224:	8e 2d       	mov	r24, r14
    1226:	b6 01       	movw	r22, r12
    1228:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	
	uint8 Counter = 0;
    122c:	10 e0       	ldi	r17, 0x00	; 0
	for (;Counter < 8; Counter++)
    122e:	24 c0       	rjmp	.+72     	; 0x1278 <GLCD_Init+0x156>
	{
		GLCD->GLCD_DATA_PINS[Counter].DIRx   = PIN_OUTPUT;
    1230:	e1 2f       	mov	r30, r17
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	bf 01       	movw	r22, r30
    1236:	66 0f       	add	r22, r22
    1238:	77 1f       	adc	r23, r23
    123a:	ac 81       	ldd	r26, Y+4	; 0x04
    123c:	bd 81       	ldd	r27, Y+5	; 0x05
    123e:	a6 0f       	add	r26, r22
    1240:	b7 1f       	adc	r27, r23
    1242:	1f 96       	adiw	r26, 0x0f	; 15
    1244:	8c 91       	ld	r24, X
    1246:	1f 97       	sbiw	r26, 0x0f	; 15
    1248:	80 68       	ori	r24, 0x80	; 128
    124a:	1f 96       	adiw	r26, 0x0f	; 15
    124c:	8c 93       	st	X, r24
		GLCD->GLCD_DATA_PINS[Counter].STATEx = LOW;
    124e:	38 96       	adiw	r30, 0x08	; 8
    1250:	ee 0f       	add	r30, r30
    1252:	ff 1f       	adc	r31, r31
    1254:	8c 81       	ldd	r24, Y+4	; 0x04
    1256:	9d 81       	ldd	r25, Y+5	; 0x05
    1258:	e8 0f       	add	r30, r24
    125a:	f9 1f       	adc	r31, r25
    125c:	31 97       	sbiw	r30, 0x01	; 1
    125e:	81 81       	ldd	r24, Z+1	; 0x01
    1260:	8e 7f       	andi	r24, 0xFE	; 254
    1262:	81 83       	std	Z+1, r24	; 0x01
		DIO_PinDirSetup(&(GLCD->GLCD_DATA_PINS[Counter]));
    1264:	61 5f       	subi	r22, 0xF1	; 241
    1266:	7f 4f       	sbci	r23, 0xFF	; 255
    1268:	ec 81       	ldd	r30, Y+4	; 0x04
    126a:	fd 81       	ldd	r31, Y+5	; 0x05
    126c:	6e 0f       	add	r22, r30
    126e:	7f 1f       	adc	r23, r31
    1270:	80 e8       	ldi	r24, 0x80	; 128
    1272:	0e 94 04 0a 	call	0x1408	; 0x1408 <DIO_PinDirSetup>
	GLCD->GLCD_BACKLIGHT_PIN.DIRx   = PIN_OUTPUT;
	GLCD->GLCD_BACKLIGHT_PIN.STATEx = GLCD->GLCD_BACKLIGHT_STATE;
	DIO_PinDirSetup(&(GLCD->GLCD_BACKLIGHT_PIN));
	
	uint8 Counter = 0;
	for (;Counter < 8; Counter++)
    1276:	1f 5f       	subi	r17, 0xFF	; 255
    1278:	18 30       	cpi	r17, 0x08	; 8
    127a:	d0 f2       	brcs	.-76     	; 0x1230 <GLCD_Init+0x10e>
		GLCD->GLCD_DATA_PINS[Counter].STATEx = LOW;
		DIO_PinDirSetup(&(GLCD->GLCD_DATA_PINS[Counter]));
	}
	
	/* Select both left & right half of display */
	DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
    127c:	41 e0       	ldi	r20, 0x01	; 1
    127e:	69 81       	ldd	r22, Y+1	; 0x01
    1280:	7a 81       	ldd	r23, Y+2	; 0x02
    1282:	8b 81       	ldd	r24, Y+3	; 0x03
    1284:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), HIGH);
    1288:	41 e0       	ldi	r20, 0x01	; 1
    128a:	84 2d       	mov	r24, r4
    128c:	b1 01       	movw	r22, r2
    128e:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	DIO_PinWrite(&(GLCD->GLCD_RST_PIN), HIGH);
    1292:	41 e0       	ldi	r20, 0x01	; 1
    1294:	88 2d       	mov	r24, r8
    1296:	b3 01       	movw	r22, r6
    1298:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	DIO_PinWrite(&(GLCD->GLCD_BACKLIGHT_PIN), HIGH);
    129c:	41 e0       	ldi	r20, 0x01	; 1
    129e:	8e 2d       	mov	r24, r14
    12a0:	b6 01       	movw	r22, r12
    12a2:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    12a6:	8f e3       	ldi	r24, 0x3F	; 63
    12a8:	9c e9       	ldi	r25, 0x9C	; 156
    12aa:	01 97       	sbiw	r24, 0x01	; 1
    12ac:	f1 f7       	brne	.-4      	; 0x12aa <GLCD_Init+0x188>
    12ae:	00 c0       	rjmp	.+0      	; 0x12b0 <GLCD_Init+0x18e>
    12b0:	00 00       	nop
	
	_delay_ms(20);
	
	/* Initialize display commands (depends on your specific GLCD controller) */
	GLCD_WriteCommand(GLCD, 0x3E);                      /* Display ON */
    12b2:	6e e3       	ldi	r22, 0x3E	; 62
    12b4:	8c 81       	ldd	r24, Y+4	; 0x04
    12b6:	9d 81       	ldd	r25, Y+5	; 0x05
    12b8:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
	GLCD_WriteCommand(GLCD, 0x40);                      /* Set Y address (column) */
    12bc:	60 e4       	ldi	r22, 0x40	; 64
    12be:	8c 81       	ldd	r24, Y+4	; 0x04
    12c0:	9d 81       	ldd	r25, Y+5	; 0x05
    12c2:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
	GLCD_WriteCommand(GLCD, 0xB8);                      /* Set X address (page) */
    12c6:	68 eb       	ldi	r22, 0xB8	; 184
    12c8:	8c 81       	ldd	r24, Y+4	; 0x04
    12ca:	9d 81       	ldd	r25, Y+5	; 0x05
    12cc:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
	GLCD_WriteCommand(GLCD, 0xC0);					    /* Set z address (start line = 0) */
    12d0:	60 ec       	ldi	r22, 0xC0	; 192
    12d2:	8c 81       	ldd	r24, Y+4	; 0x04
    12d4:	9d 81       	ldd	r25, Y+5	; 0x05
    12d6:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
	GLCD_WriteCommand(GLCD, 0x3F);						/* Display ON */
    12da:	6f e3       	ldi	r22, 0x3F	; 63
    12dc:	8c 81       	ldd	r24, Y+4	; 0x04
    12de:	9d 81       	ldd	r25, Y+5	; 0x05
    12e0:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
}
    12e4:	0f 90       	pop	r0
    12e6:	0f 90       	pop	r0
    12e8:	0f 90       	pop	r0
    12ea:	0f 90       	pop	r0
    12ec:	0f 90       	pop	r0
    12ee:	df 91       	pop	r29
    12f0:	cf 91       	pop	r28
    12f2:	1f 91       	pop	r17
    12f4:	ef 90       	pop	r14
    12f6:	df 90       	pop	r13
    12f8:	cf 90       	pop	r12
    12fa:	8f 90       	pop	r8
    12fc:	7f 90       	pop	r7
    12fe:	6f 90       	pop	r6
    1300:	4f 90       	pop	r4
    1302:	3f 90       	pop	r3
    1304:	2f 90       	pop	r2
    1306:	08 95       	ret

Disassembly of section .text.GLCD_Clear:

00001aae <GLCD_Clear>:

void GLCD_Clear(GLCD_Config_t* GLCD) 
{	
    1aae:	0f 93       	push	r16
    1ab0:	1f 93       	push	r17
    1ab2:	cf 93       	push	r28
    1ab4:	df 93       	push	r29
    1ab6:	8c 01       	movw	r16, r24
	/* Select both left & right half of display */
	DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
    1ab8:	bc 01       	movw	r22, r24
    1aba:	6a 5f       	subi	r22, 0xFA	; 250
    1abc:	7f 4f       	sbci	r23, 0xFF	; 255
    1abe:	80 e8       	ldi	r24, 0x80	; 128
    1ac0:	41 e0       	ldi	r20, 0x01	; 1
    1ac2:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), HIGH);
    1ac6:	b8 01       	movw	r22, r16
    1ac8:	68 5f       	subi	r22, 0xF8	; 248
    1aca:	7f 4f       	sbci	r23, 0xFF	; 255
    1acc:	80 e8       	ldi	r24, 0x80	; 128
    1ace:	41 e0       	ldi	r20, 0x01	; 1
    1ad0:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	
	/* Send clear command to GLCD */
	for (uint8_t Page = 0; Page < PAGE_NUM; Page++) 
    1ad4:	d0 e0       	ldi	r29, 0x00	; 0
    1ad6:	0f c0       	rjmp	.+30     	; 0x1af6 <GLCD_Clear+0x48>
	{
		GLCD_WriteCommand(GLCD, (0xB8) + Page);           /* Set page address */
    1ad8:	68 eb       	ldi	r22, 0xB8	; 184
    1ada:	6d 0f       	add	r22, r29
    1adc:	c8 01       	movw	r24, r16
    1ade:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
		
		for (uint8_t Col = 0; Col < 64; Col++) 
    1ae2:	c0 e0       	ldi	r28, 0x00	; 0
    1ae4:	05 c0       	rjmp	.+10     	; 0x1af0 <GLCD_Clear+0x42>
		{
			GLCD_WriteData(GLCD, 0x00);
    1ae6:	60 e0       	ldi	r22, 0x00	; 0
    1ae8:	c8 01       	movw	r24, r16
    1aea:	0e 94 96 0c 	call	0x192c	; 0x192c <GLCD_WriteData>
	/* Send clear command to GLCD */
	for (uint8_t Page = 0; Page < PAGE_NUM; Page++) 
	{
		GLCD_WriteCommand(GLCD, (0xB8) + Page);           /* Set page address */
		
		for (uint8_t Col = 0; Col < 64; Col++) 
    1aee:	cf 5f       	subi	r28, 0xFF	; 255
    1af0:	c0 34       	cpi	r28, 0x40	; 64
    1af2:	c8 f3       	brcs	.-14     	; 0x1ae6 <GLCD_Clear+0x38>
	/* Select both left & right half of display */
	DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
	DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), HIGH);
	
	/* Send clear command to GLCD */
	for (uint8_t Page = 0; Page < PAGE_NUM; Page++) 
    1af4:	df 5f       	subi	r29, 0xFF	; 255
    1af6:	d8 30       	cpi	r29, 0x08	; 8
    1af8:	78 f3       	brcs	.-34     	; 0x1ad8 <GLCD_Clear+0x2a>
		for (uint8_t Col = 0; Col < 64; Col++) 
		{
			GLCD_WriteData(GLCD, 0x00);
		}
	}
	GLCD_WriteCommand(GLCD, 0x40);                      /* Set column to 0  */
    1afa:	60 e4       	ldi	r22, 0x40	; 64
    1afc:	c8 01       	movw	r24, r16
    1afe:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
	GLCD_WriteCommand(GLCD, 0xB8);					    /* Set x address (page = 0) */
    1b02:	68 eb       	ldi	r22, 0xB8	; 184
    1b04:	c8 01       	movw	r24, r16
    1b06:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
}
    1b0a:	df 91       	pop	r29
    1b0c:	cf 91       	pop	r28
    1b0e:	1f 91       	pop	r17
    1b10:	0f 91       	pop	r16
    1b12:	08 95       	ret

Disassembly of section .text.GLCD_WriteString:

00000d6c <GLCD_WriteString>:

/* GLCD string write function */
void GLCD_WriteString(GLCD_Config_t* GLCD, uint8_t Page_No, const char* Str)
{
     d6c:	2f 92       	push	r2
     d6e:	3f 92       	push	r3
     d70:	4f 92       	push	r4
     d72:	5f 92       	push	r5
     d74:	6f 92       	push	r6
     d76:	7f 92       	push	r7
     d78:	8f 92       	push	r8
     d7a:	9f 92       	push	r9
     d7c:	af 92       	push	r10
     d7e:	bf 92       	push	r11
     d80:	cf 92       	push	r12
     d82:	df 92       	push	r13
     d84:	ef 92       	push	r14
     d86:	ff 92       	push	r15
     d88:	0f 93       	push	r16
     d8a:	1f 93       	push	r17
     d8c:	cf 93       	push	r28
     d8e:	df 93       	push	r29
     d90:	cd b7       	in	r28, 0x3d	; 61
     d92:	de b7       	in	r29, 0x3e	; 62
     d94:	62 97       	sbiw	r28, 0x12	; 18
     d96:	0f b6       	in	r0, 0x3f	; 63
     d98:	f8 94       	cli
     d9a:	de bf       	out	0x3e, r29	; 62
     d9c:	0f be       	out	0x3f, r0	; 63
     d9e:	cd bf       	out	0x3d, r28	; 61
     da0:	98 8b       	std	Y+16, r25	; 0x10
     da2:	8f 87       	std	Y+15, r24	; 0x0f
     da4:	2c 87       	std	Y+12, r18	; 0x0c
     da6:	3d 87       	std	Y+13, r19	; 0x0d
     da8:	4e 87       	std	Y+14, r20	; 0x0e
	unsigned int Counter, Col, Page = ((0xB8) + Page_No);
     daa:	26 2f       	mov	r18, r22
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	3b 87       	std	Y+11, r19	; 0x0b
     db0:	2a 87       	std	Y+10, r18	; 0x0a
     db2:	28 54       	subi	r18, 0x48	; 72
     db4:	3f 4f       	sbci	r19, 0xFF	; 255
     db6:	3b 83       	std	Y+3, r19	; 0x03
     db8:	2a 83       	std	Y+2, r18	; 0x02
     dba:	3d 83       	std	Y+5, r19	; 0x05
     dbc:	2c 83       	std	Y+4, r18	; 0x04
	unsigned int Y_Address = 0;
	float Page_inc = 0.5;

    DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
     dbe:	bc 01       	movw	r22, r24
     dc0:	6a 5f       	subi	r22, 0xFA	; 250
     dc2:	7f 4f       	sbci	r23, 0xFF	; 255
     dc4:	80 e8       	ldi	r24, 0x80	; 128
     dc6:	41 e0       	ldi	r20, 0x01	; 1
     dc8:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
    DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), LOW);
     dcc:	6f 85       	ldd	r22, Y+15	; 0x0f
     dce:	78 89       	ldd	r23, Y+16	; 0x10
     dd0:	68 5f       	subi	r22, 0xF8	; 248
     dd2:	7f 4f       	sbci	r23, 0xFF	; 255
     dd4:	80 e8       	ldi	r24, 0x80	; 128
     dd6:	40 e0       	ldi	r20, 0x00	; 0
     dd8:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	
	GLCD_WriteCommand(GLCD, Page);          // Set the page address
     ddc:	6a 81       	ldd	r22, Y+2	; 0x02
     dde:	8f 85       	ldd	r24, Y+15	; 0x0f
     de0:	98 89       	ldd	r25, Y+16	; 0x10
     de2:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
/* GLCD string write function */
void GLCD_WriteString(GLCD_Config_t* GLCD, uint8_t Page_No, const char* Str)
{
	unsigned int Counter, Col, Page = ((0xB8) + Page_No);
	unsigned int Y_Address = 0;
	float Page_inc = 0.5;
     de6:	81 2c       	mov	r8, r1
     de8:	31 2c       	mov	r3, r1
     dea:	21 2c       	mov	r2, r1
     dec:	0f 2e       	mov	r0, r31
     dee:	ff e3       	ldi	r31, 0x3F	; 63
     df0:	ff 2e       	mov	r15, r31
     df2:	f0 2d       	mov	r31, r0

/* GLCD string write function */
void GLCD_WriteString(GLCD_Config_t* GLCD, uint8_t Page_No, const char* Str)
{
	unsigned int Counter, Col, Page = ((0xB8) + Page_No);
	unsigned int Y_Address = 0;
     df4:	41 2c       	mov	r4, r1
     df6:	51 2c       	mov	r5, r1

    DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
    DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), LOW);
	
	GLCD_WriteCommand(GLCD, Page);          // Set the page address
	for (Counter = 0; Str[Counter] != 0; Counter++)
     df8:	a1 2c       	mov	r10, r1
     dfa:	b1 2c       	mov	r11, r1
     dfc:	f9 82       	std	Y+1, r15	; 0x01
     dfe:	f8 2c       	mov	r15, r8
     e00:	8f 84       	ldd	r8, Y+15	; 0x0f
     e02:	98 88       	ldd	r9, Y+16	; 0x10
     e04:	62 c1       	rjmp	.+708    	; 0x10ca <__EEPROM_REGION_LENGTH__+0xca>
	{
		if (Y_Address > (1024 - (((Page_No) * 128) + FontWidth))) break;    /* Check Whether Total Display get overflowed */
     e06:	6a 84       	ldd	r6, Y+10	; 0x0a
     e08:	7b 84       	ldd	r7, Y+11	; 0x0b
     e0a:	71 94       	neg	r7
     e0c:	61 94       	neg	r6
     e0e:	71 08       	sbc	r7, r1
     e10:	76 94       	lsr	r7
     e12:	76 2c       	mov	r7, r6
     e14:	66 24       	eor	r6, r6
     e16:	77 94       	ror	r7
     e18:	67 94       	ror	r6
     e1a:	35 e0       	ldi	r19, 0x05	; 5
     e1c:	63 1a       	sub	r6, r19
     e1e:	3c ef       	ldi	r19, 0xFC	; 252
     e20:	73 0a       	sbc	r7, r19
     e22:	64 14       	cp	r6, r4
     e24:	75 04       	cpc	r7, r5
     e26:	08 f4       	brcc	.+2      	; 0xe2a <GLCD_WriteString+0xbe>
     e28:	5e c1       	rjmp	.+700    	; 0x10e6 <__EEPROM_REGION_LENGTH__+0xe6>
		
		if (Str[Counter] != 32)								                /* Check whether character is not a SPACE */
     e2a:	60 32       	cpi	r22, 0x20	; 32
     e2c:	09 f0       	breq	.+2      	; 0xe30 <GLCD_WriteString+0xc4>
     e2e:	48 c0       	rjmp	.+144    	; 0xec0 <GLCD_WriteString+0x154>
     e30:	69 c0       	rjmp	.+210    	; 0xf04 <GLCD_WriteString+0x198>
		{
			for (Col = 1; Col <= FontWidth; Col++)
			{
				if ((Y_Address + Col) == (128 * ((int)(Page_inc + 0.5))))	/* If yes then check whether it overflow from right side of display */
     e32:	c8 01       	movw	r24, r16
     e34:	84 0d       	add	r24, r4
     e36:	95 1d       	adc	r25, r5
     e38:	9a 8b       	std	Y+18, r25	; 0x12
     e3a:	89 8b       	std	Y+17, r24	; 0x11
     e3c:	20 e0       	ldi	r18, 0x00	; 0
     e3e:	30 e0       	ldi	r19, 0x00	; 0
     e40:	40 e0       	ldi	r20, 0x00	; 0
     e42:	5f e3       	ldi	r21, 0x3F	; 63
     e44:	62 2d       	mov	r22, r2
     e46:	7b 2d       	mov	r23, r11
     e48:	87 2d       	mov	r24, r7
     e4a:	99 81       	ldd	r25, Y+1	; 0x01
     e4c:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
     e50:	36 2e       	mov	r3, r22
     e52:	f7 2e       	mov	r15, r23
     e54:	a8 2e       	mov	r10, r24
     e56:	99 2e       	mov	r9, r25
     e58:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <__fixsfsi>
     e5c:	76 95       	lsr	r23
     e5e:	76 2f       	mov	r23, r22
     e60:	66 27       	eor	r22, r22
     e62:	77 95       	ror	r23
     e64:	67 95       	ror	r22
     e66:	29 89       	ldd	r18, Y+17	; 0x11
     e68:	3a 89       	ldd	r19, Y+18	; 0x12
     e6a:	26 17       	cp	r18, r22
     e6c:	37 07       	cpc	r19, r23
     e6e:	29 f5       	brne	.+74     	; 0xeba <GLCD_WriteString+0x14e>
				{
					if (Col == FontWidth)	                              	/* Also check and break if it overflow after 5th column */
     e70:	05 30       	cpi	r16, 0x05	; 5
     e72:	11 05       	cpc	r17, r1
     e74:	f1 f1       	breq	.+124    	; 0xef2 <GLCD_WriteString+0x186>
					break;
					GLCD_WriteCommand(GLCD, 0x40);				            /* If not 5th and get overflowed then change Y address to START column */
     e76:	60 e4       	ldi	r22, 0x40	; 64
     e78:	8a 81       	ldd	r24, Y+2	; 0x02
     e7a:	9b 81       	ldd	r25, Y+3	; 0x03
     e7c:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
					Y_Address = Y_Address + Col;	                        /* Increment Y address count by column no. */
					GLCD_Toggle_CS(GLCD);
     e80:	8a 81       	ldd	r24, Y+2	; 0x02
     e82:	9b 81       	ldd	r25, Y+3	; 0x03
     e84:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <GLCD_Toggle_CS>
					GLCD_WriteCommand(GLCD, Page + Page_inc);	            /* Execute command for page change */
     e88:	2c 81       	ldd	r18, Y+4	; 0x04
     e8a:	3d 81       	ldd	r19, Y+5	; 0x05
     e8c:	b9 01       	movw	r22, r18
     e8e:	80 e0       	ldi	r24, 0x00	; 0
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <__floatunsisf>
     e96:	22 2d       	mov	r18, r2
     e98:	3b 2d       	mov	r19, r11
     e9a:	47 2d       	mov	r20, r7
     e9c:	59 81       	ldd	r21, Y+1	; 0x01
     e9e:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
     ea2:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <__fixunssfsi>
     ea6:	8a 81       	ldd	r24, Y+2	; 0x02
     ea8:	9b 81       	ldd	r25, Y+3	; 0x03
     eaa:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
					Page_inc = Page_inc + 0.5;		                        /* Increment Page No. by half */
     eae:	23 2c       	mov	r2, r3
     eb0:	bf 2c       	mov	r11, r15
     eb2:	7a 2c       	mov	r7, r10
     eb4:	99 82       	std	Y+1, r9	; 0x01
				if ((Y_Address + Col) == (128 * ((int)(Page_inc + 0.5))))	/* If yes then check whether it overflow from right side of display */
				{
					if (Col == FontWidth)	                              	/* Also check and break if it overflow after 5th column */
					break;
					GLCD_WriteCommand(GLCD, 0x40);				            /* If not 5th and get overflowed then change Y address to START column */
					Y_Address = Y_Address + Col;	                        /* Increment Y address count by column no. */
     eb6:	49 88       	ldd	r4, Y+17	; 0x11
     eb8:	5a 88       	ldd	r5, Y+18	; 0x12
	{
		if (Y_Address > (1024 - (((Page_No) * 128) + FontWidth))) break;    /* Check Whether Total Display get overflowed */
		
		if (Str[Counter] != 32)								                /* Check whether character is not a SPACE */
		{
			for (Col = 1; Col <= FontWidth; Col++)
     eba:	0f 5f       	subi	r16, 0xFF	; 255
     ebc:	1f 4f       	sbci	r17, 0xFF	; 255
     ebe:	0b c0       	rjmp	.+22     	; 0xed6 <GLCD_WriteString+0x16a>
     ec0:	01 e0       	ldi	r16, 0x01	; 1
     ec2:	10 e0       	ldi	r17, 0x00	; 0
     ec4:	bf 82       	std	Y+7, r11	; 0x07
     ec6:	ae 82       	std	Y+6, r10	; 0x06
     ec8:	79 86       	std	Y+9, r7	; 0x09
     eca:	68 86       	std	Y+8, r6	; 0x08
     ecc:	9b 82       	std	Y+3, r9	; 0x03
     ece:	8a 82       	std	Y+2, r8	; 0x02
     ed0:	b3 2c       	mov	r11, r3
     ed2:	72 2c       	mov	r7, r2
     ed4:	2f 2c       	mov	r2, r15
     ed6:	06 30       	cpi	r16, 0x06	; 6
     ed8:	11 05       	cpc	r17, r1
     eda:	08 f4       	brcc	.+2      	; 0xede <GLCD_WriteString+0x172>
     edc:	aa cf       	rjmp	.-172    	; 0xe32 <GLCD_WriteString+0xc6>
     ede:	8a 80       	ldd	r8, Y+2	; 0x02
     ee0:	9b 80       	ldd	r9, Y+3	; 0x03
     ee2:	f2 2c       	mov	r15, r2
     ee4:	3b 2c       	mov	r3, r11
     ee6:	ae 80       	ldd	r10, Y+6	; 0x06
     ee8:	bf 80       	ldd	r11, Y+7	; 0x07
     eea:	27 2c       	mov	r2, r7
     eec:	68 84       	ldd	r6, Y+8	; 0x08
     eee:	79 84       	ldd	r7, Y+9	; 0x09
     ef0:	09 c0       	rjmp	.+18     	; 0xf04 <GLCD_WriteString+0x198>
     ef2:	8a 80       	ldd	r8, Y+2	; 0x02
     ef4:	9b 80       	ldd	r9, Y+3	; 0x03
     ef6:	f2 2c       	mov	r15, r2
     ef8:	3b 2c       	mov	r3, r11
     efa:	ae 80       	ldd	r10, Y+6	; 0x06
     efc:	bf 80       	ldd	r11, Y+7	; 0x07
     efe:	27 2c       	mov	r2, r7
     f00:	68 84       	ldd	r6, Y+8	; 0x08
     f02:	79 84       	ldd	r7, Y+9	; 0x09
					GLCD_WriteCommand(GLCD, Page + Page_inc);	            /* Execute command for page change */
					Page_inc = Page_inc + 0.5;		                        /* Increment Page No. by half */
				}
			}
		}
		if (Y_Address > (1024 - (((Page_No) * 128) + FontWidth))) break;    /* Check Whether Total Display get overflowed */
     f04:	64 14       	cp	r6, r4
     f06:	75 04       	cpc	r7, r5
     f08:	08 f4       	brcc	.+2      	; 0xf0c <GLCD_WriteString+0x1a0>
     f0a:	ed c0       	rjmp	.+474    	; 0x10e6 <__EEPROM_REGION_LENGTH__+0xe6>
		
		if((font[((Str[Counter] - 32) * FontWidth) + 4]) == 0 || Str[Counter] == 32) /* Check whether character is SPACE or character last column is zero */
     f0c:	f6 01       	movw	r30, r12
     f0e:	5e 2d       	mov	r21, r14
     f10:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
     f14:	60 32       	cpi	r22, 0x20	; 32
     f16:	09 f4       	brne	.+2      	; 0xf1a <GLCD_WriteString+0x1ae>
     f18:	4d c0       	rjmp	.+154    	; 0xfb4 <GLCD_WriteString+0x248>
     f1a:	1b 82       	std	Y+3, r1	; 0x03
     f1c:	1a 82       	std	Y+2, r1	; 0x02
     f1e:	19 81       	ldd	r17, Y+1	; 0x01
     f20:	9b c0       	rjmp	.+310    	; 0x1058 <__EEPROM_REGION_LENGTH__+0x58>
		{
			for(Col = 0; Col < FontWidth; Col++)
			{
				GLCD_WriteData(GLCD, font[Str[Counter] - 32][Col]);	/* If yes then then print character */
     f22:	f6 01       	movw	r30, r12
     f24:	5e 2d       	mov	r21, r14
     f26:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
     f2a:	70 e0       	ldi	r23, 0x00	; 0
     f2c:	60 52       	subi	r22, 0x20	; 32
     f2e:	71 09       	sbc	r23, r1
     f30:	fb 01       	movw	r30, r22
     f32:	ee 0f       	add	r30, r30
     f34:	ff 1f       	adc	r31, r31
     f36:	ee 0f       	add	r30, r30
     f38:	ff 1f       	adc	r31, r31
     f3a:	e6 0f       	add	r30, r22
     f3c:	f7 1f       	adc	r31, r23
     f3e:	e0 50       	subi	r30, 0x00	; 0
     f40:	f6 4f       	sbci	r31, 0xF6	; 246
     f42:	2a 81       	ldd	r18, Y+2	; 0x02
     f44:	3b 81       	ldd	r19, Y+3	; 0x03
     f46:	e2 0f       	add	r30, r18
     f48:	f3 1f       	adc	r31, r19
     f4a:	60 81       	ld	r22, Z
     f4c:	c4 01       	movw	r24, r8
     f4e:	0e 94 96 0c 	call	0x192c	; 0x192c <GLCD_WriteData>
				if((Y_Address + 1) % 64 == 0)			           	/* check whether it gets overflowed  from either half of side */
     f52:	3f ef       	ldi	r19, 0xFF	; 255
     f54:	43 1a       	sub	r4, r19
     f56:	53 0a       	sbc	r5, r19
     f58:	c2 01       	movw	r24, r4
     f5a:	8f 73       	andi	r24, 0x3F	; 63
     f5c:	99 27       	eor	r25, r25
     f5e:	89 2b       	or	r24, r25
     f60:	19 f5       	brne	.+70     	; 0xfa8 <GLCD_WriteString+0x23c>
				{
					GLCD_Toggle_CS(GLCD);
     f62:	c4 01       	movw	r24, r8
     f64:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <GLCD_Toggle_CS>
					GLCD_WriteCommand(GLCD, (Page + Page_inc));	/* Execute command for page change */
     f68:	2c 81       	ldd	r18, Y+4	; 0x04
     f6a:	3d 81       	ldd	r19, Y+5	; 0x05
     f6c:	b9 01       	movw	r22, r18
     f6e:	80 e0       	ldi	r24, 0x00	; 0
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <__floatunsisf>
     f76:	2f 2d       	mov	r18, r15
     f78:	33 2d       	mov	r19, r3
     f7a:	42 2d       	mov	r20, r2
     f7c:	51 2f       	mov	r21, r17
     f7e:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
     f82:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <__fixunssfsi>
     f86:	c4 01       	movw	r24, r8
     f88:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
					Page_inc = Page_inc + 0.5;		/* Increment Page No. by half */
     f8c:	20 e0       	ldi	r18, 0x00	; 0
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	40 e0       	ldi	r20, 0x00	; 0
     f92:	5f e3       	ldi	r21, 0x3F	; 63
     f94:	6f 2d       	mov	r22, r15
     f96:	73 2d       	mov	r23, r3
     f98:	82 2d       	mov	r24, r2
     f9a:	91 2f       	mov	r25, r17
     f9c:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
     fa0:	f6 2e       	mov	r15, r22
     fa2:	37 2e       	mov	r3, r23
     fa4:	28 2e       	mov	r2, r24
     fa6:	19 2f       	mov	r17, r25
		}
		if (Y_Address > (1024 - (((Page_No) * 128) + FontWidth))) break;    /* Check Whether Total Display get overflowed */
		
		if((font[((Str[Counter] - 32) * FontWidth) + 4]) == 0 || Str[Counter] == 32) /* Check whether character is SPACE or character last column is zero */
		{
			for(Col = 0; Col < FontWidth; Col++)
     fa8:	8a 81       	ldd	r24, Y+2	; 0x02
     faa:	9b 81       	ldd	r25, Y+3	; 0x03
     fac:	01 96       	adiw	r24, 0x01	; 1
     fae:	9b 83       	std	Y+3, r25	; 0x03
     fb0:	8a 83       	std	Y+2, r24	; 0x02
     fb2:	03 c0       	rjmp	.+6      	; 0xfba <GLCD_WriteString+0x24e>
     fb4:	1b 82       	std	Y+3, r1	; 0x03
     fb6:	1a 82       	std	Y+2, r1	; 0x02
     fb8:	19 81       	ldd	r17, Y+1	; 0x01
     fba:	8a 81       	ldd	r24, Y+2	; 0x02
     fbc:	9b 81       	ldd	r25, Y+3	; 0x03
     fbe:	05 97       	sbiw	r24, 0x05	; 5
     fc0:	08 f4       	brcc	.+2      	; 0xfc4 <GLCD_WriteString+0x258>
     fc2:	af cf       	rjmp	.-162    	; 0xf22 <GLCD_WriteString+0x1b6>
     fc4:	19 83       	std	Y+1, r17	; 0x01
     fc6:	7e c0       	rjmp	.+252    	; 0x10c4 <__EEPROM_REGION_LENGTH__+0xc4>
		}
		else										/* If character is not SPACE or character last column is not zero */
		{
			for(Col = 0; Col < FontWidth; Col++)
			{
				GLCD_WriteData(GLCD, font[Str[Counter] - 32][Col]); /* Then continue to print hat char */
     fc8:	f6 01       	movw	r30, r12
     fca:	5e 2d       	mov	r21, r14
     fcc:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
     fd0:	70 e0       	ldi	r23, 0x00	; 0
     fd2:	60 52       	subi	r22, 0x20	; 32
     fd4:	71 09       	sbc	r23, r1
     fd6:	fb 01       	movw	r30, r22
     fd8:	ee 0f       	add	r30, r30
     fda:	ff 1f       	adc	r31, r31
     fdc:	ee 0f       	add	r30, r30
     fde:	ff 1f       	adc	r31, r31
     fe0:	e6 0f       	add	r30, r22
     fe2:	f7 1f       	adc	r31, r23
     fe4:	e0 50       	subi	r30, 0x00	; 0
     fe6:	f6 4f       	sbci	r31, 0xF6	; 246
     fe8:	2a 81       	ldd	r18, Y+2	; 0x02
     fea:	3b 81       	ldd	r19, Y+3	; 0x03
     fec:	e2 0f       	add	r30, r18
     fee:	f3 1f       	adc	r31, r19
     ff0:	60 81       	ld	r22, Z
     ff2:	c4 01       	movw	r24, r8
     ff4:	0e 94 96 0c 	call	0x192c	; 0x192c <GLCD_WriteData>
				if((Y_Address + 1) % 64 == 0)				/* check whether it gets overflowed  from either half of side */
     ff8:	3f ef       	ldi	r19, 0xFF	; 255
     ffa:	43 1a       	sub	r4, r19
     ffc:	53 0a       	sbc	r5, r19
     ffe:	c2 01       	movw	r24, r4
    1000:	8f 73       	andi	r24, 0x3F	; 63
    1002:	99 27       	eor	r25, r25
    1004:	89 2b       	or	r24, r25
    1006:	19 f5       	brne	.+70     	; 0x104e <__EEPROM_REGION_LENGTH__+0x4e>
				{
					GLCD_Toggle_CS(GLCD);
    1008:	c4 01       	movw	r24, r8
    100a:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <GLCD_Toggle_CS>
					GLCD_WriteCommand(GLCD, (Page+Page_inc));	/* Execute command for page change */
    100e:	2c 81       	ldd	r18, Y+4	; 0x04
    1010:	3d 81       	ldd	r19, Y+5	; 0x05
    1012:	b9 01       	movw	r22, r18
    1014:	80 e0       	ldi	r24, 0x00	; 0
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <__floatunsisf>
    101c:	2f 2d       	mov	r18, r15
    101e:	33 2d       	mov	r19, r3
    1020:	42 2d       	mov	r20, r2
    1022:	51 2f       	mov	r21, r17
    1024:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
    1028:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <__fixunssfsi>
    102c:	c4 01       	movw	r24, r8
    102e:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
					Page_inc = Page_inc + 0.5;		/* Increment Page No. by half */
    1032:	20 e0       	ldi	r18, 0x00	; 0
    1034:	30 e0       	ldi	r19, 0x00	; 0
    1036:	40 e0       	ldi	r20, 0x00	; 0
    1038:	5f e3       	ldi	r21, 0x3F	; 63
    103a:	6f 2d       	mov	r22, r15
    103c:	73 2d       	mov	r23, r3
    103e:	82 2d       	mov	r24, r2
    1040:	91 2f       	mov	r25, r17
    1042:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
    1046:	f6 2e       	mov	r15, r22
    1048:	37 2e       	mov	r3, r23
    104a:	28 2e       	mov	r2, r24
    104c:	19 2f       	mov	r17, r25
				Y_Address++;						/* Increment Y_address count per column */
			}
		}
		else										/* If character is not SPACE or character last column is not zero */
		{
			for(Col = 0; Col < FontWidth; Col++)
    104e:	8a 81       	ldd	r24, Y+2	; 0x02
    1050:	9b 81       	ldd	r25, Y+3	; 0x03
    1052:	01 96       	adiw	r24, 0x01	; 1
    1054:	9b 83       	std	Y+3, r25	; 0x03
    1056:	8a 83       	std	Y+2, r24	; 0x02
    1058:	2a 81       	ldd	r18, Y+2	; 0x02
    105a:	3b 81       	ldd	r19, Y+3	; 0x03
    105c:	25 30       	cpi	r18, 0x05	; 5
    105e:	31 05       	cpc	r19, r1
    1060:	08 f4       	brcc	.+2      	; 0x1064 <__EEPROM_REGION_LENGTH__+0x64>
    1062:	b2 cf       	rjmp	.-156    	; 0xfc8 <GLCD_WriteString+0x25c>
    1064:	19 83       	std	Y+1, r17	; 0x01
					GLCD_WriteCommand(GLCD, (Page+Page_inc));	/* Execute command for page change */
					Page_inc = Page_inc + 0.5;		/* Increment Page No. by half */
				}
				Y_Address++;						/* Increment Y_address count per column */
			}
			GLCD_WriteData(GLCD, 0);							/* Add one column of zero to print next character next of zero */
    1066:	60 e0       	ldi	r22, 0x00	; 0
    1068:	c4 01       	movw	r24, r8
    106a:	0e 94 96 0c 	call	0x192c	; 0x192c <GLCD_WriteData>
			Y_Address++;							/* Increment Y_address count for last added zero */
    106e:	3f ef       	ldi	r19, 0xFF	; 255
    1070:	43 1a       	sub	r4, r19
    1072:	53 0a       	sbc	r5, r19
			if((Y_Address) % 64 == 0)					/* check whether it gets overflowed  from either half of side */
    1074:	c2 01       	movw	r24, r4
    1076:	8f 73       	andi	r24, 0x3F	; 63
    1078:	99 27       	eor	r25, r25
    107a:	89 2b       	or	r24, r25
    107c:	19 f5       	brne	.+70     	; 0x10c4 <__EEPROM_REGION_LENGTH__+0xc4>
			{
				GLCD_Toggle_CS(GLCD);
    107e:	c4 01       	movw	r24, r8
    1080:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <GLCD_Toggle_CS>
				GLCD_WriteCommand(GLCD, (Page+Page_inc));		/* Execute command for page change */
    1084:	2c 81       	ldd	r18, Y+4	; 0x04
    1086:	3d 81       	ldd	r19, Y+5	; 0x05
    1088:	b9 01       	movw	r22, r18
    108a:	80 e0       	ldi	r24, 0x00	; 0
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <__floatunsisf>
    1092:	2f 2d       	mov	r18, r15
    1094:	33 2d       	mov	r19, r3
    1096:	42 2d       	mov	r20, r2
    1098:	59 81       	ldd	r21, Y+1	; 0x01
    109a:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
    109e:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <__fixunssfsi>
    10a2:	c4 01       	movw	r24, r8
    10a4:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
				Page_inc = Page_inc + 0.5;			/* Increment Page No. by half */
    10a8:	20 e0       	ldi	r18, 0x00	; 0
    10aa:	30 e0       	ldi	r19, 0x00	; 0
    10ac:	40 e0       	ldi	r20, 0x00	; 0
    10ae:	5f e3       	ldi	r21, 0x3F	; 63
    10b0:	6f 2d       	mov	r22, r15
    10b2:	73 2d       	mov	r23, r3
    10b4:	82 2d       	mov	r24, r2
    10b6:	99 81       	ldd	r25, Y+1	; 0x01
    10b8:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
    10bc:	f6 2e       	mov	r15, r22
    10be:	37 2e       	mov	r3, r23
    10c0:	28 2e       	mov	r2, r24
    10c2:	99 83       	std	Y+1, r25	; 0x01

    DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
    DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), LOW);
	
	GLCD_WriteCommand(GLCD, Page);          // Set the page address
	for (Counter = 0; Str[Counter] != 0; Counter++)
    10c4:	3f ef       	ldi	r19, 0xFF	; 255
    10c6:	a3 1a       	sub	r10, r19
    10c8:	b3 0a       	sbc	r11, r19
    10ca:	cc 84       	ldd	r12, Y+12	; 0x0c
    10cc:	dd 84       	ldd	r13, Y+13	; 0x0d
    10ce:	ee 84       	ldd	r14, Y+14	; 0x0e
    10d0:	ca 0c       	add	r12, r10
    10d2:	db 1c       	adc	r13, r11
    10d4:	e1 1c       	adc	r14, r1
    10d6:	b7 fc       	sbrc	r11, 7
    10d8:	ea 94       	dec	r14
    10da:	f6 01       	movw	r30, r12
    10dc:	5e 2d       	mov	r21, r14
    10de:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    10e2:	61 11       	cpse	r22, r1
    10e4:	90 ce       	rjmp	.-736    	; 0xe06 <GLCD_WriteString+0x9a>
				GLCD_WriteCommand(GLCD, (Page+Page_inc));		/* Execute command for page change */
				Page_inc = Page_inc + 0.5;			/* Increment Page No. by half */
			}
		}
	}
	GLCD_WriteCommand(GLCD, 0x40);								/* Set Y address (column=0) */	
    10e6:	60 e4       	ldi	r22, 0x40	; 64
    10e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    10ea:	98 89       	ldd	r25, Y+16	; 0x10
    10ec:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
}
    10f0:	62 96       	adiw	r28, 0x12	; 18
    10f2:	0f b6       	in	r0, 0x3f	; 63
    10f4:	f8 94       	cli
    10f6:	de bf       	out	0x3e, r29	; 62
    10f8:	0f be       	out	0x3f, r0	; 63
    10fa:	cd bf       	out	0x3d, r28	; 61
    10fc:	df 91       	pop	r29
    10fe:	cf 91       	pop	r28
    1100:	1f 91       	pop	r17
    1102:	0f 91       	pop	r16
    1104:	ff 90       	pop	r15
    1106:	ef 90       	pop	r14
    1108:	df 90       	pop	r13
    110a:	cf 90       	pop	r12
    110c:	bf 90       	pop	r11
    110e:	af 90       	pop	r10
    1110:	9f 90       	pop	r9
    1112:	8f 90       	pop	r8
    1114:	7f 90       	pop	r7
    1116:	6f 90       	pop	r6
    1118:	5f 90       	pop	r5
    111a:	4f 90       	pop	r4
    111c:	3f 90       	pop	r3
    111e:	2f 90       	pop	r2
    1120:	08 95       	ret

Disassembly of section .text.GLCD_DrawBitmap:

00001308 <GLCD_DrawBitmap>:

void GLCD_DrawBitmap(GLCD_Config_t* GLCD, const char *Bitmap)					/* GLCD string write function */
{
    1308:	2f 92       	push	r2
    130a:	3f 92       	push	r3
    130c:	4f 92       	push	r4
    130e:	5f 92       	push	r5
    1310:	6f 92       	push	r6
    1312:	7f 92       	push	r7
    1314:	8f 92       	push	r8
    1316:	cf 92       	push	r12
    1318:	df 92       	push	r13
    131a:	ef 92       	push	r14
    131c:	ff 92       	push	r15
    131e:	0f 93       	push	r16
    1320:	1f 93       	push	r17
    1322:	cf 93       	push	r28
    1324:	df 93       	push	r29
    1326:	8c 01       	movw	r16, r24
    1328:	3a 01       	movw	r6, r20
    132a:	86 2e       	mov	r8, r22
	int column, page, page_add = 0xB8, k = 0;
	float page_inc = 0.5;
	char byte;
	/* Select first left half of display to start print */
	DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
    132c:	bc 01       	movw	r22, r24
    132e:	6a 5f       	subi	r22, 0xFA	; 250
    1330:	7f 4f       	sbci	r23, 0xFF	; 255
    1332:	80 e8       	ldi	r24, 0x80	; 128
    1334:	41 e0       	ldi	r20, 0x01	; 1
    1336:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
	DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), LOW);	
    133a:	b8 01       	movw	r22, r16
    133c:	68 5f       	subi	r22, 0xF8	; 248
    133e:	7f 4f       	sbci	r23, 0xFF	; 255
    1340:	80 e8       	ldi	r24, 0x80	; 128
    1342:	40 e0       	ldi	r20, 0x00	; 0
    1344:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
}

void GLCD_DrawBitmap(GLCD_Config_t* GLCD, const char *Bitmap)					/* GLCD string write function */
{
	int column, page, page_add = 0xB8, k = 0;
	float page_inc = 0.5;
    1348:	0f 2e       	mov	r0, r31
    134a:	21 2c       	mov	r2, r1
    134c:	31 2c       	mov	r3, r1
    134e:	41 2c       	mov	r4, r1
    1350:	ff e3       	ldi	r31, 0x3F	; 63
    1352:	5f 2e       	mov	r5, r31
    1354:	f0 2d       	mov	r31, r0
	GLCD_WriteCommand(GLCD, 0x40);								/* Set Y address (column=0) */	
}

void GLCD_DrawBitmap(GLCD_Config_t* GLCD, const char *Bitmap)					/* GLCD string write function */
{
	int column, page, page_add = 0xB8, k = 0;
    1356:	e1 2c       	mov	r14, r1
    1358:	f1 2c       	mov	r15, r1
	char byte;
	/* Select first left half of display to start print */
	DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
	DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), LOW);	
	
	for(page = 0; page < 16; page++)										    /* Print 16 pages i.e. 8 page of each half of display */
    135a:	c1 2c       	mov	r12, r1
    135c:	d1 2c       	mov	r13, r1
    135e:	38 c0       	rjmp	.+112    	; 0x13d0 <GLCD_DrawBitmap+0xc8>
	{
		for(column = 0; column < 64; column++)
		{
			byte = pgm_read_byte(&Bitmap[k + column]);
    1360:	ce 01       	movw	r24, r28
    1362:	8e 0d       	add	r24, r14
    1364:	9f 1d       	adc	r25, r15
    1366:	48 2d       	mov	r20, r8
    1368:	93 01       	movw	r18, r6
    136a:	28 0f       	add	r18, r24
    136c:	39 1f       	adc	r19, r25
    136e:	41 1d       	adc	r20, r1
    1370:	97 fd       	sbrc	r25, 7
    1372:	4a 95       	dec	r20
    1374:	a4 2f       	mov	r26, r20
    1376:	c9 01       	movw	r24, r18
    1378:	fc 01       	movw	r30, r24
    137a:	64 91       	lpm	r22, Z
			GLCD_WriteData(GLCD, byte); 		          		     			/* Print 64 column of each page */
    137c:	c8 01       	movw	r24, r16
    137e:	0e 94 96 0c 	call	0x192c	; 0x192c <GLCD_WriteData>
	DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
	DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), LOW);	
	
	for(page = 0; page < 16; page++)										    /* Print 16 pages i.e. 8 page of each half of display */
	{
		for(column = 0; column < 64; column++)
    1382:	21 96       	adiw	r28, 0x01	; 1
    1384:	02 c0       	rjmp	.+4      	; 0x138a <GLCD_DrawBitmap+0x82>
    1386:	c0 e0       	ldi	r28, 0x00	; 0
    1388:	d0 e0       	ldi	r29, 0x00	; 0
    138a:	c0 34       	cpi	r28, 0x40	; 64
    138c:	d1 05       	cpc	r29, r1
    138e:	44 f3       	brlt	.-48     	; 0x1360 <GLCD_DrawBitmap+0x58>
		{
			byte = pgm_read_byte(&Bitmap[k + column]);
			GLCD_WriteData(GLCD, byte); 		          		     			/* Print 64 column of each page */
		}
		GLCD_Toggle_CS(GLCD);
    1390:	c8 01       	movw	r24, r16
    1392:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <GLCD_Toggle_CS>
		
		GLCD_WriteCommand(GLCD, (page_add + page_inc));		                	/* Increment page address by 1 each after two page successful write */
    1396:	20 e0       	ldi	r18, 0x00	; 0
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	48 e3       	ldi	r20, 0x38	; 56
    139c:	53 e4       	ldi	r21, 0x43	; 67
    139e:	c2 01       	movw	r24, r4
    13a0:	b1 01       	movw	r22, r2
    13a2:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
    13a6:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <__fixunssfsi>
    13aa:	c8 01       	movw	r24, r16
    13ac:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
		page_inc = page_inc + 0.5;
    13b0:	20 e0       	ldi	r18, 0x00	; 0
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	40 e0       	ldi	r20, 0x00	; 0
    13b6:	5f e3       	ldi	r21, 0x3F	; 63
    13b8:	c2 01       	movw	r24, r4
    13ba:	b1 01       	movw	r22, r2
    13bc:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__addsf3>
    13c0:	1b 01       	movw	r2, r22
    13c2:	2c 01       	movw	r4, r24
		k = k + 64;																/* Increment pointer by 64 after each page print */
    13c4:	f0 e4       	ldi	r31, 0x40	; 64
    13c6:	ef 0e       	add	r14, r31
    13c8:	f1 1c       	adc	r15, r1
	char byte;
	/* Select first left half of display to start print */
	DIO_PinWrite(&(GLCD->GLCD_CS1_PIN), HIGH);
	DIO_PinWrite(&(GLCD->GLCD_CS2_PIN), LOW);	
	
	for(page = 0; page < 16; page++)										    /* Print 16 pages i.e. 8 page of each half of display */
    13ca:	2f ef       	ldi	r18, 0xFF	; 255
    13cc:	c2 1a       	sub	r12, r18
    13ce:	d2 0a       	sbc	r13, r18
    13d0:	30 e1       	ldi	r19, 0x10	; 16
    13d2:	c3 16       	cp	r12, r19
    13d4:	d1 04       	cpc	r13, r1
    13d6:	bc f2       	brlt	.-82     	; 0x1386 <GLCD_DrawBitmap+0x7e>
		
		GLCD_WriteCommand(GLCD, (page_add + page_inc));		                	/* Increment page address by 1 each after two page successful write */
		page_inc = page_inc + 0.5;
		k = k + 64;																/* Increment pointer by 64 after each page print */
	}
	GLCD_WriteCommand(GLCD, 0x40);												/* Set Y address (column=0) */
    13d8:	60 e4       	ldi	r22, 0x40	; 64
    13da:	c8 01       	movw	r24, r16
    13dc:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
	GLCD_WriteCommand(GLCD, 0xB8);												/* Set x address (page=0) */
    13e0:	68 eb       	ldi	r22, 0xB8	; 184
    13e2:	c8 01       	movw	r24, r16
    13e4:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GLCD_WriteCommand>
}
    13e8:	df 91       	pop	r29
    13ea:	cf 91       	pop	r28
    13ec:	1f 91       	pop	r17
    13ee:	0f 91       	pop	r16
    13f0:	ff 90       	pop	r15
    13f2:	ef 90       	pop	r14
    13f4:	df 90       	pop	r13
    13f6:	cf 90       	pop	r12
    13f8:	8f 90       	pop	r8
    13fa:	7f 90       	pop	r7
    13fc:	6f 90       	pop	r6
    13fe:	5f 90       	pop	r5
    1400:	4f 90       	pop	r4
    1402:	3f 90       	pop	r3
    1404:	2f 90       	pop	r2
    1406:	08 95       	ret

Disassembly of section .text.__vector_29:

00001ea8 <__vector_29>:
	*ADC_Result = ADCL_REG | (ADCH_REG << 8);

	return E_OK;
}
ISR(ADC_vect)
{
    1ea8:	1f 92       	push	r1
    1eaa:	0f 92       	push	r0
    1eac:	0f b6       	in	r0, 0x3f	; 63
    1eae:	0f 92       	push	r0
    1eb0:	11 24       	eor	r1, r1
    1eb2:	0b b6       	in	r0, 0x3b	; 59
    1eb4:	0f 92       	push	r0
    1eb6:	8f 93       	push	r24
    1eb8:	ef 93       	push	r30
    1eba:	ff 93       	push	r31
	SET_BIT(ADCSRA_REG, ADIF_Bit);
    1ebc:	ea e7       	ldi	r30, 0x7A	; 122
    1ebe:	f0 e0       	ldi	r31, 0x00	; 0
    1ec0:	80 81       	ld	r24, Z
    1ec2:	80 61       	ori	r24, 0x10	; 16
    1ec4:	80 83       	st	Z, r24
    1ec6:	ff 91       	pop	r31
    1ec8:	ef 91       	pop	r30
    1eca:	8f 91       	pop	r24
    1ecc:	0f 90       	pop	r0
    1ece:	0b be       	out	0x3b, r0	; 59
    1ed0:	0f 90       	pop	r0
    1ed2:	0f be       	out	0x3f, r0	; 63
    1ed4:	0f 90       	pop	r0
    1ed6:	1f 90       	pop	r1
    1ed8:	18 95       	reti

Disassembly of section .text.DIO_PinWrite:

000016ac <DIO_PinWrite>:
    else
    {
        *Logic = READ_BIT(*PIN_REG[Pin_Config->PORTx],Pin_Config->PINx);
    }
    return ret;
}
    16ac:	cf 92       	push	r12
    16ae:	df 92       	push	r13
    16b0:	ef 92       	push	r14
    16b2:	6b 01       	movw	r12, r22
    16b4:	e8 2e       	mov	r14, r24
    16b6:	61 15       	cp	r22, r1
    16b8:	71 05       	cpc	r23, r1
    16ba:	81 05       	cpc	r24, r1
    16bc:	09 f4       	brne	.+2      	; 0x16c0 <DIO_PinWrite+0x14>
    16be:	42 c0       	rjmp	.+132    	; 0x1744 <DIO_PinWrite+0x98>
    16c0:	fb 01       	movw	r30, r22
    16c2:	5e 2d       	mov	r21, r14
    16c4:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    16c8:	62 95       	swap	r22
    16ca:	6f 70       	andi	r22, 0x0F	; 15
    16cc:	67 70       	andi	r22, 0x07	; 7
    16ce:	86 2f       	mov	r24, r22
    16d0:	f6 01       	movw	r30, r12
    16d2:	5e 2d       	mov	r21, r14
    16d4:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    16d8:	6f 70       	andi	r22, 0x0F	; 15
    16da:	70 e0       	ldi	r23, 0x00	; 0
    16dc:	6b 30       	cpi	r22, 0x0B	; 11
    16de:	71 05       	cpc	r23, r1
    16e0:	9c f5       	brge	.+102    	; 0x1748 <DIO_PinWrite+0x9c>
    16e2:	44 23       	and	r20, r20
    16e4:	c1 f0       	breq	.+48     	; 0x1716 <DIO_PinWrite+0x6a>
    16e6:	41 30       	cpi	r20, 0x01	; 1
    16e8:	89 f5       	brne	.+98     	; 0x174c <DIO_PinWrite+0xa0>
    16ea:	66 0f       	add	r22, r22
    16ec:	77 1f       	adc	r23, r23
    16ee:	fb 01       	movw	r30, r22
    16f0:	e1 50       	subi	r30, 0x01	; 1
    16f2:	f3 4f       	sbci	r31, 0xF3	; 243
    16f4:	01 90       	ld	r0, Z+
    16f6:	f0 81       	ld	r31, Z
    16f8:	e0 2d       	mov	r30, r0
    16fa:	40 81       	ld	r20, Z
    16fc:	21 e0       	ldi	r18, 0x01	; 1
    16fe:	30 e0       	ldi	r19, 0x00	; 0
    1700:	b9 01       	movw	r22, r18
    1702:	02 c0       	rjmp	.+4      	; 0x1708 <DIO_PinWrite+0x5c>
    1704:	66 0f       	add	r22, r22
    1706:	77 1f       	adc	r23, r23
    1708:	8a 95       	dec	r24
    170a:	e2 f7       	brpl	.-8      	; 0x1704 <DIO_PinWrite+0x58>
    170c:	cb 01       	movw	r24, r22
    170e:	84 2b       	or	r24, r20
    1710:	80 83       	st	Z, r24
    1712:	81 e0       	ldi	r24, 0x01	; 1
    1714:	1c c0       	rjmp	.+56     	; 0x174e <DIO_PinWrite+0xa2>
    1716:	66 0f       	add	r22, r22
    1718:	77 1f       	adc	r23, r23
    171a:	fb 01       	movw	r30, r22
    171c:	e1 50       	subi	r30, 0x01	; 1
    171e:	f3 4f       	sbci	r31, 0xF3	; 243
    1720:	01 90       	ld	r0, Z+
    1722:	f0 81       	ld	r31, Z
    1724:	e0 2d       	mov	r30, r0
    1726:	40 81       	ld	r20, Z
    1728:	21 e0       	ldi	r18, 0x01	; 1
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	b9 01       	movw	r22, r18
    172e:	02 c0       	rjmp	.+4      	; 0x1734 <DIO_PinWrite+0x88>
    1730:	66 0f       	add	r22, r22
    1732:	77 1f       	adc	r23, r23
    1734:	8a 95       	dec	r24
    1736:	e2 f7       	brpl	.-8      	; 0x1730 <DIO_PinWrite+0x84>
    1738:	cb 01       	movw	r24, r22
    173a:	80 95       	com	r24
    173c:	84 23       	and	r24, r20
    173e:	80 83       	st	Z, r24
    1740:	81 e0       	ldi	r24, 0x01	; 1
    1742:	05 c0       	rjmp	.+10     	; 0x174e <DIO_PinWrite+0xa2>
    1744:	80 e0       	ldi	r24, 0x00	; 0
    1746:	03 c0       	rjmp	.+6      	; 0x174e <DIO_PinWrite+0xa2>
    1748:	80 e0       	ldi	r24, 0x00	; 0
    174a:	01 c0       	rjmp	.+2      	; 0x174e <DIO_PinWrite+0xa2>
    174c:	80 e0       	ldi	r24, 0x00	; 0
    174e:	ef 90       	pop	r14
    1750:	df 90       	pop	r13
    1752:	cf 90       	pop	r12
    1754:	08 95       	ret

Disassembly of section .text.DIO_PinDirSetup:

00001408 <DIO_PinDirSetup>:
    1408:	cf 92       	push	r12
    140a:	df 92       	push	r13
    140c:	ef 92       	push	r14
    140e:	9b 01       	movw	r18, r22
    1410:	48 2f       	mov	r20, r24
    1412:	61 15       	cp	r22, r1
    1414:	71 05       	cpc	r23, r1
    1416:	81 05       	cpc	r24, r1
    1418:	09 f4       	brne	.+2      	; 0x141c <DIO_PinDirSetup+0x14>
    141a:	66 c0       	rjmp	.+204    	; 0x14e8 <DIO_PinDirSetup+0xe0>
    141c:	fb 01       	movw	r30, r22
    141e:	54 2f       	mov	r21, r20
    1420:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    1424:	62 95       	swap	r22
    1426:	6f 70       	andi	r22, 0x0F	; 15
    1428:	67 70       	andi	r22, 0x07	; 7
    142a:	a6 2f       	mov	r26, r22
    142c:	f9 01       	movw	r30, r18
    142e:	54 2f       	mov	r21, r20
    1430:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    1434:	6f 70       	andi	r22, 0x0F	; 15
    1436:	86 2f       	mov	r24, r22
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	8b 30       	cpi	r24, 0x0B	; 11
    143c:	91 05       	cpc	r25, r1
    143e:	0c f0       	brlt	.+2      	; 0x1442 <DIO_PinDirSetup+0x3a>
    1440:	55 c0       	rjmp	.+170    	; 0x14ec <DIO_PinDirSetup+0xe4>
    1442:	69 01       	movw	r12, r18
    1444:	e4 2e       	mov	r14, r20
    1446:	f9 01       	movw	r30, r18
    1448:	5e 2d       	mov	r21, r14
    144a:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    144e:	67 fb       	bst	r22, 7
    1450:	66 27       	eor	r22, r22
    1452:	60 f9       	bld	r22, 0
    1454:	66 23       	and	r22, r22
    1456:	29 f1       	breq	.+74     	; 0x14a2 <DIO_PinDirSetup+0x9a>
    1458:	61 30       	cpi	r22, 0x01	; 1
    145a:	09 f0       	breq	.+2      	; 0x145e <DIO_PinDirSetup+0x56>
    145c:	49 c0       	rjmp	.+146    	; 0x14f0 <DIO_PinDirSetup+0xe8>
    145e:	88 0f       	add	r24, r24
    1460:	99 1f       	adc	r25, r25
    1462:	fc 01       	movw	r30, r24
    1464:	eb 5e       	subi	r30, 0xEB	; 235
    1466:	f2 4f       	sbci	r31, 0xF2	; 242
    1468:	01 90       	ld	r0, Z+
    146a:	f0 81       	ld	r31, Z
    146c:	e0 2d       	mov	r30, r0
    146e:	20 81       	ld	r18, Z
    1470:	81 e0       	ldi	r24, 0x01	; 1
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	02 c0       	rjmp	.+4      	; 0x147a <DIO_PinDirSetup+0x72>
    1476:	88 0f       	add	r24, r24
    1478:	99 1f       	adc	r25, r25
    147a:	aa 95       	dec	r26
    147c:	e2 f7       	brpl	.-8      	; 0x1476 <DIO_PinDirSetup+0x6e>
    147e:	82 2b       	or	r24, r18
    1480:	80 83       	st	Z, r24
    1482:	ae 2d       	mov	r26, r14
    1484:	c6 01       	movw	r24, r12
    1486:	01 96       	adiw	r24, 0x01	; 1
    1488:	a1 1d       	adc	r26, r1
    148a:	fc 01       	movw	r30, r24
    148c:	5a 2f       	mov	r21, r26
    148e:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    1492:	46 2f       	mov	r20, r22
    1494:	41 70       	andi	r20, 0x01	; 1
    1496:	8e 2d       	mov	r24, r14
    1498:	b6 01       	movw	r22, r12
    149a:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
    149e:	81 e0       	ldi	r24, 0x01	; 1
    14a0:	28 c0       	rjmp	.+80     	; 0x14f2 <DIO_PinDirSetup+0xea>
    14a2:	88 0f       	add	r24, r24
    14a4:	99 1f       	adc	r25, r25
    14a6:	fc 01       	movw	r30, r24
    14a8:	eb 5e       	subi	r30, 0xEB	; 235
    14aa:	f2 4f       	sbci	r31, 0xF2	; 242
    14ac:	01 90       	ld	r0, Z+
    14ae:	f0 81       	ld	r31, Z
    14b0:	e0 2d       	mov	r30, r0
    14b2:	20 81       	ld	r18, Z
    14b4:	81 e0       	ldi	r24, 0x01	; 1
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <DIO_PinDirSetup+0xb6>
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	aa 95       	dec	r26
    14c0:	e2 f7       	brpl	.-8      	; 0x14ba <DIO_PinDirSetup+0xb2>
    14c2:	80 95       	com	r24
    14c4:	82 23       	and	r24, r18
    14c6:	80 83       	st	Z, r24
    14c8:	ae 2d       	mov	r26, r14
    14ca:	c6 01       	movw	r24, r12
    14cc:	01 96       	adiw	r24, 0x01	; 1
    14ce:	a1 1d       	adc	r26, r1
    14d0:	fc 01       	movw	r30, r24
    14d2:	5a 2f       	mov	r21, r26
    14d4:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    14d8:	46 2f       	mov	r20, r22
    14da:	41 70       	andi	r20, 0x01	; 1
    14dc:	8e 2d       	mov	r24, r14
    14de:	b6 01       	movw	r22, r12
    14e0:	0e 94 56 0b 	call	0x16ac	; 0x16ac <DIO_PinWrite>
    14e4:	81 e0       	ldi	r24, 0x01	; 1
    14e6:	05 c0       	rjmp	.+10     	; 0x14f2 <DIO_PinDirSetup+0xea>
    14e8:	80 e0       	ldi	r24, 0x00	; 0
    14ea:	03 c0       	rjmp	.+6      	; 0x14f2 <DIO_PinDirSetup+0xea>
    14ec:	80 e0       	ldi	r24, 0x00	; 0
    14ee:	01 c0       	rjmp	.+2      	; 0x14f2 <DIO_PinDirSetup+0xea>
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	ef 90       	pop	r14
    14f4:	df 90       	pop	r13
    14f6:	cf 90       	pop	r12
    14f8:	08 95       	ret

Disassembly of section .text.DIO_PinToggle:

00001b14 <DIO_PinToggle>:
Std_ReturnType DIO_PinToggle(const DIO_PinConfig *Pin_Config)
{
    1b14:	9b 01       	movw	r18, r22
    1b16:	48 2f       	mov	r20, r24
    Std_ReturnType ret = E_OK;
    if ( NULL == Pin_Config || Pin_Config->PINx >= MAX_PIN_NUM || Pin_Config->PINx < 0 || Pin_Config->PORTx >= MAX_PORT_NUM || Pin_Config->PORTx < 0 ) ret = E_NOT_OK;
    1b18:	61 15       	cp	r22, r1
    1b1a:	71 05       	cpc	r23, r1
    1b1c:	81 05       	cpc	r24, r1
    1b1e:	39 f1       	breq	.+78     	; 0x1b6e <DIO_PinToggle+0x5a>
    1b20:	fb 01       	movw	r30, r22
    1b22:	54 2f       	mov	r21, r20
    1b24:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    1b28:	62 95       	swap	r22
    1b2a:	6f 70       	andi	r22, 0x0F	; 15
    1b2c:	67 70       	andi	r22, 0x07	; 7
    1b2e:	86 2f       	mov	r24, r22
    1b30:	f9 01       	movw	r30, r18
    1b32:	54 2f       	mov	r21, r20
    1b34:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <__xload_1>
    1b38:	6f 70       	andi	r22, 0x0F	; 15
    1b3a:	70 e0       	ldi	r23, 0x00	; 0
    1b3c:	6b 30       	cpi	r22, 0x0B	; 11
    1b3e:	71 05       	cpc	r23, r1
    1b40:	c4 f4       	brge	.+48     	; 0x1b72 <DIO_PinToggle+0x5e>
    else
    {
        TOGGLE_BIT(*PORT_REG[Pin_Config->PORTx],Pin_Config->PINx);
    1b42:	66 0f       	add	r22, r22
    1b44:	77 1f       	adc	r23, r23
    1b46:	fb 01       	movw	r30, r22
    1b48:	e1 50       	subi	r30, 0x01	; 1
    1b4a:	f3 4f       	sbci	r31, 0xF3	; 243
    1b4c:	01 90       	ld	r0, Z+
    1b4e:	f0 81       	ld	r31, Z
    1b50:	e0 2d       	mov	r30, r0
    1b52:	40 81       	ld	r20, Z
    1b54:	21 e0       	ldi	r18, 0x01	; 1
    1b56:	30 e0       	ldi	r19, 0x00	; 0
    1b58:	b9 01       	movw	r22, r18
    1b5a:	02 c0       	rjmp	.+4      	; 0x1b60 <DIO_PinToggle+0x4c>
    1b5c:	66 0f       	add	r22, r22
    1b5e:	77 1f       	adc	r23, r23
    1b60:	8a 95       	dec	r24
    1b62:	e2 f7       	brpl	.-8      	; 0x1b5c <DIO_PinToggle+0x48>
    1b64:	cb 01       	movw	r24, r22
    1b66:	84 27       	eor	r24, r20
    1b68:	80 83       	st	Z, r24
    }
    return ret;
}
Std_ReturnType DIO_PinToggle(const DIO_PinConfig *Pin_Config)
{
    Std_ReturnType ret = E_OK;
    1b6a:	81 e0       	ldi	r24, 0x01	; 1
    1b6c:	08 95       	ret
    if ( NULL == Pin_Config || Pin_Config->PINx >= MAX_PIN_NUM || Pin_Config->PINx < 0 || Pin_Config->PORTx >= MAX_PORT_NUM || Pin_Config->PORTx < 0 ) ret = E_NOT_OK;
    1b6e:	80 e0       	ldi	r24, 0x00	; 0
    1b70:	08 95       	ret
    1b72:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        TOGGLE_BIT(*PORT_REG[Pin_Config->PORTx],Pin_Config->PINx);
    }
    return ret;
}
    1b74:	08 95       	ret

Disassembly of section .text.__vector_24:

000014fa <__vector_24>:
	SPI_TX_BufferTail = 0;
	return E_OK;
}

ISR(SPI_STC_vect)
{
    14fa:	1f 92       	push	r1
    14fc:	0f 92       	push	r0
    14fe:	0f b6       	in	r0, 0x3f	; 63
    1500:	0f 92       	push	r0
    1502:	11 24       	eor	r1, r1
    1504:	0b b6       	in	r0, 0x3b	; 59
    1506:	0f 92       	push	r0
    1508:	2f 93       	push	r18
    150a:	3f 93       	push	r19
    150c:	8f 93       	push	r24
    150e:	9f 93       	push	r25
    1510:	ef 93       	push	r30
    1512:	ff 93       	push	r31
	if (SPCR_REG & (1 << MSTR_BIT))    /* Master */
    1514:	0c b4       	in	r0, 0x2c	; 44
    1516:	04 fe       	sbrs	r0, 4
    1518:	1b c0       	rjmp	.+54     	; 0x1550 <__vector_24+0x56>
	{
		if ( SPI_OperationMode == SPI_MasterReceiveOperation )
    151a:	80 91 53 0d 	lds	r24, 0x0D53	; 0x800d53 <SPI_OperationMode>
    151e:	81 30       	cpi	r24, 0x01	; 1
    1520:	19 f4       	brne	.+6      	; 0x1528 <__vector_24+0x2e>
		{
			RX_DataIsReady = TRUE;
    1522:	80 93 55 0d 	sts	0x0D55, r24	; 0x800d55 <RX_DataIsReady>
    1526:	4e c0       	rjmp	.+156    	; 0x15c4 <__vector_24+0xca>
		}
		else if ( SPI_OperationMode == SPI_MasterSendOperation )
    1528:	80 91 53 0d 	lds	r24, 0x0D53	; 0x800d53 <SPI_OperationMode>
    152c:	83 30       	cpi	r24, 0x03	; 3
    152e:	09 f0       	breq	.+2      	; 0x1532 <__vector_24+0x38>
    1530:	49 c0       	rjmp	.+146    	; 0x15c4 <__vector_24+0xca>
		{
			TX_DataIsAvailable = FALSE;
    1532:	10 92 54 0d 	sts	0x0D54, r1	; 0x800d54 <TX_DataIsAvailable>
			SPI_TX_BufferTail = (SPI_TX_BufferTail + 1) % SPI_TX_BUFFER_SIZE;
    1536:	80 91 56 0d 	lds	r24, 0x0D56	; 0x800d56 <SPI_TX_BufferTail>
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	01 96       	adiw	r24, 0x01	; 1
    153e:	90 78       	andi	r25, 0x80	; 128
    1540:	99 23       	and	r25, r25
    1542:	1c f4       	brge	.+6      	; 0x154a <__vector_24+0x50>
    1544:	01 97       	sbiw	r24, 0x01	; 1
    1546:	9f 6f       	ori	r25, 0xFF	; 255
    1548:	01 96       	adiw	r24, 0x01	; 1
    154a:	80 93 56 0d 	sts	0x0D56, r24	; 0x800d56 <SPI_TX_BufferTail>
    154e:	3a c0       	rjmp	.+116    	; 0x15c4 <__vector_24+0xca>
		}
	}
	else                                /* Slave */
	{
		if ( SPI_OperationMode == SPI_SlaveReceiveOperation )
    1550:	80 91 53 0d 	lds	r24, 0x0D53	; 0x800d53 <SPI_OperationMode>
    1554:	82 30       	cpi	r24, 0x02	; 2
    1556:	21 f5       	brne	.+72     	; 0x15a0 <__vector_24+0xa6>
		{
			if (((SPI_RX_BufferHead + 1) % SPI_RX_BUFFER_SIZE) != SPI_RX_BufferTail)
    1558:	80 91 58 0d 	lds	r24, 0x0D58	; 0x800d58 <SPI_RX_BufferHead>
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	01 96       	adiw	r24, 0x01	; 1
    1560:	90 78       	andi	r25, 0x80	; 128
    1562:	99 23       	and	r25, r25
    1564:	1c f4       	brge	.+6      	; 0x156c <__vector_24+0x72>
    1566:	01 97       	sbiw	r24, 0x01	; 1
    1568:	9f 6f       	ori	r25, 0xFF	; 255
    156a:	01 96       	adiw	r24, 0x01	; 1
    156c:	20 91 57 0d 	lds	r18, 0x0D57	; 0x800d57 <SPI_RX_BufferTail>
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	82 17       	cp	r24, r18
    1574:	93 07       	cpc	r25, r19
    1576:	31 f1       	breq	.+76     	; 0x15c4 <__vector_24+0xca>
			{
				SPI_RX_Buffer[SPI_RX_BufferHead] = SPDR_REG;
    1578:	e0 91 58 0d 	lds	r30, 0x0D58	; 0x800d58 <SPI_RX_BufferHead>
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	8e b5       	in	r24, 0x2e	; 46
    1580:	e0 52       	subi	r30, 0x20	; 32
    1582:	f4 4f       	sbci	r31, 0xF4	; 244
    1584:	80 83       	st	Z, r24
				SPI_RX_BufferHead = (SPI_RX_BufferHead + 1) % SPI_RX_BUFFER_SIZE;
    1586:	80 91 58 0d 	lds	r24, 0x0D58	; 0x800d58 <SPI_RX_BufferHead>
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	01 96       	adiw	r24, 0x01	; 1
    158e:	90 78       	andi	r25, 0x80	; 128
    1590:	99 23       	and	r25, r25
    1592:	1c f4       	brge	.+6      	; 0x159a <__vector_24+0xa0>
    1594:	01 97       	sbiw	r24, 0x01	; 1
    1596:	9f 6f       	ori	r25, 0xFF	; 255
    1598:	01 96       	adiw	r24, 0x01	; 1
    159a:	80 93 58 0d 	sts	0x0D58, r24	; 0x800d58 <SPI_RX_BufferHead>
    159e:	12 c0       	rjmp	.+36     	; 0x15c4 <__vector_24+0xca>
			}
		}
		else if ( SPI_OperationMode == SPI_MasterSendOperation )
    15a0:	80 91 53 0d 	lds	r24, 0x0D53	; 0x800d53 <SPI_OperationMode>
    15a4:	83 30       	cpi	r24, 0x03	; 3
    15a6:	71 f4       	brne	.+28     	; 0x15c4 <__vector_24+0xca>
		{
			TX_DataIsAvailable = FALSE;
    15a8:	10 92 54 0d 	sts	0x0D54, r1	; 0x800d54 <TX_DataIsAvailable>
			SPI_TX_BufferTail = (SPI_TX_BufferTail + 1) % SPI_TX_BUFFER_SIZE;
    15ac:	80 91 56 0d 	lds	r24, 0x0D56	; 0x800d56 <SPI_TX_BufferTail>
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	01 96       	adiw	r24, 0x01	; 1
    15b4:	90 78       	andi	r25, 0x80	; 128
    15b6:	99 23       	and	r25, r25
    15b8:	1c f4       	brge	.+6      	; 0x15c0 <__vector_24+0xc6>
    15ba:	01 97       	sbiw	r24, 0x01	; 1
    15bc:	9f 6f       	ori	r25, 0xFF	; 255
    15be:	01 96       	adiw	r24, 0x01	; 1
    15c0:	80 93 56 0d 	sts	0x0D56, r24	; 0x800d56 <SPI_TX_BufferTail>
		}
	}
    15c4:	ff 91       	pop	r31
    15c6:	ef 91       	pop	r30
    15c8:	9f 91       	pop	r25
    15ca:	8f 91       	pop	r24
    15cc:	3f 91       	pop	r19
    15ce:	2f 91       	pop	r18
    15d0:	0f 90       	pop	r0
    15d2:	0b be       	out	0x3b, r0	; 59
    15d4:	0f 90       	pop	r0
    15d6:	0f be       	out	0x3f, r0	; 63
    15d8:	0f 90       	pop	r0
    15da:	1f 90       	pop	r1
    15dc:	18 95       	reti

Disassembly of section .text.USART_RX_InterruptHandler:

00001756 <USART_RX_InterruptHandler>:
}
Std_ReturnType USART_Flush(const USART_Config_t* USARTcfg)
{
	while (*UCSRA_REG[USARTcfg->USART_Channel] & (1<<RXC0) ) if (*UDR_REG[USARTcfg->USART_Channel]);
	return E_OK;
}
    1756:	cf 93       	push	r28
    1758:	df 93       	push	r29
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	fc 01       	movw	r30, r24
    175e:	e1 5b       	subi	r30, 0xB1	; 177
    1760:	f2 4f       	sbci	r31, 0xF2	; 242
    1762:	20 81       	ld	r18, Z
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	2f 5f       	subi	r18, 0xFF	; 255
    1768:	3f 4f       	sbci	r19, 0xFF	; 255
    176a:	30 78       	andi	r19, 0x80	; 128
    176c:	33 23       	and	r19, r19
    176e:	2c f4       	brge	.+10     	; 0x177a <USART_RX_InterruptHandler+0x24>
    1770:	21 50       	subi	r18, 0x01	; 1
    1772:	31 09       	sbc	r19, r1
    1774:	3f 6f       	ori	r19, 0xFF	; 255
    1776:	2f 5f       	subi	r18, 0xFF	; 255
    1778:	3f 4f       	sbci	r19, 0xFF	; 255
    177a:	fc 01       	movw	r30, r24
    177c:	e5 5b       	subi	r30, 0xB5	; 181
    177e:	f2 4f       	sbci	r31, 0xF2	; 242
    1780:	40 81       	ld	r20, Z
    1782:	50 e0       	ldi	r21, 0x00	; 0
    1784:	24 17       	cp	r18, r20
    1786:	35 07       	cpc	r19, r21
    1788:	a1 f1       	breq	.+104    	; 0x17f2 <USART_RX_InterruptHandler+0x9c>
    178a:	ec 01       	movw	r28, r24
    178c:	c1 5b       	subi	r28, 0xB1	; 177
    178e:	d2 4f       	sbci	r29, 0xF2	; 242
    1790:	38 81       	ld	r19, Y
    1792:	fc 01       	movw	r30, r24
    1794:	ee 0f       	add	r30, r30
    1796:	ff 1f       	adc	r31, r31
    1798:	e5 5d       	subi	r30, 0xD5	; 213
    179a:	f2 4f       	sbci	r31, 0xF2	; 242
    179c:	a0 81       	ld	r26, Z
    179e:	b1 81       	ldd	r27, Z+1	; 0x01
    17a0:	2c 91       	ld	r18, X
    17a2:	f8 2f       	mov	r31, r24
    17a4:	ee 27       	eor	r30, r30
    17a6:	e0 50       	subi	r30, 0x00	; 0
    17a8:	fa 4f       	sbci	r31, 0xFA	; 250
    17aa:	e3 0f       	add	r30, r19
    17ac:	f1 1d       	adc	r31, r1
    17ae:	20 83       	st	Z, r18
    17b0:	28 81       	ld	r18, Y
    17b2:	30 e0       	ldi	r19, 0x00	; 0
    17b4:	2f 5f       	subi	r18, 0xFF	; 255
    17b6:	3f 4f       	sbci	r19, 0xFF	; 255
    17b8:	30 78       	andi	r19, 0x80	; 128
    17ba:	33 23       	and	r19, r19
    17bc:	2c f4       	brge	.+10     	; 0x17c8 <USART_RX_InterruptHandler+0x72>
    17be:	21 50       	subi	r18, 0x01	; 1
    17c0:	31 09       	sbc	r19, r1
    17c2:	3f 6f       	ori	r19, 0xFF	; 255
    17c4:	2f 5f       	subi	r18, 0xFF	; 255
    17c6:	3f 4f       	sbci	r19, 0xFF	; 255
    17c8:	fc 01       	movw	r30, r24
    17ca:	e1 5b       	subi	r30, 0xB1	; 177
    17cc:	f2 4f       	sbci	r31, 0xF2	; 242
    17ce:	20 83       	st	Z, r18
    17d0:	88 0f       	add	r24, r24
    17d2:	99 1f       	adc	r25, r25
    17d4:	fc 01       	movw	r30, r24
    17d6:	e5 5c       	subi	r30, 0xC5	; 197
    17d8:	f2 4f       	sbci	r31, 0xF2	; 242
    17da:	01 90       	ld	r0, Z+
    17dc:	f0 81       	ld	r31, Z
    17de:	e0 2d       	mov	r30, r0
    17e0:	80 81       	ld	r24, Z
    17e2:	84 fd       	sbrc	r24, 4
    17e4:	05 c0       	rjmp	.+10     	; 0x17f0 <USART_RX_InterruptHandler+0x9a>
    17e6:	80 81       	ld	r24, Z
    17e8:	83 fd       	sbrc	r24, 3
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <USART_RX_InterruptHandler+0x9a>
    17ec:	80 81       	ld	r24, Z
    17ee:	82 fd       	sbrc	r24, 2
    17f0:	8c 91       	ld	r24, X
    17f2:	df 91       	pop	r29
    17f4:	cf 91       	pop	r28
    17f6:	08 95       	ret

Disassembly of section .text.USART_UDRE_InterruptHandler:

00001a3e <USART_UDRE_InterruptHandler>:
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	fc 01       	movw	r30, r24
    1a42:	e9 5b       	subi	r30, 0xB9	; 185
    1a44:	f2 4f       	sbci	r31, 0xF2	; 242
    1a46:	30 81       	ld	r19, Z
    1a48:	fc 01       	movw	r30, r24
    1a4a:	ed 5b       	subi	r30, 0xBD	; 189
    1a4c:	f2 4f       	sbci	r31, 0xF2	; 242
    1a4e:	20 81       	ld	r18, Z
    1a50:	32 17       	cp	r19, r18
    1a52:	09 f1       	breq	.+66     	; 0x1a96 <USART_UDRE_InterruptHandler+0x58>
    1a54:	fc 01       	movw	r30, r24
    1a56:	ee 0f       	add	r30, r30
    1a58:	ff 1f       	adc	r31, r31
    1a5a:	e5 5d       	subi	r30, 0xD5	; 213
    1a5c:	f2 4f       	sbci	r31, 0xF2	; 242
    1a5e:	a0 81       	ld	r26, Z
    1a60:	b1 81       	ldd	r27, Z+1	; 0x01
    1a62:	fc 01       	movw	r30, r24
    1a64:	ed 5b       	subi	r30, 0xBD	; 189
    1a66:	f2 4f       	sbci	r31, 0xF2	; 242
    1a68:	20 81       	ld	r18, Z
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	32 2f       	mov	r19, r18
    1a6e:	22 27       	eor	r18, r18
    1a70:	20 50       	subi	r18, 0x00	; 0
    1a72:	3e 4f       	sbci	r19, 0xFE	; 254
    1a74:	2c 93       	st	X, r18
    1a76:	20 81       	ld	r18, Z
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	2f 5f       	subi	r18, 0xFF	; 255
    1a7c:	3f 4f       	sbci	r19, 0xFF	; 255
    1a7e:	30 78       	andi	r19, 0x80	; 128
    1a80:	33 23       	and	r19, r19
    1a82:	2c f4       	brge	.+10     	; 0x1a8e <USART_UDRE_InterruptHandler+0x50>
    1a84:	21 50       	subi	r18, 0x01	; 1
    1a86:	31 09       	sbc	r19, r1
    1a88:	3f 6f       	ori	r19, 0xFF	; 255
    1a8a:	2f 5f       	subi	r18, 0xFF	; 255
    1a8c:	3f 4f       	sbci	r19, 0xFF	; 255
    1a8e:	fc 01       	movw	r30, r24
    1a90:	ed 5b       	subi	r30, 0xBD	; 189
    1a92:	f2 4f       	sbci	r31, 0xF2	; 242
    1a94:	20 83       	st	Z, r18
    1a96:	88 0f       	add	r24, r24
    1a98:	99 1f       	adc	r25, r25
    1a9a:	fc 01       	movw	r30, r24
    1a9c:	ed 5c       	subi	r30, 0xCD	; 205
    1a9e:	f2 4f       	sbci	r31, 0xF2	; 242
    1aa0:	01 90       	ld	r0, Z+
    1aa2:	f0 81       	ld	r31, Z
    1aa4:	e0 2d       	mov	r30, r0
    1aa6:	80 81       	ld	r24, Z
    1aa8:	8f 7d       	andi	r24, 0xDF	; 223
    1aaa:	80 83       	st	Z, r24
    1aac:	08 95       	ret

Disassembly of section .text.__vector_25:

00001bd4 <__vector_25>:

ISR(USART0_RX_vect)
{
    1bd4:	1f 92       	push	r1
    1bd6:	0f 92       	push	r0
    1bd8:	0f b6       	in	r0, 0x3f	; 63
    1bda:	0f 92       	push	r0
    1bdc:	11 24       	eor	r1, r1
    1bde:	0b b6       	in	r0, 0x3b	; 59
    1be0:	0f 92       	push	r0
    1be2:	2f 93       	push	r18
    1be4:	3f 93       	push	r19
    1be6:	4f 93       	push	r20
    1be8:	5f 93       	push	r21
    1bea:	6f 93       	push	r22
    1bec:	7f 93       	push	r23
    1bee:	8f 93       	push	r24
    1bf0:	9f 93       	push	r25
    1bf2:	af 93       	push	r26
    1bf4:	bf 93       	push	r27
    1bf6:	ef 93       	push	r30
    1bf8:	ff 93       	push	r31
	USART_RX_InterruptHandler(USART_CHANNEL0);
    1bfa:	80 e0       	ldi	r24, 0x00	; 0
    1bfc:	0e 94 ab 0b 	call	0x1756	; 0x1756 <USART_RX_InterruptHandler>
}
    1c00:	ff 91       	pop	r31
    1c02:	ef 91       	pop	r30
    1c04:	bf 91       	pop	r27
    1c06:	af 91       	pop	r26
    1c08:	9f 91       	pop	r25
    1c0a:	8f 91       	pop	r24
    1c0c:	7f 91       	pop	r23
    1c0e:	6f 91       	pop	r22
    1c10:	5f 91       	pop	r21
    1c12:	4f 91       	pop	r20
    1c14:	3f 91       	pop	r19
    1c16:	2f 91       	pop	r18
    1c18:	0f 90       	pop	r0
    1c1a:	0b be       	out	0x3b, r0	; 59
    1c1c:	0f 90       	pop	r0
    1c1e:	0f be       	out	0x3f, r0	; 63
    1c20:	0f 90       	pop	r0
    1c22:	1f 90       	pop	r1
    1c24:	18 95       	reti

Disassembly of section .text.__vector_36:

00001c26 <__vector_36>:

ISR(USART1_RX_vect)
{
    1c26:	1f 92       	push	r1
    1c28:	0f 92       	push	r0
    1c2a:	0f b6       	in	r0, 0x3f	; 63
    1c2c:	0f 92       	push	r0
    1c2e:	11 24       	eor	r1, r1
    1c30:	0b b6       	in	r0, 0x3b	; 59
    1c32:	0f 92       	push	r0
    1c34:	2f 93       	push	r18
    1c36:	3f 93       	push	r19
    1c38:	4f 93       	push	r20
    1c3a:	5f 93       	push	r21
    1c3c:	6f 93       	push	r22
    1c3e:	7f 93       	push	r23
    1c40:	8f 93       	push	r24
    1c42:	9f 93       	push	r25
    1c44:	af 93       	push	r26
    1c46:	bf 93       	push	r27
    1c48:	ef 93       	push	r30
    1c4a:	ff 93       	push	r31
	USART_RX_InterruptHandler(USART_CHANNEL1);
    1c4c:	81 e0       	ldi	r24, 0x01	; 1
    1c4e:	0e 94 ab 0b 	call	0x1756	; 0x1756 <USART_RX_InterruptHandler>
}
    1c52:	ff 91       	pop	r31
    1c54:	ef 91       	pop	r30
    1c56:	bf 91       	pop	r27
    1c58:	af 91       	pop	r26
    1c5a:	9f 91       	pop	r25
    1c5c:	8f 91       	pop	r24
    1c5e:	7f 91       	pop	r23
    1c60:	6f 91       	pop	r22
    1c62:	5f 91       	pop	r21
    1c64:	4f 91       	pop	r20
    1c66:	3f 91       	pop	r19
    1c68:	2f 91       	pop	r18
    1c6a:	0f 90       	pop	r0
    1c6c:	0b be       	out	0x3b, r0	; 59
    1c6e:	0f 90       	pop	r0
    1c70:	0f be       	out	0x3f, r0	; 63
    1c72:	0f 90       	pop	r0
    1c74:	1f 90       	pop	r1
    1c76:	18 95       	reti

Disassembly of section .text.__vector_51:

00001c78 <__vector_51>:

ISR(USART2_RX_vect)
{
    1c78:	1f 92       	push	r1
    1c7a:	0f 92       	push	r0
    1c7c:	0f b6       	in	r0, 0x3f	; 63
    1c7e:	0f 92       	push	r0
    1c80:	11 24       	eor	r1, r1
    1c82:	0b b6       	in	r0, 0x3b	; 59
    1c84:	0f 92       	push	r0
    1c86:	2f 93       	push	r18
    1c88:	3f 93       	push	r19
    1c8a:	4f 93       	push	r20
    1c8c:	5f 93       	push	r21
    1c8e:	6f 93       	push	r22
    1c90:	7f 93       	push	r23
    1c92:	8f 93       	push	r24
    1c94:	9f 93       	push	r25
    1c96:	af 93       	push	r26
    1c98:	bf 93       	push	r27
    1c9a:	ef 93       	push	r30
    1c9c:	ff 93       	push	r31
	USART_RX_InterruptHandler(USART_CHANNEL2);
    1c9e:	82 e0       	ldi	r24, 0x02	; 2
    1ca0:	0e 94 ab 0b 	call	0x1756	; 0x1756 <USART_RX_InterruptHandler>
}
    1ca4:	ff 91       	pop	r31
    1ca6:	ef 91       	pop	r30
    1ca8:	bf 91       	pop	r27
    1caa:	af 91       	pop	r26
    1cac:	9f 91       	pop	r25
    1cae:	8f 91       	pop	r24
    1cb0:	7f 91       	pop	r23
    1cb2:	6f 91       	pop	r22
    1cb4:	5f 91       	pop	r21
    1cb6:	4f 91       	pop	r20
    1cb8:	3f 91       	pop	r19
    1cba:	2f 91       	pop	r18
    1cbc:	0f 90       	pop	r0
    1cbe:	0b be       	out	0x3b, r0	; 59
    1cc0:	0f 90       	pop	r0
    1cc2:	0f be       	out	0x3f, r0	; 63
    1cc4:	0f 90       	pop	r0
    1cc6:	1f 90       	pop	r1
    1cc8:	18 95       	reti

Disassembly of section .text.__vector_54:

00001cca <__vector_54>:

ISR(USART3_RX_vect)
{
    1cca:	1f 92       	push	r1
    1ccc:	0f 92       	push	r0
    1cce:	0f b6       	in	r0, 0x3f	; 63
    1cd0:	0f 92       	push	r0
    1cd2:	11 24       	eor	r1, r1
    1cd4:	0b b6       	in	r0, 0x3b	; 59
    1cd6:	0f 92       	push	r0
    1cd8:	2f 93       	push	r18
    1cda:	3f 93       	push	r19
    1cdc:	4f 93       	push	r20
    1cde:	5f 93       	push	r21
    1ce0:	6f 93       	push	r22
    1ce2:	7f 93       	push	r23
    1ce4:	8f 93       	push	r24
    1ce6:	9f 93       	push	r25
    1ce8:	af 93       	push	r26
    1cea:	bf 93       	push	r27
    1cec:	ef 93       	push	r30
    1cee:	ff 93       	push	r31
	USART_RX_InterruptHandler(USART_CHANNEL3);
    1cf0:	83 e0       	ldi	r24, 0x03	; 3
    1cf2:	0e 94 ab 0b 	call	0x1756	; 0x1756 <USART_RX_InterruptHandler>
}
    1cf6:	ff 91       	pop	r31
    1cf8:	ef 91       	pop	r30
    1cfa:	bf 91       	pop	r27
    1cfc:	af 91       	pop	r26
    1cfe:	9f 91       	pop	r25
    1d00:	8f 91       	pop	r24
    1d02:	7f 91       	pop	r23
    1d04:	6f 91       	pop	r22
    1d06:	5f 91       	pop	r21
    1d08:	4f 91       	pop	r20
    1d0a:	3f 91       	pop	r19
    1d0c:	2f 91       	pop	r18
    1d0e:	0f 90       	pop	r0
    1d10:	0b be       	out	0x3b, r0	; 59
    1d12:	0f 90       	pop	r0
    1d14:	0f be       	out	0x3f, r0	; 63
    1d16:	0f 90       	pop	r0
    1d18:	1f 90       	pop	r1
    1d1a:	18 95       	reti

Disassembly of section .text.__vector_27:

00001f34 <__vector_27>:


ISR(USART0_TX_vect)
{
    1f34:	1f 92       	push	r1
    1f36:	0f 92       	push	r0
    1f38:	0f b6       	in	r0, 0x3f	; 63
    1f3a:	0f 92       	push	r0
    1f3c:	11 24       	eor	r1, r1
	//TX_BufferHead = (TX_BufferHead + 1) % RX_BUFFER_SIZE;
}
    1f3e:	0f 90       	pop	r0
    1f40:	0f be       	out	0x3f, r0	; 63
    1f42:	0f 90       	pop	r0
    1f44:	1f 90       	pop	r1
    1f46:	18 95       	reti

Disassembly of section .text.__vector_26:

00001d1c <__vector_26>:
ISR(USART0_UDRE_vect)
{
    1d1c:	1f 92       	push	r1
    1d1e:	0f 92       	push	r0
    1d20:	0f b6       	in	r0, 0x3f	; 63
    1d22:	0f 92       	push	r0
    1d24:	11 24       	eor	r1, r1
    1d26:	0b b6       	in	r0, 0x3b	; 59
    1d28:	0f 92       	push	r0
    1d2a:	2f 93       	push	r18
    1d2c:	3f 93       	push	r19
    1d2e:	4f 93       	push	r20
    1d30:	5f 93       	push	r21
    1d32:	6f 93       	push	r22
    1d34:	7f 93       	push	r23
    1d36:	8f 93       	push	r24
    1d38:	9f 93       	push	r25
    1d3a:	af 93       	push	r26
    1d3c:	bf 93       	push	r27
    1d3e:	ef 93       	push	r30
    1d40:	ff 93       	push	r31
	USART_UDRE_InterruptHandler(USART_CHANNEL0);
    1d42:	80 e0       	ldi	r24, 0x00	; 0
    1d44:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <USART_UDRE_InterruptHandler>
}
    1d48:	ff 91       	pop	r31
    1d4a:	ef 91       	pop	r30
    1d4c:	bf 91       	pop	r27
    1d4e:	af 91       	pop	r26
    1d50:	9f 91       	pop	r25
    1d52:	8f 91       	pop	r24
    1d54:	7f 91       	pop	r23
    1d56:	6f 91       	pop	r22
    1d58:	5f 91       	pop	r21
    1d5a:	4f 91       	pop	r20
    1d5c:	3f 91       	pop	r19
    1d5e:	2f 91       	pop	r18
    1d60:	0f 90       	pop	r0
    1d62:	0b be       	out	0x3b, r0	; 59
    1d64:	0f 90       	pop	r0
    1d66:	0f be       	out	0x3f, r0	; 63
    1d68:	0f 90       	pop	r0
    1d6a:	1f 90       	pop	r1
    1d6c:	18 95       	reti

Disassembly of section .text.__vector_37:

00001d6e <__vector_37>:

ISR(USART1_UDRE_vect)
{
    1d6e:	1f 92       	push	r1
    1d70:	0f 92       	push	r0
    1d72:	0f b6       	in	r0, 0x3f	; 63
    1d74:	0f 92       	push	r0
    1d76:	11 24       	eor	r1, r1
    1d78:	0b b6       	in	r0, 0x3b	; 59
    1d7a:	0f 92       	push	r0
    1d7c:	2f 93       	push	r18
    1d7e:	3f 93       	push	r19
    1d80:	4f 93       	push	r20
    1d82:	5f 93       	push	r21
    1d84:	6f 93       	push	r22
    1d86:	7f 93       	push	r23
    1d88:	8f 93       	push	r24
    1d8a:	9f 93       	push	r25
    1d8c:	af 93       	push	r26
    1d8e:	bf 93       	push	r27
    1d90:	ef 93       	push	r30
    1d92:	ff 93       	push	r31
	USART_UDRE_InterruptHandler(USART_CHANNEL1);
    1d94:	81 e0       	ldi	r24, 0x01	; 1
    1d96:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <USART_UDRE_InterruptHandler>
}
    1d9a:	ff 91       	pop	r31
    1d9c:	ef 91       	pop	r30
    1d9e:	bf 91       	pop	r27
    1da0:	af 91       	pop	r26
    1da2:	9f 91       	pop	r25
    1da4:	8f 91       	pop	r24
    1da6:	7f 91       	pop	r23
    1da8:	6f 91       	pop	r22
    1daa:	5f 91       	pop	r21
    1dac:	4f 91       	pop	r20
    1dae:	3f 91       	pop	r19
    1db0:	2f 91       	pop	r18
    1db2:	0f 90       	pop	r0
    1db4:	0b be       	out	0x3b, r0	; 59
    1db6:	0f 90       	pop	r0
    1db8:	0f be       	out	0x3f, r0	; 63
    1dba:	0f 90       	pop	r0
    1dbc:	1f 90       	pop	r1
    1dbe:	18 95       	reti

Disassembly of section .text.__vector_52:

00001dc0 <__vector_52>:

ISR(USART2_UDRE_vect)
{
    1dc0:	1f 92       	push	r1
    1dc2:	0f 92       	push	r0
    1dc4:	0f b6       	in	r0, 0x3f	; 63
    1dc6:	0f 92       	push	r0
    1dc8:	11 24       	eor	r1, r1
    1dca:	0b b6       	in	r0, 0x3b	; 59
    1dcc:	0f 92       	push	r0
    1dce:	2f 93       	push	r18
    1dd0:	3f 93       	push	r19
    1dd2:	4f 93       	push	r20
    1dd4:	5f 93       	push	r21
    1dd6:	6f 93       	push	r22
    1dd8:	7f 93       	push	r23
    1dda:	8f 93       	push	r24
    1ddc:	9f 93       	push	r25
    1dde:	af 93       	push	r26
    1de0:	bf 93       	push	r27
    1de2:	ef 93       	push	r30
    1de4:	ff 93       	push	r31
	USART_UDRE_InterruptHandler(USART_CHANNEL2);
    1de6:	82 e0       	ldi	r24, 0x02	; 2
    1de8:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <USART_UDRE_InterruptHandler>
}
    1dec:	ff 91       	pop	r31
    1dee:	ef 91       	pop	r30
    1df0:	bf 91       	pop	r27
    1df2:	af 91       	pop	r26
    1df4:	9f 91       	pop	r25
    1df6:	8f 91       	pop	r24
    1df8:	7f 91       	pop	r23
    1dfa:	6f 91       	pop	r22
    1dfc:	5f 91       	pop	r21
    1dfe:	4f 91       	pop	r20
    1e00:	3f 91       	pop	r19
    1e02:	2f 91       	pop	r18
    1e04:	0f 90       	pop	r0
    1e06:	0b be       	out	0x3b, r0	; 59
    1e08:	0f 90       	pop	r0
    1e0a:	0f be       	out	0x3f, r0	; 63
    1e0c:	0f 90       	pop	r0
    1e0e:	1f 90       	pop	r1
    1e10:	18 95       	reti

Disassembly of section .text.__vector_55:

00001e12 <__vector_55>:

ISR(USART3_UDRE_vect)
{
    1e12:	1f 92       	push	r1
    1e14:	0f 92       	push	r0
    1e16:	0f b6       	in	r0, 0x3f	; 63
    1e18:	0f 92       	push	r0
    1e1a:	11 24       	eor	r1, r1
    1e1c:	0b b6       	in	r0, 0x3b	; 59
    1e1e:	0f 92       	push	r0
    1e20:	2f 93       	push	r18
    1e22:	3f 93       	push	r19
    1e24:	4f 93       	push	r20
    1e26:	5f 93       	push	r21
    1e28:	6f 93       	push	r22
    1e2a:	7f 93       	push	r23
    1e2c:	8f 93       	push	r24
    1e2e:	9f 93       	push	r25
    1e30:	af 93       	push	r26
    1e32:	bf 93       	push	r27
    1e34:	ef 93       	push	r30
    1e36:	ff 93       	push	r31
	USART_UDRE_InterruptHandler(USART_CHANNEL3);
    1e38:	83 e0       	ldi	r24, 0x03	; 3
    1e3a:	0e 94 1f 0d 	call	0x1a3e	; 0x1a3e <USART_UDRE_InterruptHandler>
} 
    1e3e:	ff 91       	pop	r31
    1e40:	ef 91       	pop	r30
    1e42:	bf 91       	pop	r27
    1e44:	af 91       	pop	r26
    1e46:	9f 91       	pop	r25
    1e48:	8f 91       	pop	r24
    1e4a:	7f 91       	pop	r23
    1e4c:	6f 91       	pop	r22
    1e4e:	5f 91       	pop	r21
    1e50:	4f 91       	pop	r20
    1e52:	3f 91       	pop	r19
    1e54:	2f 91       	pop	r18
    1e56:	0f 90       	pop	r0
    1e58:	0b be       	out	0x3b, r0	; 59
    1e5a:	0f 90       	pop	r0
    1e5c:	0f be       	out	0x3f, r0	; 63
    1e5e:	0f 90       	pop	r0
    1e60:	1f 90       	pop	r1
    1e62:	18 95       	reti

Disassembly of section .text:

00001f48 <__subsf3>:
    1f48:	50 58       	subi	r21, 0x80	; 128

00001f4a <__addsf3>:
    1f4a:	bb 27       	eor	r27, r27
    1f4c:	aa 27       	eor	r26, r26
    1f4e:	0e 94 ef 0a 	call	0x15de	; 0x15de <__addsf3x>
    1f52:	0c 94 7e 0f 	jmp	0x1efc	; 0x1efc <__fp_round>

Disassembly of section .text:

000015de <__addsf3x>:
    15de:	11 c0       	rjmp	.+34     	; 0x1602 <__addsf3x+0x24>
    15e0:	0e 94 b2 0f 	call	0x1f64	; 0x1f64 <__fp_pscA>
    15e4:	38 f0       	brcs	.+14     	; 0x15f4 <__addsf3x+0x16>
    15e6:	0e 94 b9 0f 	call	0x1f72	; 0x1f72 <__fp_pscB>
    15ea:	20 f0       	brcs	.+8      	; 0x15f4 <__addsf3x+0x16>
    15ec:	39 f4       	brne	.+14     	; 0x15fc <__addsf3x+0x1e>
    15ee:	9f 3f       	cpi	r25, 0xFF	; 255
    15f0:	19 f4       	brne	.+6      	; 0x15f8 <__addsf3x+0x1a>
    15f2:	26 f4       	brtc	.+8      	; 0x15fc <__addsf3x+0x1e>
    15f4:	0c 94 d4 0f 	jmp	0x1fa8	; 0x1fa8 <__fp_nan>
    15f8:	0e f4       	brtc	.+2      	; 0x15fc <__addsf3x+0x1e>
    15fa:	e0 95       	com	r30
    15fc:	e7 fb       	bst	r30, 7
    15fe:	0c 94 ce 0f 	jmp	0x1f9c	; 0x1f9c <__fp_inf>
    1602:	e9 2f       	mov	r30, r25
    1604:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__fp_split3>
    1608:	58 f3       	brcs	.-42     	; 0x15e0 <__addsf3x+0x2>
    160a:	ba 17       	cp	r27, r26
    160c:	62 07       	cpc	r22, r18
    160e:	73 07       	cpc	r23, r19
    1610:	84 07       	cpc	r24, r20
    1612:	95 07       	cpc	r25, r21
    1614:	20 f0       	brcs	.+8      	; 0x161e <__addsf3x+0x40>
    1616:	79 f4       	brne	.+30     	; 0x1636 <__addsf3x+0x58>
    1618:	a6 f5       	brtc	.+104    	; 0x1682 <__addsf3x+0xa4>
    161a:	0c 94 c0 0f 	jmp	0x1f80	; 0x1f80 <__fp_zero>
    161e:	0e f4       	brtc	.+2      	; 0x1622 <__addsf3x+0x44>
    1620:	e0 95       	com	r30
    1622:	0b 2e       	mov	r0, r27
    1624:	ba 2f       	mov	r27, r26
    1626:	a0 2d       	mov	r26, r0
    1628:	0b 01       	movw	r0, r22
    162a:	b9 01       	movw	r22, r18
    162c:	90 01       	movw	r18, r0
    162e:	0c 01       	movw	r0, r24
    1630:	ca 01       	movw	r24, r20
    1632:	a0 01       	movw	r20, r0
    1634:	11 24       	eor	r1, r1
    1636:	ff 27       	eor	r31, r31
    1638:	59 1b       	sub	r21, r25
    163a:	99 f0       	breq	.+38     	; 0x1662 <__addsf3x+0x84>
    163c:	59 3f       	cpi	r21, 0xF9	; 249
    163e:	50 f4       	brcc	.+20     	; 0x1654 <__addsf3x+0x76>
    1640:	50 3e       	cpi	r21, 0xE0	; 224
    1642:	68 f1       	brcs	.+90     	; 0x169e <__addsf3x+0xc0>
    1644:	1a 16       	cp	r1, r26
    1646:	f0 40       	sbci	r31, 0x00	; 0
    1648:	a2 2f       	mov	r26, r18
    164a:	23 2f       	mov	r18, r19
    164c:	34 2f       	mov	r19, r20
    164e:	44 27       	eor	r20, r20
    1650:	58 5f       	subi	r21, 0xF8	; 248
    1652:	f3 cf       	rjmp	.-26     	; 0x163a <__addsf3x+0x5c>
    1654:	46 95       	lsr	r20
    1656:	37 95       	ror	r19
    1658:	27 95       	ror	r18
    165a:	a7 95       	ror	r26
    165c:	f0 40       	sbci	r31, 0x00	; 0
    165e:	53 95       	inc	r21
    1660:	c9 f7       	brne	.-14     	; 0x1654 <__addsf3x+0x76>
    1662:	7e f4       	brtc	.+30     	; 0x1682 <__addsf3x+0xa4>
    1664:	1f 16       	cp	r1, r31
    1666:	ba 0b       	sbc	r27, r26
    1668:	62 0b       	sbc	r22, r18
    166a:	73 0b       	sbc	r23, r19
    166c:	84 0b       	sbc	r24, r20
    166e:	ba f0       	brmi	.+46     	; 0x169e <__addsf3x+0xc0>
    1670:	91 50       	subi	r25, 0x01	; 1
    1672:	a1 f0       	breq	.+40     	; 0x169c <__addsf3x+0xbe>
    1674:	ff 0f       	add	r31, r31
    1676:	bb 1f       	adc	r27, r27
    1678:	66 1f       	adc	r22, r22
    167a:	77 1f       	adc	r23, r23
    167c:	88 1f       	adc	r24, r24
    167e:	c2 f7       	brpl	.-16     	; 0x1670 <__addsf3x+0x92>
    1680:	0e c0       	rjmp	.+28     	; 0x169e <__addsf3x+0xc0>
    1682:	ba 0f       	add	r27, r26
    1684:	62 1f       	adc	r22, r18
    1686:	73 1f       	adc	r23, r19
    1688:	84 1f       	adc	r24, r20
    168a:	48 f4       	brcc	.+18     	; 0x169e <__addsf3x+0xc0>
    168c:	87 95       	ror	r24
    168e:	77 95       	ror	r23
    1690:	67 95       	ror	r22
    1692:	b7 95       	ror	r27
    1694:	f7 95       	ror	r31
    1696:	9e 3f       	cpi	r25, 0xFE	; 254
    1698:	08 f0       	brcs	.+2      	; 0x169c <__addsf3x+0xbe>
    169a:	b0 cf       	rjmp	.-160    	; 0x15fc <__addsf3x+0x1e>
    169c:	93 95       	inc	r25
    169e:	88 0f       	add	r24, r24
    16a0:	08 f0       	brcs	.+2      	; 0x16a4 <__addsf3x+0xc6>
    16a2:	99 27       	eor	r25, r25
    16a4:	ee 0f       	add	r30, r30
    16a6:	97 95       	ror	r25
    16a8:	87 95       	ror	r24
    16aa:	08 95       	ret

Disassembly of section .text:

00001f56 <__fixsfsi>:
    1f56:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <__fixunssfsi>
    1f5a:	68 94       	set
    1f5c:	b1 11       	cpse	r27, r1
    1f5e:	0c 94 c1 0f 	jmp	0x1f82	; 0x1f82 <__fp_szero>
    1f62:	08 95       	ret

Disassembly of section .text:

00001b76 <__fixunssfsi>:
    1b76:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <__fp_splitA>
    1b7a:	88 f0       	brcs	.+34     	; 0x1b9e <__fixunssfsi+0x28>
    1b7c:	9f 57       	subi	r25, 0x7F	; 127
    1b7e:	98 f0       	brcs	.+38     	; 0x1ba6 <__fixunssfsi+0x30>
    1b80:	b9 2f       	mov	r27, r25
    1b82:	99 27       	eor	r25, r25
    1b84:	b7 51       	subi	r27, 0x17	; 23
    1b86:	b0 f0       	brcs	.+44     	; 0x1bb4 <__fixunssfsi+0x3e>
    1b88:	e1 f0       	breq	.+56     	; 0x1bc2 <__fixunssfsi+0x4c>
    1b8a:	66 0f       	add	r22, r22
    1b8c:	77 1f       	adc	r23, r23
    1b8e:	88 1f       	adc	r24, r24
    1b90:	99 1f       	adc	r25, r25
    1b92:	1a f0       	brmi	.+6      	; 0x1b9a <__fixunssfsi+0x24>
    1b94:	ba 95       	dec	r27
    1b96:	c9 f7       	brne	.-14     	; 0x1b8a <__fixunssfsi+0x14>
    1b98:	14 c0       	rjmp	.+40     	; 0x1bc2 <__fixunssfsi+0x4c>
    1b9a:	b1 30       	cpi	r27, 0x01	; 1
    1b9c:	91 f0       	breq	.+36     	; 0x1bc2 <__fixunssfsi+0x4c>
    1b9e:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <__fp_zero>
    1ba2:	b1 e0       	ldi	r27, 0x01	; 1
    1ba4:	08 95       	ret
    1ba6:	0c 94 c0 0f 	jmp	0x1f80	; 0x1f80 <__fp_zero>
    1baa:	67 2f       	mov	r22, r23
    1bac:	78 2f       	mov	r23, r24
    1bae:	88 27       	eor	r24, r24
    1bb0:	b8 5f       	subi	r27, 0xF8	; 248
    1bb2:	39 f0       	breq	.+14     	; 0x1bc2 <__fixunssfsi+0x4c>
    1bb4:	b9 3f       	cpi	r27, 0xF9	; 249
    1bb6:	cc f3       	brlt	.-14     	; 0x1baa <__fixunssfsi+0x34>
    1bb8:	86 95       	lsr	r24
    1bba:	77 95       	ror	r23
    1bbc:	67 95       	ror	r22
    1bbe:	b3 95       	inc	r27
    1bc0:	d9 f7       	brne	.-10     	; 0x1bb8 <__fixunssfsi+0x42>
    1bc2:	3e f4       	brtc	.+14     	; 0x1bd2 <__fixunssfsi+0x5c>
    1bc4:	90 95       	com	r25
    1bc6:	80 95       	com	r24
    1bc8:	70 95       	com	r23
    1bca:	61 95       	neg	r22
    1bcc:	7f 4f       	sbci	r23, 0xFF	; 255
    1bce:	8f 4f       	sbci	r24, 0xFF	; 255
    1bd0:	9f 4f       	sbci	r25, 0xFF	; 255
    1bd2:	08 95       	ret

Disassembly of section .text:

000019c4 <__floatunsisf>:
    19c4:	e8 94       	clt
    19c6:	09 c0       	rjmp	.+18     	; 0x19da <__floatsisf+0x12>

000019c8 <__floatsisf>:
    19c8:	97 fb       	bst	r25, 7
    19ca:	3e f4       	brtc	.+14     	; 0x19da <__floatsisf+0x12>
    19cc:	90 95       	com	r25
    19ce:	80 95       	com	r24
    19d0:	70 95       	com	r23
    19d2:	61 95       	neg	r22
    19d4:	7f 4f       	sbci	r23, 0xFF	; 255
    19d6:	8f 4f       	sbci	r24, 0xFF	; 255
    19d8:	9f 4f       	sbci	r25, 0xFF	; 255
    19da:	99 23       	and	r25, r25
    19dc:	a9 f0       	breq	.+42     	; 0x1a08 <__floatsisf+0x40>
    19de:	f9 2f       	mov	r31, r25
    19e0:	96 e9       	ldi	r25, 0x96	; 150
    19e2:	bb 27       	eor	r27, r27
    19e4:	93 95       	inc	r25
    19e6:	f6 95       	lsr	r31
    19e8:	87 95       	ror	r24
    19ea:	77 95       	ror	r23
    19ec:	67 95       	ror	r22
    19ee:	b7 95       	ror	r27
    19f0:	f1 11       	cpse	r31, r1
    19f2:	f8 cf       	rjmp	.-16     	; 0x19e4 <__floatsisf+0x1c>
    19f4:	fa f4       	brpl	.+62     	; 0x1a34 <__floatsisf+0x6c>
    19f6:	bb 0f       	add	r27, r27
    19f8:	11 f4       	brne	.+4      	; 0x19fe <__floatsisf+0x36>
    19fa:	60 ff       	sbrs	r22, 0
    19fc:	1b c0       	rjmp	.+54     	; 0x1a34 <__floatsisf+0x6c>
    19fe:	6f 5f       	subi	r22, 0xFF	; 255
    1a00:	7f 4f       	sbci	r23, 0xFF	; 255
    1a02:	8f 4f       	sbci	r24, 0xFF	; 255
    1a04:	9f 4f       	sbci	r25, 0xFF	; 255
    1a06:	16 c0       	rjmp	.+44     	; 0x1a34 <__floatsisf+0x6c>
    1a08:	88 23       	and	r24, r24
    1a0a:	11 f0       	breq	.+4      	; 0x1a10 <__floatsisf+0x48>
    1a0c:	96 e9       	ldi	r25, 0x96	; 150
    1a0e:	11 c0       	rjmp	.+34     	; 0x1a32 <__floatsisf+0x6a>
    1a10:	77 23       	and	r23, r23
    1a12:	21 f0       	breq	.+8      	; 0x1a1c <__floatsisf+0x54>
    1a14:	9e e8       	ldi	r25, 0x8E	; 142
    1a16:	87 2f       	mov	r24, r23
    1a18:	76 2f       	mov	r23, r22
    1a1a:	05 c0       	rjmp	.+10     	; 0x1a26 <__floatsisf+0x5e>
    1a1c:	66 23       	and	r22, r22
    1a1e:	71 f0       	breq	.+28     	; 0x1a3c <__floatsisf+0x74>
    1a20:	96 e8       	ldi	r25, 0x86	; 134
    1a22:	86 2f       	mov	r24, r22
    1a24:	70 e0       	ldi	r23, 0x00	; 0
    1a26:	60 e0       	ldi	r22, 0x00	; 0
    1a28:	2a f0       	brmi	.+10     	; 0x1a34 <__floatsisf+0x6c>
    1a2a:	9a 95       	dec	r25
    1a2c:	66 0f       	add	r22, r22
    1a2e:	77 1f       	adc	r23, r23
    1a30:	88 1f       	adc	r24, r24
    1a32:	da f7       	brpl	.-10     	; 0x1a2a <__floatsisf+0x62>
    1a34:	88 0f       	add	r24, r24
    1a36:	96 95       	lsr	r25
    1a38:	87 95       	ror	r24
    1a3a:	97 f9       	bld	r25, 7
    1a3c:	08 95       	ret

Disassembly of section .text:

00001f9c <__fp_inf>:
    1f9c:	97 f9       	bld	r25, 7
    1f9e:	9f 67       	ori	r25, 0x7F	; 127
    1fa0:	80 e8       	ldi	r24, 0x80	; 128
    1fa2:	70 e0       	ldi	r23, 0x00	; 0
    1fa4:	60 e0       	ldi	r22, 0x00	; 0
    1fa6:	08 95       	ret

Disassembly of section .text:

00001fa8 <__fp_nan>:
    1fa8:	9f ef       	ldi	r25, 0xFF	; 255
    1faa:	80 ec       	ldi	r24, 0xC0	; 192
    1fac:	08 95       	ret

Disassembly of section .text:

00001f64 <__fp_pscA>:
    1f64:	00 24       	eor	r0, r0
    1f66:	0a 94       	dec	r0
    1f68:	16 16       	cp	r1, r22
    1f6a:	17 06       	cpc	r1, r23
    1f6c:	18 06       	cpc	r1, r24
    1f6e:	09 06       	cpc	r0, r25
    1f70:	08 95       	ret

Disassembly of section .text:

00001f72 <__fp_pscB>:
    1f72:	00 24       	eor	r0, r0
    1f74:	0a 94       	dec	r0
    1f76:	12 16       	cp	r1, r18
    1f78:	13 06       	cpc	r1, r19
    1f7a:	14 06       	cpc	r1, r20
    1f7c:	05 06       	cpc	r0, r21
    1f7e:	08 95       	ret

Disassembly of section .text:

00001efc <__fp_round>:
    1efc:	09 2e       	mov	r0, r25
    1efe:	03 94       	inc	r0
    1f00:	00 0c       	add	r0, r0
    1f02:	11 f4       	brne	.+4      	; 0x1f08 <__fp_round+0xc>
    1f04:	88 23       	and	r24, r24
    1f06:	52 f0       	brmi	.+20     	; 0x1f1c <__fp_round+0x20>
    1f08:	bb 0f       	add	r27, r27
    1f0a:	40 f4       	brcc	.+16     	; 0x1f1c <__fp_round+0x20>
    1f0c:	bf 2b       	or	r27, r31
    1f0e:	11 f4       	brne	.+4      	; 0x1f14 <__fp_round+0x18>
    1f10:	60 ff       	sbrs	r22, 0
    1f12:	04 c0       	rjmp	.+8      	; 0x1f1c <__fp_round+0x20>
    1f14:	6f 5f       	subi	r22, 0xFF	; 255
    1f16:	7f 4f       	sbci	r23, 0xFF	; 255
    1f18:	8f 4f       	sbci	r24, 0xFF	; 255
    1f1a:	9f 4f       	sbci	r25, 0xFF	; 255
    1f1c:	08 95       	ret

Disassembly of section .text:

00001e64 <__fp_split3>:
    1e64:	57 fd       	sbrc	r21, 7
    1e66:	90 58       	subi	r25, 0x80	; 128
    1e68:	44 0f       	add	r20, r20
    1e6a:	55 1f       	adc	r21, r21
    1e6c:	59 f0       	breq	.+22     	; 0x1e84 <__fp_splitA+0x10>
    1e6e:	5f 3f       	cpi	r21, 0xFF	; 255
    1e70:	71 f0       	breq	.+28     	; 0x1e8e <__fp_splitA+0x1a>
    1e72:	47 95       	ror	r20

00001e74 <__fp_splitA>:
    1e74:	88 0f       	add	r24, r24
    1e76:	97 fb       	bst	r25, 7
    1e78:	99 1f       	adc	r25, r25
    1e7a:	61 f0       	breq	.+24     	; 0x1e94 <__fp_splitA+0x20>
    1e7c:	9f 3f       	cpi	r25, 0xFF	; 255
    1e7e:	79 f0       	breq	.+30     	; 0x1e9e <__fp_splitA+0x2a>
    1e80:	87 95       	ror	r24
    1e82:	08 95       	ret
    1e84:	12 16       	cp	r1, r18
    1e86:	13 06       	cpc	r1, r19
    1e88:	14 06       	cpc	r1, r20
    1e8a:	55 1f       	adc	r21, r21
    1e8c:	f2 cf       	rjmp	.-28     	; 0x1e72 <__fp_split3+0xe>
    1e8e:	46 95       	lsr	r20
    1e90:	f1 df       	rcall	.-30     	; 0x1e74 <__fp_splitA>
    1e92:	08 c0       	rjmp	.+16     	; 0x1ea4 <__fp_splitA+0x30>
    1e94:	16 16       	cp	r1, r22
    1e96:	17 06       	cpc	r1, r23
    1e98:	18 06       	cpc	r1, r24
    1e9a:	99 1f       	adc	r25, r25
    1e9c:	f1 cf       	rjmp	.-30     	; 0x1e80 <__fp_splitA+0xc>
    1e9e:	86 95       	lsr	r24
    1ea0:	71 05       	cpc	r23, r1
    1ea2:	61 05       	cpc	r22, r1
    1ea4:	08 94       	sec
    1ea6:	08 95       	ret

Disassembly of section .text:

00001f80 <__fp_zero>:
    1f80:	e8 94       	clt

00001f82 <__fp_szero>:
    1f82:	bb 27       	eor	r27, r27
    1f84:	66 27       	eor	r22, r22
    1f86:	77 27       	eor	r23, r23
    1f88:	cb 01       	movw	r24, r22
    1f8a:	97 f9       	bld	r25, 7
    1f8c:	08 95       	ret

Disassembly of section .text.libgcc:

00001f8e <__xload_1>:
    1f8e:	57 fd       	sbrc	r21, 7
    1f90:	03 c0       	rjmp	.+6      	; 0x1f98 <__xload_1+0xa>
    1f92:	5b bf       	out	0x3b, r21	; 59
    1f94:	67 91       	elpm	r22, Z+
    1f96:	08 95       	ret
    1f98:	60 81       	ld	r22, Z
    1f9a:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00001fb6 <_fini>:
    1fb6:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00001fb8 <__funcs_on_exit>:
    1fb8:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00001fba <__simulator_exit>:
    1fba:	08 95       	ret

Disassembly of section .text.exit:

00001f1e <exit>:
    1f1e:	ec 01       	movw	r28, r24
    1f20:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <__funcs_on_exit>
    1f24:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <_fini>
    1f28:	ce 01       	movw	r24, r28
    1f2a:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <__simulator_exit>
    1f2e:	ce 01       	movw	r24, r28
    1f30:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <_Exit>

Disassembly of section .text._Exit:

00001fb2 <_Exit>:
    1fb2:	0e 94 ad 00 	call	0x15a	; 0x15a <_exit>
