// Seed: 2023063164
module module_0 ();
  wire id_1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output logic id_2#(1, 1 - id_8),
    input tri1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input wand id_8,
    output tri0 id_9
);
  always_latch id_4 = id_1;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
  assign id_11 = id_1;
  always begin : LABEL_0
    id_4 = 1'h0;
    begin : LABEL_0
      id_2 <= -1;
    end
  end
  wire id_13;
  tri0 id_14 = 1;
endmodule
