{
    "DESIGN_NAME": "FIFO",
    "VERILOG_FILES": [
    "rtl/FIFO.sv",
    "rtl/FIFO_memory.sv",
    "rtl/r_pointer.sv",
    "rtl/w_pointer.sv",
    "rtl/fifo_full.sv",
    "rtl/fifo_empty.sv",
    "rtl/two_ff_sync.sv"],
    "CLOCK_PERIOD": 9,
    "CLOCK_PORT": ["rclk", "wclk"],
    "FP_PDN_VOFFSET": 7,
    "FP_PDN_HOFFSET": 7,
    "FP_PDN_SKIPTRIM": true,
    "RUN_POST_GRT_RESIZER_TIMING": true,
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "PNR_SDC_FILE": "constraints.sdc",
    "SIGNOFF_SDC_FILE": "constraints.sdc",
    "SYNTH_AUTONAME": true
}