
MCU_ASSIGNMENT_CEMCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062dc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080063e8  080063e8  000073e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064b0  080064b0  00008094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080064b0  080064b0  00008094  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080064b0  080064b0  00008094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b0  080064b0  000074b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064b4  080064b4  000074b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  080064b8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  20000094  0800654c  00008094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  0800654c  000083d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012fe2  00000000  00000000  000080bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003665  00000000  00000000  0001b09f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  0001e708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f5a  00000000  00000000  0001fad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c9e  00000000  00000000  00020a2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000199f4  00000000  00000000  0003a6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ed19  00000000  00000000  000540bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2dd5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005320  00000000  00000000  000e2e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000e8138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000094 	.word	0x20000094
 8000128:	00000000 	.word	0x00000000
 800012c:	080063d0 	.word	0x080063d0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000098 	.word	0x20000098
 8000148:	080063d0 	.word	0x080063d0

0800014c <update_counters>:
// Static counters (in 10ms ticks)
static uint16_t state_counter = 0;
static uint16_t clock_counter = 0;

// Helper function to update counters - returns 1 if second elapsed
static uint8_t update_counters(void) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	uint8_t second_elapsed = 0;
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
	
	if (clock_counter > 0) {
 8000156:	4b1b      	ldr	r3, [pc, #108]	@ (80001c4 <update_counters+0x78>)
 8000158:	881b      	ldrh	r3, [r3, #0]
 800015a:	2b00      	cmp	r3, #0
 800015c:	d005      	beq.n	800016a <update_counters+0x1e>
		clock_counter--;
 800015e:	4b19      	ldr	r3, [pc, #100]	@ (80001c4 <update_counters+0x78>)
 8000160:	881b      	ldrh	r3, [r3, #0]
 8000162:	3b01      	subs	r3, #1
 8000164:	b29a      	uxth	r2, r3
 8000166:	4b17      	ldr	r3, [pc, #92]	@ (80001c4 <update_counters+0x78>)
 8000168:	801a      	strh	r2, [r3, #0]
	}
	if (state_counter > 0) {
 800016a:	4b17      	ldr	r3, [pc, #92]	@ (80001c8 <update_counters+0x7c>)
 800016c:	881b      	ldrh	r3, [r3, #0]
 800016e:	2b00      	cmp	r3, #0
 8000170:	d005      	beq.n	800017e <update_counters+0x32>
		state_counter--;
 8000172:	4b15      	ldr	r3, [pc, #84]	@ (80001c8 <update_counters+0x7c>)
 8000174:	881b      	ldrh	r3, [r3, #0]
 8000176:	3b01      	subs	r3, #1
 8000178:	b29a      	uxth	r2, r3
 800017a:	4b13      	ldr	r3, [pc, #76]	@ (80001c8 <update_counters+0x7c>)
 800017c:	801a      	strh	r2, [r3, #0]
	}
	
	// Check if 1 second has passed
	if (clock_counter == 0) {
 800017e:	4b11      	ldr	r3, [pc, #68]	@ (80001c4 <update_counters+0x78>)
 8000180:	881b      	ldrh	r3, [r3, #0]
 8000182:	2b00      	cmp	r3, #0
 8000184:	d118      	bne.n	80001b8 <update_counters+0x6c>
		if (ver_clock > 0) ver_clock--;
 8000186:	4b11      	ldr	r3, [pc, #68]	@ (80001cc <update_counters+0x80>)
 8000188:	781b      	ldrb	r3, [r3, #0]
 800018a:	2b00      	cmp	r3, #0
 800018c:	d005      	beq.n	800019a <update_counters+0x4e>
 800018e:	4b0f      	ldr	r3, [pc, #60]	@ (80001cc <update_counters+0x80>)
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	3b01      	subs	r3, #1
 8000194:	b2da      	uxtb	r2, r3
 8000196:	4b0d      	ldr	r3, [pc, #52]	@ (80001cc <update_counters+0x80>)
 8000198:	701a      	strb	r2, [r3, #0]
		if (hor_clock > 0) hor_clock--;
 800019a:	4b0d      	ldr	r3, [pc, #52]	@ (80001d0 <update_counters+0x84>)
 800019c:	781b      	ldrb	r3, [r3, #0]
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d005      	beq.n	80001ae <update_counters+0x62>
 80001a2:	4b0b      	ldr	r3, [pc, #44]	@ (80001d0 <update_counters+0x84>)
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	3b01      	subs	r3, #1
 80001a8:	b2da      	uxtb	r2, r3
 80001aa:	4b09      	ldr	r3, [pc, #36]	@ (80001d0 <update_counters+0x84>)
 80001ac:	701a      	strb	r2, [r3, #0]
		clock_counter = TICKS_PER_SECOND;
 80001ae:	4b05      	ldr	r3, [pc, #20]	@ (80001c4 <update_counters+0x78>)
 80001b0:	2214      	movs	r2, #20
 80001b2:	801a      	strh	r2, [r3, #0]
		second_elapsed = 1;
 80001b4:	2301      	movs	r3, #1
 80001b6:	71fb      	strb	r3, [r7, #7]
	}
	
	return second_elapsed;
 80001b8:	79fb      	ldrb	r3, [r7, #7]
}
 80001ba:	4618      	mov	r0, r3
 80001bc:	370c      	adds	r7, #12
 80001be:	46bd      	mov	sp, r7
 80001c0:	bc80      	pop	{r7}
 80001c2:	4770      	bx	lr
 80001c4:	200000b6 	.word	0x200000b6
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	200000b0 	.word	0x200000b0
 80001d0:	200000b1 	.word	0x200000b1

080001d4 <display_clocks>:

// Helper function to display clocks on LCD
static void display_clocks(void) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	lcd_goto_XY(1, 8);
 80001d8:	2108      	movs	r1, #8
 80001da:	2001      	movs	r0, #1
 80001dc:	f000 ff8a 	bl	80010f4 <lcd_goto_XY>
	lcd_send_integer(ver_clock);
 80001e0:	4b07      	ldr	r3, [pc, #28]	@ (8000200 <display_clocks+0x2c>)
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 ff3b 	bl	8001060 <lcd_send_integer>
	lcd_goto_XY(0, 8);
 80001ea:	2108      	movs	r1, #8
 80001ec:	2000      	movs	r0, #0
 80001ee:	f000 ff81 	bl	80010f4 <lcd_goto_XY>
	lcd_send_integer(hor_clock);
 80001f2:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <display_clocks+0x30>)
 80001f4:	781b      	ldrb	r3, [r3, #0]
 80001f6:	4618      	mov	r0, r3
 80001f8:	f000 ff32 	bl	8001060 <lcd_send_integer>
}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	200000b0 	.word	0x200000b0
 8000204:	200000b1 	.word	0x200000b1

08000208 <check_buttons>:

// Helper function to check button inputs and handle mode changes
static uint8_t check_buttons(void) {
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
	if (isButtonPressed(&button0)) {
 800020c:	480e      	ldr	r0, [pc, #56]	@ (8000248 <check_buttons+0x40>)
 800020e:	f000 fa5c 	bl	80006ca <isButtonPressed>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d008      	beq.n	800022a <check_buttons+0x22>
		disable_all_tfl();
 8000218:	f000 f928 	bl	800046c <disable_all_tfl>
		traffic_light_status = CFG_RED;
 800021c:	4b0b      	ldr	r3, [pc, #44]	@ (800024c <check_buttons+0x44>)
 800021e:	2209      	movs	r2, #9
 8000220:	701a      	strb	r2, [r3, #0]
		init_cfg_red();
 8000222:	f000 fc07 	bl	8000a34 <init_cfg_red>
		return 1;
 8000226:	2301      	movs	r3, #1
 8000228:	e00b      	b.n	8000242 <check_buttons+0x3a>
	}
	if (isButtonPressed(&button1)) {
 800022a:	4809      	ldr	r0, [pc, #36]	@ (8000250 <check_buttons+0x48>)
 800022c:	f000 fa4d 	bl	80006ca <isButtonPressed>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d004      	beq.n	8000240 <check_buttons+0x38>
		traffic_light_status = MAN_GRN_RED;
 8000236:	4b05      	ldr	r3, [pc, #20]	@ (800024c <check_buttons+0x44>)
 8000238:	2205      	movs	r2, #5
 800023a:	701a      	strb	r2, [r3, #0]
		return 1;
 800023c:	2301      	movs	r3, #1
 800023e:	e000      	b.n	8000242 <check_buttons+0x3a>
	}
	return 0;
 8000240:	2300      	movs	r3, #0
}
 8000242:	4618      	mov	r0, r3
 8000244:	bd80      	pop	{r7, pc}
 8000246:	bf00      	nop
 8000248:	20000004 	.word	0x20000004
 800024c:	200000b2 	.word	0x200000b2
 8000250:	20000014 	.word	0x20000014

08000254 <init_auto_mode>:

void init_auto_mode() {
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
	lcd_clear_display();
 8000258:	f000 ff42 	bl	80010e0 <lcd_clear_display>

	lcd_goto_XY(0, 0);
 800025c:	2100      	movs	r1, #0
 800025e:	2000      	movs	r0, #0
 8000260:	f000 ff48 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 1: ");
 8000264:	4811      	ldr	r0, [pc, #68]	@ (80002ac <init_auto_mode+0x58>)
 8000266:	f000 fee5 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800026a:	2100      	movs	r1, #0
 800026c:	2001      	movs	r0, #1
 800026e:	f000 ff41 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 2: ");
 8000272:	480f      	ldr	r0, [pc, #60]	@ (80002b0 <init_auto_mode+0x5c>)
 8000274:	f000 fede 	bl	8001034 <lcd_send_string>

	traffic_light_status = AUTO_GRN_RED;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <init_auto_mode+0x60>)
 800027a:	2201      	movs	r2, #1
 800027c:	701a      	strb	r2, [r3, #0]
	ver_clock = grn_time;
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <init_auto_mode+0x64>)
 8000280:	781a      	ldrb	r2, [r3, #0]
 8000282:	4b0e      	ldr	r3, [pc, #56]	@ (80002bc <init_auto_mode+0x68>)
 8000284:	701a      	strb	r2, [r3, #0]
	hor_clock = red_time;
 8000286:	4b0e      	ldr	r3, [pc, #56]	@ (80002c0 <init_auto_mode+0x6c>)
 8000288:	781a      	ldrb	r2, [r3, #0]
 800028a:	4b0e      	ldr	r3, [pc, #56]	@ (80002c4 <init_auto_mode+0x70>)
 800028c:	701a      	strb	r2, [r3, #0]
	state_counter = grn_time * TICKS_PER_SECOND;
 800028e:	4b0a      	ldr	r3, [pc, #40]	@ (80002b8 <init_auto_mode+0x64>)
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	461a      	mov	r2, r3
 8000294:	0092      	lsls	r2, r2, #2
 8000296:	4413      	add	r3, r2
 8000298:	009b      	lsls	r3, r3, #2
 800029a:	b29a      	uxth	r2, r3
 800029c:	4b0a      	ldr	r3, [pc, #40]	@ (80002c8 <init_auto_mode+0x74>)
 800029e:	801a      	strh	r2, [r3, #0]
	clock_counter = TICKS_PER_SECOND;
 80002a0:	4b0a      	ldr	r3, [pc, #40]	@ (80002cc <init_auto_mode+0x78>)
 80002a2:	2214      	movs	r2, #20
 80002a4:	801a      	strh	r2, [r3, #0]
}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	080063e8 	.word	0x080063e8
 80002b0:	080063f4 	.word	0x080063f4
 80002b4:	200000b2 	.word	0x200000b2
 80002b8:	20000001 	.word	0x20000001
 80002bc:	200000b0 	.word	0x200000b0
 80002c0:	20000000 	.word	0x20000000
 80002c4:	200000b1 	.word	0x200000b1
 80002c8:	200000b4 	.word	0x200000b4
 80002cc:	200000b6 	.word	0x200000b6

080002d0 <fsm_auto_traffic_light_run>:
// Getter function to read clock_counter
//uint16_t get_clock_counter(void) {
//	return clock_counter;
//}

void fsm_auto_traffic_light_run() {
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
	switch(traffic_light_status) {
 80002d4:	4b5d      	ldr	r3, [pc, #372]	@ (800044c <fsm_auto_traffic_light_run+0x17c>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b04      	cmp	r3, #4
 80002da:	f200 80b4 	bhi.w	8000446 <fsm_auto_traffic_light_run+0x176>
 80002de:	a201      	add	r2, pc, #4	@ (adr r2, 80002e4 <fsm_auto_traffic_light_run+0x14>)
 80002e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002e4:	080002f9 	.word	0x080002f9
 80002e8:	080002ff 	.word	0x080002ff
 80002ec:	08000351 	.word	0x08000351
 80002f0:	080003a3 	.word	0x080003a3
 80002f4:	080003f5 	.word	0x080003f5
		case INIT:
			init_auto_mode();
 80002f8:	f7ff ffac 	bl	8000254 <init_auto_mode>
			break;
 80002fc:	e0a4      	b.n	8000448 <fsm_auto_traffic_light_run+0x178>
			
		case AUTO_GRN_RED:
			green_red();
 80002fe:	f000 f8d3 	bl	80004a8 <green_red>
			display_clocks();
 8000302:	f7ff ff67 	bl	80001d4 <display_clocks>
			
			if (update_counters()) {
 8000306:	f7ff ff21 	bl	800014c <update_counters>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <fsm_auto_traffic_light_run+0x44>
				lcd_clear_display();
 8000310:	f000 fee6 	bl	80010e0 <lcd_clear_display>
			}
			
			// Transition to next state
			if (state_counter == 0) {
 8000314:	4b4e      	ldr	r3, [pc, #312]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 8000316:	881b      	ldrh	r3, [r3, #0]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d116      	bne.n	800034a <fsm_auto_traffic_light_run+0x7a>
				traffic_light_status = AUTO_YEL_RED;
 800031c:	4b4b      	ldr	r3, [pc, #300]	@ (800044c <fsm_auto_traffic_light_run+0x17c>)
 800031e:	2202      	movs	r2, #2
 8000320:	701a      	strb	r2, [r3, #0]
				ver_clock = yel_time;
 8000322:	4b4c      	ldr	r3, [pc, #304]	@ (8000454 <fsm_auto_traffic_light_run+0x184>)
 8000324:	781a      	ldrb	r2, [r3, #0]
 8000326:	4b4c      	ldr	r3, [pc, #304]	@ (8000458 <fsm_auto_traffic_light_run+0x188>)
 8000328:	701a      	strb	r2, [r3, #0]
				hor_clock = yel_time;
 800032a:	4b4a      	ldr	r3, [pc, #296]	@ (8000454 <fsm_auto_traffic_light_run+0x184>)
 800032c:	781a      	ldrb	r2, [r3, #0]
 800032e:	4b4b      	ldr	r3, [pc, #300]	@ (800045c <fsm_auto_traffic_light_run+0x18c>)
 8000330:	701a      	strb	r2, [r3, #0]
				state_counter = yel_time * TICKS_PER_SECOND;
 8000332:	4b48      	ldr	r3, [pc, #288]	@ (8000454 <fsm_auto_traffic_light_run+0x184>)
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	461a      	mov	r2, r3
 8000338:	0092      	lsls	r2, r2, #2
 800033a:	4413      	add	r3, r2
 800033c:	009b      	lsls	r3, r3, #2
 800033e:	b29a      	uxth	r2, r3
 8000340:	4b43      	ldr	r3, [pc, #268]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 8000342:	801a      	strh	r2, [r3, #0]
				clock_counter = TICKS_PER_SECOND;
 8000344:	4b46      	ldr	r3, [pc, #280]	@ (8000460 <fsm_auto_traffic_light_run+0x190>)
 8000346:	2214      	movs	r2, #20
 8000348:	801a      	strh	r2, [r3, #0]
			}
			
			check_buttons();
 800034a:	f7ff ff5d 	bl	8000208 <check_buttons>
			break;
 800034e:	e07b      	b.n	8000448 <fsm_auto_traffic_light_run+0x178>
			
		case AUTO_YEL_RED:
			yellow_red();
 8000350:	f000 f8da 	bl	8000508 <yellow_red>
			display_clocks();
 8000354:	f7ff ff3e 	bl	80001d4 <display_clocks>

			if (update_counters()) {
 8000358:	f7ff fef8 	bl	800014c <update_counters>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <fsm_auto_traffic_light_run+0x96>
				lcd_clear_display();
 8000362:	f000 febd 	bl	80010e0 <lcd_clear_display>
			}
			
			if (state_counter == 0) {
 8000366:	4b3a      	ldr	r3, [pc, #232]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 8000368:	881b      	ldrh	r3, [r3, #0]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d116      	bne.n	800039c <fsm_auto_traffic_light_run+0xcc>
				traffic_light_status = AUTO_RED_GRN;
 800036e:	4b37      	ldr	r3, [pc, #220]	@ (800044c <fsm_auto_traffic_light_run+0x17c>)
 8000370:	2203      	movs	r2, #3
 8000372:	701a      	strb	r2, [r3, #0]
				ver_clock = red_time;
 8000374:	4b3b      	ldr	r3, [pc, #236]	@ (8000464 <fsm_auto_traffic_light_run+0x194>)
 8000376:	781a      	ldrb	r2, [r3, #0]
 8000378:	4b37      	ldr	r3, [pc, #220]	@ (8000458 <fsm_auto_traffic_light_run+0x188>)
 800037a:	701a      	strb	r2, [r3, #0]
				hor_clock = grn_time;
 800037c:	4b3a      	ldr	r3, [pc, #232]	@ (8000468 <fsm_auto_traffic_light_run+0x198>)
 800037e:	781a      	ldrb	r2, [r3, #0]
 8000380:	4b36      	ldr	r3, [pc, #216]	@ (800045c <fsm_auto_traffic_light_run+0x18c>)
 8000382:	701a      	strb	r2, [r3, #0]
				state_counter = grn_time * TICKS_PER_SECOND;
 8000384:	4b38      	ldr	r3, [pc, #224]	@ (8000468 <fsm_auto_traffic_light_run+0x198>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	461a      	mov	r2, r3
 800038a:	0092      	lsls	r2, r2, #2
 800038c:	4413      	add	r3, r2
 800038e:	009b      	lsls	r3, r3, #2
 8000390:	b29a      	uxth	r2, r3
 8000392:	4b2f      	ldr	r3, [pc, #188]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 8000394:	801a      	strh	r2, [r3, #0]
				clock_counter = TICKS_PER_SECOND;
 8000396:	4b32      	ldr	r3, [pc, #200]	@ (8000460 <fsm_auto_traffic_light_run+0x190>)
 8000398:	2214      	movs	r2, #20
 800039a:	801a      	strh	r2, [r3, #0]
			}

			check_buttons();
 800039c:	f7ff ff34 	bl	8000208 <check_buttons>
			break;
 80003a0:	e052      	b.n	8000448 <fsm_auto_traffic_light_run+0x178>
			
		case AUTO_RED_GRN:
			red_green();
 80003a2:	f000 f8e1 	bl	8000568 <red_green>
			display_clocks();
 80003a6:	f7ff ff15 	bl	80001d4 <display_clocks>

			if (update_counters()) {
 80003aa:	f7ff fecf 	bl	800014c <update_counters>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <fsm_auto_traffic_light_run+0xe8>
				lcd_clear_display();
 80003b4:	f000 fe94 	bl	80010e0 <lcd_clear_display>
			}
			
			if (state_counter == 0) {
 80003b8:	4b25      	ldr	r3, [pc, #148]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 80003ba:	881b      	ldrh	r3, [r3, #0]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d116      	bne.n	80003ee <fsm_auto_traffic_light_run+0x11e>
				traffic_light_status = AUTO_RED_YEL;
 80003c0:	4b22      	ldr	r3, [pc, #136]	@ (800044c <fsm_auto_traffic_light_run+0x17c>)
 80003c2:	2204      	movs	r2, #4
 80003c4:	701a      	strb	r2, [r3, #0]
				ver_clock = yel_time;
 80003c6:	4b23      	ldr	r3, [pc, #140]	@ (8000454 <fsm_auto_traffic_light_run+0x184>)
 80003c8:	781a      	ldrb	r2, [r3, #0]
 80003ca:	4b23      	ldr	r3, [pc, #140]	@ (8000458 <fsm_auto_traffic_light_run+0x188>)
 80003cc:	701a      	strb	r2, [r3, #0]
				hor_clock = yel_time;
 80003ce:	4b21      	ldr	r3, [pc, #132]	@ (8000454 <fsm_auto_traffic_light_run+0x184>)
 80003d0:	781a      	ldrb	r2, [r3, #0]
 80003d2:	4b22      	ldr	r3, [pc, #136]	@ (800045c <fsm_auto_traffic_light_run+0x18c>)
 80003d4:	701a      	strb	r2, [r3, #0]
				state_counter = yel_time * TICKS_PER_SECOND;
 80003d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000454 <fsm_auto_traffic_light_run+0x184>)
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	461a      	mov	r2, r3
 80003dc:	0092      	lsls	r2, r2, #2
 80003de:	4413      	add	r3, r2
 80003e0:	009b      	lsls	r3, r3, #2
 80003e2:	b29a      	uxth	r2, r3
 80003e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 80003e6:	801a      	strh	r2, [r3, #0]
				clock_counter = TICKS_PER_SECOND;
 80003e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000460 <fsm_auto_traffic_light_run+0x190>)
 80003ea:	2214      	movs	r2, #20
 80003ec:	801a      	strh	r2, [r3, #0]
			}

			check_buttons();
 80003ee:	f7ff ff0b 	bl	8000208 <check_buttons>
			break;
 80003f2:	e029      	b.n	8000448 <fsm_auto_traffic_light_run+0x178>
			
		case AUTO_RED_YEL:
			red_yellow();
 80003f4:	f000 f8e8 	bl	80005c8 <red_yellow>
			display_clocks();
 80003f8:	f7ff feec 	bl	80001d4 <display_clocks>

			if (update_counters()) {
 80003fc:	f7ff fea6 	bl	800014c <update_counters>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <fsm_auto_traffic_light_run+0x13a>
				lcd_clear_display();
 8000406:	f000 fe6b 	bl	80010e0 <lcd_clear_display>
			}
			
			if (state_counter == 0) {
 800040a:	4b11      	ldr	r3, [pc, #68]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 800040c:	881b      	ldrh	r3, [r3, #0]
 800040e:	2b00      	cmp	r3, #0
 8000410:	d116      	bne.n	8000440 <fsm_auto_traffic_light_run+0x170>
				traffic_light_status = AUTO_GRN_RED;
 8000412:	4b0e      	ldr	r3, [pc, #56]	@ (800044c <fsm_auto_traffic_light_run+0x17c>)
 8000414:	2201      	movs	r2, #1
 8000416:	701a      	strb	r2, [r3, #0]
				ver_clock = grn_time;
 8000418:	4b13      	ldr	r3, [pc, #76]	@ (8000468 <fsm_auto_traffic_light_run+0x198>)
 800041a:	781a      	ldrb	r2, [r3, #0]
 800041c:	4b0e      	ldr	r3, [pc, #56]	@ (8000458 <fsm_auto_traffic_light_run+0x188>)
 800041e:	701a      	strb	r2, [r3, #0]
				hor_clock = red_time;
 8000420:	4b10      	ldr	r3, [pc, #64]	@ (8000464 <fsm_auto_traffic_light_run+0x194>)
 8000422:	781a      	ldrb	r2, [r3, #0]
 8000424:	4b0d      	ldr	r3, [pc, #52]	@ (800045c <fsm_auto_traffic_light_run+0x18c>)
 8000426:	701a      	strb	r2, [r3, #0]
				state_counter = grn_time * TICKS_PER_SECOND;
 8000428:	4b0f      	ldr	r3, [pc, #60]	@ (8000468 <fsm_auto_traffic_light_run+0x198>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	461a      	mov	r2, r3
 800042e:	0092      	lsls	r2, r2, #2
 8000430:	4413      	add	r3, r2
 8000432:	009b      	lsls	r3, r3, #2
 8000434:	b29a      	uxth	r2, r3
 8000436:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <fsm_auto_traffic_light_run+0x180>)
 8000438:	801a      	strh	r2, [r3, #0]
				clock_counter = TICKS_PER_SECOND;
 800043a:	4b09      	ldr	r3, [pc, #36]	@ (8000460 <fsm_auto_traffic_light_run+0x190>)
 800043c:	2214      	movs	r2, #20
 800043e:	801a      	strh	r2, [r3, #0]
			}

			check_buttons();
 8000440:	f7ff fee2 	bl	8000208 <check_buttons>
			break;
 8000444:	e000      	b.n	8000448 <fsm_auto_traffic_light_run+0x178>
			
		default:
			break;
 8000446:	bf00      	nop
	}
}
 8000448:	bf00      	nop
 800044a:	bd80      	pop	{r7, pc}
 800044c:	200000b2 	.word	0x200000b2
 8000450:	200000b4 	.word	0x200000b4
 8000454:	20000002 	.word	0x20000002
 8000458:	200000b0 	.word	0x200000b0
 800045c:	200000b1 	.word	0x200000b1
 8000460:	200000b6 	.word	0x200000b6
 8000464:	20000000 	.word	0x20000000
 8000468:	20000001 	.word	0x20000001

0800046c <disable_all_tfl>:

void disable_all_tfl() {
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 8000470:	2200      	movs	r2, #0
 8000472:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000476:	480a      	ldr	r0, [pc, #40]	@ (80004a0 <disable_all_tfl+0x34>)
 8000478:	f002 fa1f 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 800047c:	2200      	movs	r2, #0
 800047e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000482:	4807      	ldr	r0, [pc, #28]	@ (80004a0 <disable_all_tfl+0x34>)
 8000484:	f002 fa19 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 8000488:	2200      	movs	r2, #0
 800048a:	2108      	movs	r1, #8
 800048c:	4805      	ldr	r0, [pc, #20]	@ (80004a4 <disable_all_tfl+0x38>)
 800048e:	f002 fa14 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 8000492:	2200      	movs	r2, #0
 8000494:	2120      	movs	r1, #32
 8000496:	4803      	ldr	r0, [pc, #12]	@ (80004a4 <disable_all_tfl+0x38>)
 8000498:	f002 fa0f 	bl	80028ba <HAL_GPIO_WritePin>
}
 800049c:	bf00      	nop
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	40010800 	.word	0x40010800
 80004a4:	40010c00 	.word	0x40010c00

080004a8 <green_red>:

void green_red() {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	lcd_goto_XY(0, 0);
 80004ac:	2100      	movs	r1, #0
 80004ae:	2000      	movs	r0, #0
 80004b0:	f000 fe20 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 1: ");
 80004b4:	4810      	ldr	r0, [pc, #64]	@ (80004f8 <green_red+0x50>)
 80004b6:	f000 fdbd 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 80004ba:	2100      	movs	r1, #0
 80004bc:	2001      	movs	r0, #1
 80004be:	f000 fe19 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 2: ");
 80004c2:	480e      	ldr	r0, [pc, #56]	@ (80004fc <green_red+0x54>)
 80004c4:	f000 fdb6 	bl	8001034 <lcd_send_string>

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 80004c8:	2201      	movs	r2, #1
 80004ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004ce:	480c      	ldr	r0, [pc, #48]	@ (8000500 <green_red+0x58>)
 80004d0:	f002 f9f3 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 80004d4:	2200      	movs	r2, #0
 80004d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004da:	4809      	ldr	r0, [pc, #36]	@ (8000500 <green_red+0x58>)
 80004dc:	f002 f9ed 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 80004e0:	2201      	movs	r2, #1
 80004e2:	2108      	movs	r1, #8
 80004e4:	4807      	ldr	r0, [pc, #28]	@ (8000504 <green_red+0x5c>)
 80004e6:	f002 f9e8 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 80004ea:	2201      	movs	r2, #1
 80004ec:	2120      	movs	r1, #32
 80004ee:	4805      	ldr	r0, [pc, #20]	@ (8000504 <green_red+0x5c>)
 80004f0:	f002 f9e3 	bl	80028ba <HAL_GPIO_WritePin>
}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	080063e8 	.word	0x080063e8
 80004fc:	080063f4 	.word	0x080063f4
 8000500:	40010800 	.word	0x40010800
 8000504:	40010c00 	.word	0x40010c00

08000508 <yellow_red>:
void yellow_red() {
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
	lcd_goto_XY(0, 0);
 800050c:	2100      	movs	r1, #0
 800050e:	2000      	movs	r0, #0
 8000510:	f000 fdf0 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 1: ");
 8000514:	4810      	ldr	r0, [pc, #64]	@ (8000558 <yellow_red+0x50>)
 8000516:	f000 fd8d 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800051a:	2100      	movs	r1, #0
 800051c:	2001      	movs	r0, #1
 800051e:	f000 fde9 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 2: ");
 8000522:	480e      	ldr	r0, [pc, #56]	@ (800055c <yellow_red+0x54>)
 8000524:	f000 fd86 	bl	8001034 <lcd_send_string>

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 8000528:	2200      	movs	r2, #0
 800052a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800052e:	480c      	ldr	r0, [pc, #48]	@ (8000560 <yellow_red+0x58>)
 8000530:	f002 f9c3 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8000534:	2201      	movs	r2, #1
 8000536:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800053a:	4809      	ldr	r0, [pc, #36]	@ (8000560 <yellow_red+0x58>)
 800053c:	f002 f9bd 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8000540:	2201      	movs	r2, #1
 8000542:	2108      	movs	r1, #8
 8000544:	4807      	ldr	r0, [pc, #28]	@ (8000564 <yellow_red+0x5c>)
 8000546:	f002 f9b8 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 800054a:	2201      	movs	r2, #1
 800054c:	2120      	movs	r1, #32
 800054e:	4805      	ldr	r0, [pc, #20]	@ (8000564 <yellow_red+0x5c>)
 8000550:	f002 f9b3 	bl	80028ba <HAL_GPIO_WritePin>
}
 8000554:	bf00      	nop
 8000556:	bd80      	pop	{r7, pc}
 8000558:	080063e8 	.word	0x080063e8
 800055c:	080063f4 	.word	0x080063f4
 8000560:	40010800 	.word	0x40010800
 8000564:	40010c00 	.word	0x40010c00

08000568 <red_green>:
void red_green() {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	lcd_goto_XY(0, 0);
 800056c:	2100      	movs	r1, #0
 800056e:	2000      	movs	r0, #0
 8000570:	f000 fdc0 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 1: ");
 8000574:	4810      	ldr	r0, [pc, #64]	@ (80005b8 <red_green+0x50>)
 8000576:	f000 fd5d 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800057a:	2100      	movs	r1, #0
 800057c:	2001      	movs	r0, #1
 800057e:	f000 fdb9 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 2: ");
 8000582:	480e      	ldr	r0, [pc, #56]	@ (80005bc <red_green+0x54>)
 8000584:	f000 fd56 	bl	8001034 <lcd_send_string>

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800058e:	480c      	ldr	r0, [pc, #48]	@ (80005c0 <red_green+0x58>)
 8000590:	f002 f993 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8000594:	2201      	movs	r2, #1
 8000596:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800059a:	4809      	ldr	r0, [pc, #36]	@ (80005c0 <red_green+0x58>)
 800059c:	f002 f98d 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	4807      	ldr	r0, [pc, #28]	@ (80005c4 <red_green+0x5c>)
 80005a6:	f002 f988 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2120      	movs	r1, #32
 80005ae:	4805      	ldr	r0, [pc, #20]	@ (80005c4 <red_green+0x5c>)
 80005b0:	f002 f983 	bl	80028ba <HAL_GPIO_WritePin>
}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	080063e8 	.word	0x080063e8
 80005bc:	080063f4 	.word	0x080063f4
 80005c0:	40010800 	.word	0x40010800
 80005c4:	40010c00 	.word	0x40010c00

080005c8 <red_yellow>:
void red_yellow() {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	lcd_goto_XY(0, 0);
 80005cc:	2100      	movs	r1, #0
 80005ce:	2000      	movs	r0, #0
 80005d0:	f000 fd90 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 1: ");
 80005d4:	4810      	ldr	r0, [pc, #64]	@ (8000618 <red_yellow+0x50>)
 80005d6:	f000 fd2d 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 80005da:	2100      	movs	r1, #0
 80005dc:	2001      	movs	r0, #1
 80005de:	f000 fd89 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("Road 2: ");
 80005e2:	480e      	ldr	r0, [pc, #56]	@ (800061c <red_yellow+0x54>)
 80005e4:	f000 fd26 	bl	8001034 <lcd_send_string>

	// Vertical road
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ee:	480c      	ldr	r0, [pc, #48]	@ (8000620 <red_yellow+0x58>)
 80005f0:	f002 f963 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 80005f4:	2201      	movs	r2, #1
 80005f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005fa:	4809      	ldr	r0, [pc, #36]	@ (8000620 <red_yellow+0x58>)
 80005fc:	f002 f95d 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 8000600:	2200      	movs	r2, #0
 8000602:	2108      	movs	r1, #8
 8000604:	4807      	ldr	r0, [pc, #28]	@ (8000624 <red_yellow+0x5c>)
 8000606:	f002 f958 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 800060a:	2201      	movs	r2, #1
 800060c:	2120      	movs	r1, #32
 800060e:	4805      	ldr	r0, [pc, #20]	@ (8000624 <red_yellow+0x5c>)
 8000610:	f002 f953 	bl	80028ba <HAL_GPIO_WritePin>
}
 8000614:	bf00      	nop
 8000616:	bd80      	pop	{r7, pc}
 8000618:	080063e8 	.word	0x080063e8
 800061c:	080063f4 	.word	0x080063f4
 8000620:	40010800 	.word	0x40010800
 8000624:	40010c00 	.word	0x40010c00

08000628 <getKeyInput>:
//		0,
//		BTN3_GPIO_Port,
//		BTN3_Pin
//};

void getKeyInput(struct ButtonStruct* button) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	button->keyBuffer[2] = button->keyBuffer[1];
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	785a      	ldrb	r2, [r3, #1]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	709a      	strb	r2, [r3, #2]
	button->keyBuffer[1] = button->keyBuffer[0];
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	781a      	ldrb	r2, [r3, #0]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	705a      	strb	r2, [r3, #1]

	button->keyBuffer[0] = HAL_GPIO_ReadPin(button->PORT, button->PIN);
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	689a      	ldr	r2, [r3, #8]
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	899b      	ldrh	r3, [r3, #12]
 8000648:	4619      	mov	r1, r3
 800064a:	4610      	mov	r0, r2
 800064c:	f002 f91e 	bl	800288c <HAL_GPIO_ReadPin>
 8000650:	4603      	mov	r3, r0
 8000652:	461a      	mov	r2, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	701a      	strb	r2, [r3, #0]

	if ((button->keyBuffer[0] == button->keyBuffer[1]) && (button->keyBuffer[1] == button->keyBuffer[2]))
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	785b      	ldrb	r3, [r3, #1]
 8000660:	429a      	cmp	r2, r3
 8000662:	d12e      	bne.n	80006c2 <getKeyInput+0x9a>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	785a      	ldrb	r2, [r3, #1]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	789b      	ldrb	r3, [r3, #2]
 800066c:	429a      	cmp	r2, r3
 800066e:	d128      	bne.n	80006c2 <getKeyInput+0x9a>
	{
		if (button->keyBuffer[2] != button->keyBuffer[3])
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	789a      	ldrb	r2, [r3, #2]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	78db      	ldrb	r3, [r3, #3]
 8000678:	429a      	cmp	r2, r3
 800067a:	d00e      	beq.n	800069a <getKeyInput+0x72>
		{
			button->keyBuffer[3] = button->keyBuffer[2];
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	789a      	ldrb	r2, [r3, #2]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	70da      	strb	r2, [r3, #3]

			if (button->keyBuffer[3] == PRESSED_STATE)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	78db      	ldrb	r3, [r3, #3]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d11a      	bne.n	80006c2 <getKeyInput+0x9a>
			{
				button->timeOutForPressed = 150;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2296      	movs	r2, #150	@ 0x96
 8000690:	809a      	strh	r2, [r3, #4]
				button->isPressed = 1;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2201      	movs	r2, #1
 8000696:	719a      	strb	r2, [r3, #6]
					button->isLongPressed = 1;
				}
			}
		}
	}
}
 8000698:	e013      	b.n	80006c2 <getKeyInput+0x9a>
			--button->timeOutForPressed;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	889b      	ldrh	r3, [r3, #4]
 800069e:	3b01      	subs	r3, #1
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	809a      	strh	r2, [r3, #4]
			if (button->timeOutForPressed <= 0)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	889b      	ldrh	r3, [r3, #4]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d109      	bne.n	80006c2 <getKeyInput+0x9a>
				button->timeOutForPressed = 150;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2296      	movs	r2, #150	@ 0x96
 80006b2:	809a      	strh	r2, [r3, #4]
				if (button->keyBuffer[3] == PRESSED_STATE)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	78db      	ldrb	r3, [r3, #3]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d102      	bne.n	80006c2 <getKeyInput+0x9a>
					button->isLongPressed = 1;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2201      	movs	r2, #1
 80006c0:	71da      	strb	r2, [r3, #7]
}
 80006c2:	bf00      	nop
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}

080006ca <isButtonPressed>:

uint8_t isButtonPressed(struct ButtonStruct *button) {
 80006ca:	b480      	push	{r7}
 80006cc:	b083      	sub	sp, #12
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	6078      	str	r0, [r7, #4]
	if (button->isPressed == 1)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	799b      	ldrb	r3, [r3, #6]
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d104      	bne.n	80006e4 <isButtonPressed+0x1a>
	{
		button->isPressed = 0;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2200      	movs	r2, #0
 80006de:	719a      	strb	r2, [r3, #6]
		return 1;
 80006e0:	2301      	movs	r3, #1
 80006e2:	e000      	b.n	80006e6 <isButtonPressed+0x1c>
	}
	return 0;
 80006e4:	2300      	movs	r3, #0
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr

080006f0 <display_config_lcd>:
static uint8_t grn_temp_time = 0;

static uint16_t blink_counter = 0;
static uint8_t  tl_status_all_led = 0;

static void display_config_lcd(char* color_name, uint8_t time_value) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	460b      	mov	r3, r1
 80006fa:	70fb      	strb	r3, [r7, #3]
	lcd_clear_display();
 80006fc:	f000 fcf0 	bl	80010e0 <lcd_clear_display>
	lcd_goto_XY(0, 0);
 8000700:	2100      	movs	r1, #0
 8000702:	2000      	movs	r0, #0
 8000704:	f000 fcf6 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("MODE: CONFIG");
 8000708:	480b      	ldr	r0, [pc, #44]	@ (8000738 <display_config_lcd+0x48>)
 800070a:	f000 fc93 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800070e:	2100      	movs	r1, #0
 8000710:	2001      	movs	r0, #1
 8000712:	f000 fcef 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string(color_name);
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f000 fc8c 	bl	8001034 <lcd_send_string>
	lcd_send_string(": ");
 800071c:	4807      	ldr	r0, [pc, #28]	@ (800073c <display_config_lcd+0x4c>)
 800071e:	f000 fc89 	bl	8001034 <lcd_send_string>
	lcd_send_integer(time_value);
 8000722:	78fb      	ldrb	r3, [r7, #3]
 8000724:	4618      	mov	r0, r3
 8000726:	f000 fc9b 	bl	8001060 <lcd_send_integer>
	lcd_send_string("   ");
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <display_config_lcd+0x50>)
 800072c:	f000 fc82 	bl	8001034 <lcd_send_string>
}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	08006400 	.word	0x08006400
 800073c:	08006410 	.word	0x08006410
 8000740:	08006414 	.word	0x08006414

08000744 <fix>:

static uint8_t fix(uint8_t value, uint8_t min, uint8_t max) {
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	71fb      	strb	r3, [r7, #7]
 800074e:	460b      	mov	r3, r1
 8000750:	71bb      	strb	r3, [r7, #6]
 8000752:	4613      	mov	r3, r2
 8000754:	717b      	strb	r3, [r7, #5]
	if (value < min) return min;
 8000756:	79fa      	ldrb	r2, [r7, #7]
 8000758:	79bb      	ldrb	r3, [r7, #6]
 800075a:	429a      	cmp	r2, r3
 800075c:	d201      	bcs.n	8000762 <fix+0x1e>
 800075e:	79bb      	ldrb	r3, [r7, #6]
 8000760:	e006      	b.n	8000770 <fix+0x2c>
	if (value > max) return max;
 8000762:	79fa      	ldrb	r2, [r7, #7]
 8000764:	797b      	ldrb	r3, [r7, #5]
 8000766:	429a      	cmp	r2, r3
 8000768:	d901      	bls.n	800076e <fix+0x2a>
 800076a:	797b      	ldrb	r3, [r7, #5]
 800076c:	e000      	b.n	8000770 <fix+0x2c>
	return value;
 800076e:	79fb      	ldrb	r3, [r7, #7]
}
 8000770:	4618      	mov	r0, r3
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
	...

0800077c <turn_off_on_both>:

void turn_off_on_both() {
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 8000780:	2200      	movs	r2, #0
 8000782:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000786:	480a      	ldr	r0, [pc, #40]	@ (80007b0 <turn_off_on_both+0x34>)
 8000788:	f002 f897 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000792:	4807      	ldr	r0, [pc, #28]	@ (80007b0 <turn_off_on_both+0x34>)
 8000794:	f002 f891 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 8000798:	2200      	movs	r2, #0
 800079a:	2108      	movs	r1, #8
 800079c:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <turn_off_on_both+0x38>)
 800079e:	f002 f88c 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2120      	movs	r1, #32
 80007a6:	4803      	ldr	r0, [pc, #12]	@ (80007b4 <turn_off_on_both+0x38>)
 80007a8:	f002 f887 	bl	80028ba <HAL_GPIO_WritePin>
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40010800 	.word	0x40010800
 80007b4:	40010c00 	.word	0x40010c00

080007b8 <turn_red_on_both>:

void turn_red_on_both() {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 80007bc:	2201      	movs	r2, #1
 80007be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007c2:	480a      	ldr	r0, [pc, #40]	@ (80007ec <turn_red_on_both+0x34>)
 80007c4:	f002 f879 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 80007c8:	2201      	movs	r2, #1
 80007ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007ce:	4807      	ldr	r0, [pc, #28]	@ (80007ec <turn_red_on_both+0x34>)
 80007d0:	f002 f873 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 80007d4:	2201      	movs	r2, #1
 80007d6:	2108      	movs	r1, #8
 80007d8:	4805      	ldr	r0, [pc, #20]	@ (80007f0 <turn_red_on_both+0x38>)
 80007da:	f002 f86e 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 80007de:	2201      	movs	r2, #1
 80007e0:	2120      	movs	r1, #32
 80007e2:	4803      	ldr	r0, [pc, #12]	@ (80007f0 <turn_red_on_both+0x38>)
 80007e4:	f002 f869 	bl	80028ba <HAL_GPIO_WritePin>
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40010800 	.word	0x40010800
 80007f0:	40010c00 	.word	0x40010c00

080007f4 <turn_yel_on_both>:

void turn_yel_on_both() {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 80007f8:	2200      	movs	r2, #0
 80007fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007fe:	480a      	ldr	r0, [pc, #40]	@ (8000828 <turn_yel_on_both+0x34>)
 8000800:	f002 f85b 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8000804:	2201      	movs	r2, #1
 8000806:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800080a:	4807      	ldr	r0, [pc, #28]	@ (8000828 <turn_yel_on_both+0x34>)
 800080c:	f002 f855 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 8000810:	2200      	movs	r2, #0
 8000812:	2108      	movs	r1, #8
 8000814:	4805      	ldr	r0, [pc, #20]	@ (800082c <turn_yel_on_both+0x38>)
 8000816:	f002 f850 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 800081a:	2201      	movs	r2, #1
 800081c:	2120      	movs	r1, #32
 800081e:	4803      	ldr	r0, [pc, #12]	@ (800082c <turn_yel_on_both+0x38>)
 8000820:	f002 f84b 	bl	80028ba <HAL_GPIO_WritePin>
}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40010800 	.word	0x40010800
 800082c:	40010c00 	.word	0x40010c00

08000830 <turn_grn_on_both>:

void turn_grn_on_both() {
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8000834:	2201      	movs	r2, #1
 8000836:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800083a:	480a      	ldr	r0, [pc, #40]	@ (8000864 <turn_grn_on_both+0x34>)
 800083c:	f002 f83d 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000846:	4807      	ldr	r0, [pc, #28]	@ (8000864 <turn_grn_on_both+0x34>)
 8000848:	f002 f837 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 800084c:	2201      	movs	r2, #1
 800084e:	2108      	movs	r1, #8
 8000850:	4805      	ldr	r0, [pc, #20]	@ (8000868 <turn_grn_on_both+0x38>)
 8000852:	f002 f832 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2120      	movs	r1, #32
 800085a:	4803      	ldr	r0, [pc, #12]	@ (8000868 <turn_grn_on_both+0x38>)
 800085c:	f002 f82d 	bl	80028ba <HAL_GPIO_WritePin>
}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40010800 	.word	0x40010800
 8000868:	40010c00 	.word	0x40010c00

0800086c <confirm_red_time>:

static void confirm_red_time() {
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
	red_temp_time = fix(red_temp_time, RED_MIN, RED_MAX);
 8000872:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <confirm_red_time+0x78>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	2263      	movs	r2, #99	@ 0x63
 8000878:	2101      	movs	r1, #1
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff ff62 	bl	8000744 <fix>
 8000880:	4603      	mov	r3, r0
 8000882:	461a      	mov	r2, r3
 8000884:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <confirm_red_time+0x78>)
 8000886:	701a      	strb	r2, [r3, #0]
	int8_t calc_grn = red_temp_time - yel_time;
 8000888:	4b16      	ldr	r3, [pc, #88]	@ (80008e4 <confirm_red_time+0x78>)
 800088a:	781a      	ldrb	r2, [r3, #0]
 800088c:	4b16      	ldr	r3, [pc, #88]	@ (80008e8 <confirm_red_time+0x7c>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	b2db      	uxtb	r3, r3
 8000894:	71fb      	strb	r3, [r7, #7]
	
	if (calc_grn < GRN_MIN) calc_grn = GRN_MIN;
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	2b00      	cmp	r3, #0
 800089c:	dc01      	bgt.n	80008a2 <confirm_red_time+0x36>
 800089e:	2301      	movs	r3, #1
 80008a0:	71fb      	strb	r3, [r7, #7]
	if (calc_grn > GRN_MAX) calc_grn = GRN_MAX;
 80008a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a6:	2b63      	cmp	r3, #99	@ 0x63
 80008a8:	dd01      	ble.n	80008ae <confirm_red_time+0x42>
 80008aa:	2363      	movs	r3, #99	@ 0x63
 80008ac:	71fb      	strb	r3, [r7, #7]
	
	grn_time = calc_grn;
 80008ae:	79fa      	ldrb	r2, [r7, #7]
 80008b0:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <confirm_red_time+0x80>)
 80008b2:	701a      	strb	r2, [r3, #0]
	red_time = grn_time + yel_time;
 80008b4:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <confirm_red_time+0x80>)
 80008b6:	781a      	ldrb	r2, [r3, #0]
 80008b8:	4b0b      	ldr	r3, [pc, #44]	@ (80008e8 <confirm_red_time+0x7c>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	4413      	add	r3, r2
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	4b0b      	ldr	r3, [pc, #44]	@ (80008f0 <confirm_red_time+0x84>)
 80008c2:	701a      	strb	r2, [r3, #0]
	red_time = fix(red_time, RED_MIN, RED_MAX);
 80008c4:	4b0a      	ldr	r3, [pc, #40]	@ (80008f0 <confirm_red_time+0x84>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2263      	movs	r2, #99	@ 0x63
 80008ca:	2101      	movs	r1, #1
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff ff39 	bl	8000744 <fix>
 80008d2:	4603      	mov	r3, r0
 80008d4:	461a      	mov	r2, r3
 80008d6:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <confirm_red_time+0x84>)
 80008d8:	701a      	strb	r2, [r3, #0]
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200000b8 	.word	0x200000b8
 80008e8:	20000002 	.word	0x20000002
 80008ec:	20000001 	.word	0x20000001
 80008f0:	20000000 	.word	0x20000000

080008f4 <confirm_yel_time>:

static void confirm_yel_time() {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
	yel_temp_time = fix(yel_temp_time, YEL_MIN, YEL_MAX);
 80008fa:	4b1c      	ldr	r3, [pc, #112]	@ (800096c <confirm_yel_time+0x78>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2263      	movs	r2, #99	@ 0x63
 8000900:	2101      	movs	r1, #1
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ff1e 	bl	8000744 <fix>
 8000908:	4603      	mov	r3, r0
 800090a:	461a      	mov	r2, r3
 800090c:	4b17      	ldr	r3, [pc, #92]	@ (800096c <confirm_yel_time+0x78>)
 800090e:	701a      	strb	r2, [r3, #0]
	
	uint8_t calc_grn = red_time - yel_temp_time;
 8000910:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <confirm_yel_time+0x7c>)
 8000912:	781a      	ldrb	r2, [r3, #0]
 8000914:	4b15      	ldr	r3, [pc, #84]	@ (800096c <confirm_yel_time+0x78>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	71fb      	strb	r3, [r7, #7]
	
	if (calc_grn < GRN_MIN) calc_grn = GRN_MIN;
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d101      	bne.n	8000926 <confirm_yel_time+0x32>
 8000922:	2301      	movs	r3, #1
 8000924:	71fb      	strb	r3, [r7, #7]
	if (calc_grn > GRN_MAX) calc_grn = GRN_MAX;
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	2b63      	cmp	r3, #99	@ 0x63
 800092a:	d901      	bls.n	8000930 <confirm_yel_time+0x3c>
 800092c:	2363      	movs	r3, #99	@ 0x63
 800092e:	71fb      	strb	r3, [r7, #7]
	
	grn_time = calc_grn;
 8000930:	4a10      	ldr	r2, [pc, #64]	@ (8000974 <confirm_yel_time+0x80>)
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	7013      	strb	r3, [r2, #0]
	red_time = grn_time + yel_temp_time;
 8000936:	4b0f      	ldr	r3, [pc, #60]	@ (8000974 <confirm_yel_time+0x80>)
 8000938:	781a      	ldrb	r2, [r3, #0]
 800093a:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <confirm_yel_time+0x78>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	4413      	add	r3, r2
 8000940:	b2da      	uxtb	r2, r3
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <confirm_yel_time+0x7c>)
 8000944:	701a      	strb	r2, [r3, #0]
	red_time = fix(red_time, RED_MIN, RED_MAX);
 8000946:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <confirm_yel_time+0x7c>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2263      	movs	r2, #99	@ 0x63
 800094c:	2101      	movs	r1, #1
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff fef8 	bl	8000744 <fix>
 8000954:	4603      	mov	r3, r0
 8000956:	461a      	mov	r2, r3
 8000958:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <confirm_yel_time+0x7c>)
 800095a:	701a      	strb	r2, [r3, #0]
	yel_time = yel_temp_time;
 800095c:	4b03      	ldr	r3, [pc, #12]	@ (800096c <confirm_yel_time+0x78>)
 800095e:	781a      	ldrb	r2, [r3, #0]
 8000960:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <confirm_yel_time+0x84>)
 8000962:	701a      	strb	r2, [r3, #0]
}
 8000964:	bf00      	nop
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	200000b9 	.word	0x200000b9
 8000970:	20000000 	.word	0x20000000
 8000974:	20000001 	.word	0x20000001
 8000978:	20000002 	.word	0x20000002

0800097c <confirm_grn_time>:

static void confirm_grn_time() {
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
	grn_temp_time = fix(grn_temp_time, GRN_MIN, GRN_MAX);
 8000982:	4b28      	ldr	r3, [pc, #160]	@ (8000a24 <confirm_grn_time+0xa8>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	2263      	movs	r2, #99	@ 0x63
 8000988:	2101      	movs	r1, #1
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff feda 	bl	8000744 <fix>
 8000990:	4603      	mov	r3, r0
 8000992:	461a      	mov	r2, r3
 8000994:	4b23      	ldr	r3, [pc, #140]	@ (8000a24 <confirm_grn_time+0xa8>)
 8000996:	701a      	strb	r2, [r3, #0]
	uint8_t calc_red = grn_temp_time + yel_time;
 8000998:	4b22      	ldr	r3, [pc, #136]	@ (8000a24 <confirm_grn_time+0xa8>)
 800099a:	781a      	ldrb	r2, [r3, #0]
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <confirm_grn_time+0xac>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4413      	add	r3, r2
 80009a2:	71fb      	strb	r3, [r7, #7]
	
	if (calc_red > RED_MAX) {
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	2b63      	cmp	r3, #99	@ 0x63
 80009a8:	d916      	bls.n	80009d8 <confirm_grn_time+0x5c>
		red_time = RED_MAX;
 80009aa:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <confirm_grn_time+0xb0>)
 80009ac:	2263      	movs	r2, #99	@ 0x63
 80009ae:	701a      	strb	r2, [r3, #0]
		grn_time = red_time - yel_time;
 80009b0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a2c <confirm_grn_time+0xb0>)
 80009b2:	781a      	ldrb	r2, [r3, #0]
 80009b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <confirm_grn_time+0xac>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a30 <confirm_grn_time+0xb4>)
 80009be:	701a      	strb	r2, [r3, #0]
		grn_time = fix(grn_time, GRN_MIN, GRN_MAX);
 80009c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a30 <confirm_grn_time+0xb4>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	2263      	movs	r2, #99	@ 0x63
 80009c6:	2101      	movs	r1, #1
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff febb 	bl	8000744 <fix>
 80009ce:	4603      	mov	r3, r0
 80009d0:	461a      	mov	r2, r3
 80009d2:	4b17      	ldr	r3, [pc, #92]	@ (8000a30 <confirm_grn_time+0xb4>)
 80009d4:	701a      	strb	r2, [r3, #0]
		grn_time = fix(grn_time, GRN_MIN, GRN_MAX);
	} else {
		grn_time = grn_temp_time;
		red_time = calc_red;
	}
}
 80009d6:	e020      	b.n	8000a1a <confirm_grn_time+0x9e>
	} else if (calc_red < RED_MIN) {
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d116      	bne.n	8000a0c <confirm_grn_time+0x90>
		red_time = RED_MIN;
 80009de:	4b13      	ldr	r3, [pc, #76]	@ (8000a2c <confirm_grn_time+0xb0>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	701a      	strb	r2, [r3, #0]
		grn_time = red_time - yel_time;
 80009e4:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <confirm_grn_time+0xb0>)
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <confirm_grn_time+0xac>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <confirm_grn_time+0xb4>)
 80009f2:	701a      	strb	r2, [r3, #0]
		grn_time = fix(grn_time, GRN_MIN, GRN_MAX);
 80009f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <confirm_grn_time+0xb4>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2263      	movs	r2, #99	@ 0x63
 80009fa:	2101      	movs	r1, #1
 80009fc:	4618      	mov	r0, r3
 80009fe:	f7ff fea1 	bl	8000744 <fix>
 8000a02:	4603      	mov	r3, r0
 8000a04:	461a      	mov	r2, r3
 8000a06:	4b0a      	ldr	r3, [pc, #40]	@ (8000a30 <confirm_grn_time+0xb4>)
 8000a08:	701a      	strb	r2, [r3, #0]
}
 8000a0a:	e006      	b.n	8000a1a <confirm_grn_time+0x9e>
		grn_time = grn_temp_time;
 8000a0c:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <confirm_grn_time+0xa8>)
 8000a0e:	781a      	ldrb	r2, [r3, #0]
 8000a10:	4b07      	ldr	r3, [pc, #28]	@ (8000a30 <confirm_grn_time+0xb4>)
 8000a12:	701a      	strb	r2, [r3, #0]
		red_time = calc_red;
 8000a14:	4a05      	ldr	r2, [pc, #20]	@ (8000a2c <confirm_grn_time+0xb0>)
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	7013      	strb	r3, [r2, #0]
}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	200000ba 	.word	0x200000ba
 8000a28:	20000002 	.word	0x20000002
 8000a2c:	20000000 	.word	0x20000000
 8000a30:	20000001 	.word	0x20000001

08000a34 <init_cfg_red>:

void init_cfg_red() {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	red_temp_time = red_time;
 8000a38:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <init_cfg_red+0x2c>)
 8000a3a:	781a      	ldrb	r2, [r3, #0]
 8000a3c:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <init_cfg_red+0x30>)
 8000a3e:	701a      	strb	r2, [r3, #0]
	
	turn_red_on_both();
 8000a40:	f7ff feba 	bl	80007b8 <turn_red_on_both>
	blink_counter = CONFIG_TIME;  // CONFIG_TIME is in 10ms units
 8000a44:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <init_cfg_red+0x34>)
 8000a46:	2214      	movs	r2, #20
 8000a48:	801a      	strh	r2, [r3, #0]
	tl_status_all_led = 1;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <init_cfg_red+0x38>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
	
	// Display on LCD
	display_config_lcd("t_RED", red_temp_time);
 8000a50:	4b04      	ldr	r3, [pc, #16]	@ (8000a64 <init_cfg_red+0x30>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	4619      	mov	r1, r3
 8000a56:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <init_cfg_red+0x3c>)
 8000a58:	f7ff fe4a 	bl	80006f0 <display_config_lcd>
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000000 	.word	0x20000000
 8000a64:	200000b8 	.word	0x200000b8
 8000a68:	200000bc 	.word	0x200000bc
 8000a6c:	200000be 	.word	0x200000be
 8000a70:	08006418 	.word	0x08006418

08000a74 <cfg_red>:

void cfg_red() {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
	if (blink_counter > 0) {
 8000a78:	4b10      	ldr	r3, [pc, #64]	@ (8000abc <cfg_red+0x48>)
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d005      	beq.n	8000a8c <cfg_red+0x18>
		blink_counter--;
 8000a80:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <cfg_red+0x48>)
 8000a82:	881b      	ldrh	r3, [r3, #0]
 8000a84:	3b01      	subs	r3, #1
 8000a86:	b29a      	uxth	r2, r3
 8000a88:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <cfg_red+0x48>)
 8000a8a:	801a      	strh	r2, [r3, #0]
	}
	
	if (blink_counter == 0) {
 8000a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <cfg_red+0x48>)
 8000a8e:	881b      	ldrh	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d111      	bne.n	8000ab8 <cfg_red+0x44>
		if (tl_status_all_led == 0) {
 8000a94:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac0 <cfg_red+0x4c>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d105      	bne.n	8000aa8 <cfg_red+0x34>
			turn_red_on_both();
 8000a9c:	f7ff fe8c 	bl	80007b8 <turn_red_on_both>
			tl_status_all_led = 1;
 8000aa0:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <cfg_red+0x4c>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	701a      	strb	r2, [r3, #0]
 8000aa6:	e004      	b.n	8000ab2 <cfg_red+0x3e>
		}  else {
			turn_off_on_both();
 8000aa8:	f7ff fe68 	bl	800077c <turn_off_on_both>
			tl_status_all_led = 0;
 8000aac:	4b04      	ldr	r3, [pc, #16]	@ (8000ac0 <cfg_red+0x4c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
		}
		blink_counter = CONFIG_TIME;
 8000ab2:	4b02      	ldr	r3, [pc, #8]	@ (8000abc <cfg_red+0x48>)
 8000ab4:	2214      	movs	r2, #20
 8000ab6:	801a      	strh	r2, [r3, #0]
	}
}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	200000bc 	.word	0x200000bc
 8000ac0:	200000be 	.word	0x200000be

08000ac4 <init_cfg_yel>:

void init_cfg_yel() {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	yel_temp_time = yel_time;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <init_cfg_yel+0x2c>)
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <init_cfg_yel+0x30>)
 8000ace:	701a      	strb	r2, [r3, #0]
	
	turn_yel_on_both();
 8000ad0:	f7ff fe90 	bl	80007f4 <turn_yel_on_both>
	blink_counter = CONFIG_TIME;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <init_cfg_yel+0x34>)
 8000ad6:	2214      	movs	r2, #20
 8000ad8:	801a      	strh	r2, [r3, #0]
	tl_status_all_led = 1;
 8000ada:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <init_cfg_yel+0x38>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
	
	// Display on LCD
	display_config_lcd("t_YEL", yel_temp_time);
 8000ae0:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <init_cfg_yel+0x30>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4806      	ldr	r0, [pc, #24]	@ (8000b00 <init_cfg_yel+0x3c>)
 8000ae8:	f7ff fe02 	bl	80006f0 <display_config_lcd>
}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000002 	.word	0x20000002
 8000af4:	200000b9 	.word	0x200000b9
 8000af8:	200000bc 	.word	0x200000bc
 8000afc:	200000be 	.word	0x200000be
 8000b00:	08006420 	.word	0x08006420

08000b04 <cfg_yel>:

void cfg_yel() {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	if (blink_counter > 0) {
 8000b08:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <cfg_yel+0x48>)
 8000b0a:	881b      	ldrh	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d005      	beq.n	8000b1c <cfg_yel+0x18>
		blink_counter--;
 8000b10:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <cfg_yel+0x48>)
 8000b12:	881b      	ldrh	r3, [r3, #0]
 8000b14:	3b01      	subs	r3, #1
 8000b16:	b29a      	uxth	r2, r3
 8000b18:	4b0c      	ldr	r3, [pc, #48]	@ (8000b4c <cfg_yel+0x48>)
 8000b1a:	801a      	strh	r2, [r3, #0]
	}
	
	if (blink_counter == 0) {
 8000b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b4c <cfg_yel+0x48>)
 8000b1e:	881b      	ldrh	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d111      	bne.n	8000b48 <cfg_yel+0x44>
		if (tl_status_all_led == 0) {
 8000b24:	4b0a      	ldr	r3, [pc, #40]	@ (8000b50 <cfg_yel+0x4c>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d105      	bne.n	8000b38 <cfg_yel+0x34>
			turn_yel_on_both();
 8000b2c:	f7ff fe62 	bl	80007f4 <turn_yel_on_both>
			tl_status_all_led = 1;
 8000b30:	4b07      	ldr	r3, [pc, #28]	@ (8000b50 <cfg_yel+0x4c>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	e004      	b.n	8000b42 <cfg_yel+0x3e>
		}  else {
			turn_off_on_both();
 8000b38:	f7ff fe20 	bl	800077c <turn_off_on_both>
			tl_status_all_led = 0;
 8000b3c:	4b04      	ldr	r3, [pc, #16]	@ (8000b50 <cfg_yel+0x4c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]
		}
		blink_counter = CONFIG_TIME;
 8000b42:	4b02      	ldr	r3, [pc, #8]	@ (8000b4c <cfg_yel+0x48>)
 8000b44:	2214      	movs	r2, #20
 8000b46:	801a      	strh	r2, [r3, #0]
	}
}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	200000bc 	.word	0x200000bc
 8000b50:	200000be 	.word	0x200000be

08000b54 <init_cfg_grn>:

void init_cfg_grn() {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	grn_temp_time = grn_time;
 8000b58:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <init_cfg_grn+0x2c>)
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <init_cfg_grn+0x30>)
 8000b5e:	701a      	strb	r2, [r3, #0]
	
	turn_grn_on_both();
 8000b60:	f7ff fe66 	bl	8000830 <turn_grn_on_both>
	blink_counter = CONFIG_TIME;
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <init_cfg_grn+0x34>)
 8000b66:	2214      	movs	r2, #20
 8000b68:	801a      	strh	r2, [r3, #0]
	tl_status_all_led = 1;
 8000b6a:	4b08      	ldr	r3, [pc, #32]	@ (8000b8c <init_cfg_grn+0x38>)
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	701a      	strb	r2, [r3, #0]
	
	// Display on LCD
	display_config_lcd("t_GRN", grn_temp_time);
 8000b70:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <init_cfg_grn+0x30>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	4619      	mov	r1, r3
 8000b76:	4806      	ldr	r0, [pc, #24]	@ (8000b90 <init_cfg_grn+0x3c>)
 8000b78:	f7ff fdba 	bl	80006f0 <display_config_lcd>
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000001 	.word	0x20000001
 8000b84:	200000ba 	.word	0x200000ba
 8000b88:	200000bc 	.word	0x200000bc
 8000b8c:	200000be 	.word	0x200000be
 8000b90:	08006428 	.word	0x08006428

08000b94 <cfg_grn>:

void cfg_grn() {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
	if (blink_counter > 0) {
 8000b98:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <cfg_grn+0x48>)
 8000b9a:	881b      	ldrh	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d005      	beq.n	8000bac <cfg_grn+0x18>
		blink_counter--;
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <cfg_grn+0x48>)
 8000ba2:	881b      	ldrh	r3, [r3, #0]
 8000ba4:	3b01      	subs	r3, #1
 8000ba6:	b29a      	uxth	r2, r3
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <cfg_grn+0x48>)
 8000baa:	801a      	strh	r2, [r3, #0]
	}
	
	if (blink_counter == 0) {
 8000bac:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <cfg_grn+0x48>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d111      	bne.n	8000bd8 <cfg_grn+0x44>
		if (tl_status_all_led == 0) {
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <cfg_grn+0x4c>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d105      	bne.n	8000bc8 <cfg_grn+0x34>
			turn_grn_on_both();
 8000bbc:	f7ff fe38 	bl	8000830 <turn_grn_on_both>
			tl_status_all_led = 1;
 8000bc0:	4b07      	ldr	r3, [pc, #28]	@ (8000be0 <cfg_grn+0x4c>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	e004      	b.n	8000bd2 <cfg_grn+0x3e>
		}  else {
			turn_off_on_both();
 8000bc8:	f7ff fdd8 	bl	800077c <turn_off_on_both>
			tl_status_all_led = 0;
 8000bcc:	4b04      	ldr	r3, [pc, #16]	@ (8000be0 <cfg_grn+0x4c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	701a      	strb	r2, [r3, #0]
		}
		blink_counter = CONFIG_TIME;
 8000bd2:	4b02      	ldr	r3, [pc, #8]	@ (8000bdc <cfg_grn+0x48>)
 8000bd4:	2214      	movs	r2, #20
 8000bd6:	801a      	strh	r2, [r3, #0]
	}
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200000bc 	.word	0x200000bc
 8000be0:	200000be 	.word	0x200000be

08000be4 <fsm_config_traffic_light_run>:

void fsm_config_traffic_light_run() {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
	switch (traffic_light_status) {
 8000bea:	4b6a      	ldr	r3, [pc, #424]	@ (8000d94 <fsm_config_traffic_light_run+0x1b0>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b0b      	cmp	r3, #11
 8000bf0:	f000 8089 	beq.w	8000d06 <fsm_config_traffic_light_run+0x122>
 8000bf4:	2b0b      	cmp	r3, #11
 8000bf6:	f300 80c1 	bgt.w	8000d7c <fsm_config_traffic_light_run+0x198>
 8000bfa:	2b09      	cmp	r3, #9
 8000bfc:	d002      	beq.n	8000c04 <fsm_config_traffic_light_run+0x20>
 8000bfe:	2b0a      	cmp	r3, #10
 8000c00:	d043      	beq.n	8000c8a <fsm_config_traffic_light_run+0xa6>
				init_cfg_grn();
			}
			break;
			
		default:
			break;
 8000c02:	e0bb      	b.n	8000d7c <fsm_config_traffic_light_run+0x198>
			cfg_red();
 8000c04:	f7ff ff36 	bl	8000a74 <cfg_red>
			if (isButtonPressed(&button0)) {
 8000c08:	4863      	ldr	r0, [pc, #396]	@ (8000d98 <fsm_config_traffic_light_run+0x1b4>)
 8000c0a:	f7ff fd5e 	bl	80006ca <isButtonPressed>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d004      	beq.n	8000c1e <fsm_config_traffic_light_run+0x3a>
				traffic_light_status = CFG_YEL;
 8000c14:	4b5f      	ldr	r3, [pc, #380]	@ (8000d94 <fsm_config_traffic_light_run+0x1b0>)
 8000c16:	220a      	movs	r2, #10
 8000c18:	701a      	strb	r2, [r3, #0]
				init_cfg_yel();
 8000c1a:	f7ff ff53 	bl	8000ac4 <init_cfg_yel>
			if (isButtonPressed(&button1)) {
 8000c1e:	485f      	ldr	r0, [pc, #380]	@ (8000d9c <fsm_config_traffic_light_run+0x1b8>)
 8000c20:	f7ff fd53 	bl	80006ca <isButtonPressed>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d024      	beq.n	8000c74 <fsm_config_traffic_light_run+0x90>
				red_temp_time++;
 8000c2a:	4b5d      	ldr	r3, [pc, #372]	@ (8000da0 <fsm_config_traffic_light_run+0x1bc>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	4b5b      	ldr	r3, [pc, #364]	@ (8000da0 <fsm_config_traffic_light_run+0x1bc>)
 8000c34:	701a      	strb	r2, [r3, #0]
				uint8_t min_red = yel_time + GRN_MIN;
 8000c36:	4b5b      	ldr	r3, [pc, #364]	@ (8000da4 <fsm_config_traffic_light_run+0x1c0>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	71fb      	strb	r3, [r7, #7]
				if (red_temp_time > RED_MAX) {
 8000c3e:	4b58      	ldr	r3, [pc, #352]	@ (8000da0 <fsm_config_traffic_light_run+0x1bc>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	2b63      	cmp	r3, #99	@ 0x63
 8000c44:	d902      	bls.n	8000c4c <fsm_config_traffic_light_run+0x68>
					red_temp_time = min_red;
 8000c46:	4a56      	ldr	r2, [pc, #344]	@ (8000da0 <fsm_config_traffic_light_run+0x1bc>)
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	7013      	strb	r3, [r2, #0]
				if (red_temp_time < min_red) {
 8000c4c:	4b54      	ldr	r3, [pc, #336]	@ (8000da0 <fsm_config_traffic_light_run+0x1bc>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	79fa      	ldrb	r2, [r7, #7]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d902      	bls.n	8000c5c <fsm_config_traffic_light_run+0x78>
					red_temp_time = min_red;
 8000c56:	4a52      	ldr	r2, [pc, #328]	@ (8000da0 <fsm_config_traffic_light_run+0x1bc>)
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	7013      	strb	r3, [r2, #0]
				lcd_goto_XY(1, 7);
 8000c5c:	2107      	movs	r1, #7
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f000 fa48 	bl	80010f4 <lcd_goto_XY>
				lcd_send_integer(red_temp_time);
 8000c64:	4b4e      	ldr	r3, [pc, #312]	@ (8000da0 <fsm_config_traffic_light_run+0x1bc>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f000 f9f9 	bl	8001060 <lcd_send_integer>
				lcd_send_string("  ");
 8000c6e:	484e      	ldr	r0, [pc, #312]	@ (8000da8 <fsm_config_traffic_light_run+0x1c4>)
 8000c70:	f000 f9e0 	bl	8001034 <lcd_send_string>
			if (isButtonPressed(&button2)) {
 8000c74:	484d      	ldr	r0, [pc, #308]	@ (8000dac <fsm_config_traffic_light_run+0x1c8>)
 8000c76:	f7ff fd28 	bl	80006ca <isButtonPressed>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d07f      	beq.n	8000d80 <fsm_config_traffic_light_run+0x19c>
				confirm_red_time();
 8000c80:	f7ff fdf4 	bl	800086c <confirm_red_time>
				init_cfg_red();
 8000c84:	f7ff fed6 	bl	8000a34 <init_cfg_red>
			break;
 8000c88:	e07a      	b.n	8000d80 <fsm_config_traffic_light_run+0x19c>
			cfg_yel();
 8000c8a:	f7ff ff3b 	bl	8000b04 <cfg_yel>
			if (isButtonPressed(&button0)) {
 8000c8e:	4842      	ldr	r0, [pc, #264]	@ (8000d98 <fsm_config_traffic_light_run+0x1b4>)
 8000c90:	f7ff fd1b 	bl	80006ca <isButtonPressed>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d004      	beq.n	8000ca4 <fsm_config_traffic_light_run+0xc0>
				traffic_light_status = CFG_GRN;
 8000c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d94 <fsm_config_traffic_light_run+0x1b0>)
 8000c9c:	220b      	movs	r2, #11
 8000c9e:	701a      	strb	r2, [r3, #0]
				init_cfg_grn();
 8000ca0:	f7ff ff58 	bl	8000b54 <init_cfg_grn>
			if (isButtonPressed(&button1)) {
 8000ca4:	483d      	ldr	r0, [pc, #244]	@ (8000d9c <fsm_config_traffic_light_run+0x1b8>)
 8000ca6:	f7ff fd10 	bl	80006ca <isButtonPressed>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d01f      	beq.n	8000cf0 <fsm_config_traffic_light_run+0x10c>
				yel_temp_time++;
 8000cb0:	4b3f      	ldr	r3, [pc, #252]	@ (8000db0 <fsm_config_traffic_light_run+0x1cc>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	4b3d      	ldr	r3, [pc, #244]	@ (8000db0 <fsm_config_traffic_light_run+0x1cc>)
 8000cba:	701a      	strb	r2, [r3, #0]
				if (yel_temp_time > YEL_MAX) {
 8000cbc:	4b3c      	ldr	r3, [pc, #240]	@ (8000db0 <fsm_config_traffic_light_run+0x1cc>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b63      	cmp	r3, #99	@ 0x63
 8000cc2:	d902      	bls.n	8000cca <fsm_config_traffic_light_run+0xe6>
					yel_temp_time = YEL_MIN;
 8000cc4:	4b3a      	ldr	r3, [pc, #232]	@ (8000db0 <fsm_config_traffic_light_run+0x1cc>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	701a      	strb	r2, [r3, #0]
				if (yel_temp_time < YEL_MIN) {
 8000cca:	4b39      	ldr	r3, [pc, #228]	@ (8000db0 <fsm_config_traffic_light_run+0x1cc>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d102      	bne.n	8000cd8 <fsm_config_traffic_light_run+0xf4>
					yel_temp_time = YEL_MIN;
 8000cd2:	4b37      	ldr	r3, [pc, #220]	@ (8000db0 <fsm_config_traffic_light_run+0x1cc>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	701a      	strb	r2, [r3, #0]
				lcd_goto_XY(1, 7);
 8000cd8:	2107      	movs	r1, #7
 8000cda:	2001      	movs	r0, #1
 8000cdc:	f000 fa0a 	bl	80010f4 <lcd_goto_XY>
				lcd_send_integer(yel_temp_time);
 8000ce0:	4b33      	ldr	r3, [pc, #204]	@ (8000db0 <fsm_config_traffic_light_run+0x1cc>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f000 f9bb 	bl	8001060 <lcd_send_integer>
				lcd_send_string("  ");
 8000cea:	482f      	ldr	r0, [pc, #188]	@ (8000da8 <fsm_config_traffic_light_run+0x1c4>)
 8000cec:	f000 f9a2 	bl	8001034 <lcd_send_string>
			if (isButtonPressed(&button2)) {
 8000cf0:	482e      	ldr	r0, [pc, #184]	@ (8000dac <fsm_config_traffic_light_run+0x1c8>)
 8000cf2:	f7ff fcea 	bl	80006ca <isButtonPressed>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d043      	beq.n	8000d84 <fsm_config_traffic_light_run+0x1a0>
				confirm_yel_time();
 8000cfc:	f7ff fdfa 	bl	80008f4 <confirm_yel_time>
				init_cfg_yel();
 8000d00:	f7ff fee0 	bl	8000ac4 <init_cfg_yel>
			break;
 8000d04:	e03e      	b.n	8000d84 <fsm_config_traffic_light_run+0x1a0>
			cfg_grn();
 8000d06:	f7ff ff45 	bl	8000b94 <cfg_grn>
			if (isButtonPressed(&button0)) {
 8000d0a:	4823      	ldr	r0, [pc, #140]	@ (8000d98 <fsm_config_traffic_light_run+0x1b4>)
 8000d0c:	f7ff fcdd 	bl	80006ca <isButtonPressed>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <fsm_config_traffic_light_run+0x136>
				init_auto_mode();
 8000d16:	f7ff fa9d 	bl	8000254 <init_auto_mode>
			if (isButtonPressed(&button1)) {
 8000d1a:	4820      	ldr	r0, [pc, #128]	@ (8000d9c <fsm_config_traffic_light_run+0x1b8>)
 8000d1c:	f7ff fcd5 	bl	80006ca <isButtonPressed>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d01f      	beq.n	8000d66 <fsm_config_traffic_light_run+0x182>
				grn_temp_time++;
 8000d26:	4b23      	ldr	r3, [pc, #140]	@ (8000db4 <fsm_config_traffic_light_run+0x1d0>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4b21      	ldr	r3, [pc, #132]	@ (8000db4 <fsm_config_traffic_light_run+0x1d0>)
 8000d30:	701a      	strb	r2, [r3, #0]
				if (grn_temp_time > GRN_MAX) {
 8000d32:	4b20      	ldr	r3, [pc, #128]	@ (8000db4 <fsm_config_traffic_light_run+0x1d0>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b63      	cmp	r3, #99	@ 0x63
 8000d38:	d902      	bls.n	8000d40 <fsm_config_traffic_light_run+0x15c>
					grn_temp_time = GRN_MIN;
 8000d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000db4 <fsm_config_traffic_light_run+0x1d0>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	701a      	strb	r2, [r3, #0]
				if (grn_temp_time < GRN_MIN) {
 8000d40:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <fsm_config_traffic_light_run+0x1d0>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d102      	bne.n	8000d4e <fsm_config_traffic_light_run+0x16a>
					grn_temp_time = GRN_MIN;
 8000d48:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <fsm_config_traffic_light_run+0x1d0>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	701a      	strb	r2, [r3, #0]
				lcd_goto_XY(1, 7);
 8000d4e:	2107      	movs	r1, #7
 8000d50:	2001      	movs	r0, #1
 8000d52:	f000 f9cf 	bl	80010f4 <lcd_goto_XY>
				lcd_send_integer(grn_temp_time);
 8000d56:	4b17      	ldr	r3, [pc, #92]	@ (8000db4 <fsm_config_traffic_light_run+0x1d0>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 f980 	bl	8001060 <lcd_send_integer>
				lcd_send_string("  ");
 8000d60:	4811      	ldr	r0, [pc, #68]	@ (8000da8 <fsm_config_traffic_light_run+0x1c4>)
 8000d62:	f000 f967 	bl	8001034 <lcd_send_string>
			if (isButtonPressed(&button2)) {
 8000d66:	4811      	ldr	r0, [pc, #68]	@ (8000dac <fsm_config_traffic_light_run+0x1c8>)
 8000d68:	f7ff fcaf 	bl	80006ca <isButtonPressed>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d00a      	beq.n	8000d88 <fsm_config_traffic_light_run+0x1a4>
				confirm_grn_time();
 8000d72:	f7ff fe03 	bl	800097c <confirm_grn_time>
				init_cfg_grn();
 8000d76:	f7ff feed 	bl	8000b54 <init_cfg_grn>
			break;
 8000d7a:	e005      	b.n	8000d88 <fsm_config_traffic_light_run+0x1a4>
			break;
 8000d7c:	bf00      	nop
 8000d7e:	e004      	b.n	8000d8a <fsm_config_traffic_light_run+0x1a6>
			break;
 8000d80:	bf00      	nop
 8000d82:	e002      	b.n	8000d8a <fsm_config_traffic_light_run+0x1a6>
			break;
 8000d84:	bf00      	nop
 8000d86:	e000      	b.n	8000d8a <fsm_config_traffic_light_run+0x1a6>
			break;
 8000d88:	bf00      	nop
	}
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200000b2 	.word	0x200000b2
 8000d98:	20000004 	.word	0x20000004
 8000d9c:	20000014 	.word	0x20000014
 8000da0:	200000b8 	.word	0x200000b8
 8000da4:	20000002 	.word	0x20000002
 8000da8:	08006430 	.word	0x08006430
 8000dac:	20000024 	.word	0x20000024
 8000db0:	200000b9 	.word	0x200000b9
 8000db4:	200000ba 	.word	0x200000ba

08000db8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <MX_DMA_Init+0x48>)
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	4a0f      	ldr	r2, [pc, #60]	@ (8000e00 <MX_DMA_Init+0x48>)
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	6153      	str	r3, [r2, #20]
 8000dca:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <MX_DMA_Init+0x48>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2100      	movs	r1, #0
 8000dda:	2010      	movs	r0, #16
 8000ddc:	f001 f9b5 	bl	800214a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000de0:	2010      	movs	r0, #16
 8000de2:	f001 f9ce 	bl	8002182 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	2011      	movs	r0, #17
 8000dec:	f001 f9ad 	bl	800214a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000df0:	2011      	movs	r0, #17
 8000df2:	f001 f9c6 	bl	8002182 <HAL_NVIC_EnableIRQ>

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40021000 	.word	0x40021000

08000e04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b088      	sub	sp, #32
 8000e08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0a:	f107 0310 	add.w	r3, r7, #16
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e18:	4b3b      	ldr	r3, [pc, #236]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a3a      	ldr	r2, [pc, #232]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e1e:	f043 0310 	orr.w	r3, r3, #16
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b38      	ldr	r3, [pc, #224]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f003 0310 	and.w	r3, r3, #16
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e30:	4b35      	ldr	r3, [pc, #212]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	4a34      	ldr	r2, [pc, #208]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e36:	f043 0320 	orr.w	r3, r3, #32
 8000e3a:	6193      	str	r3, [r2, #24]
 8000e3c:	4b32      	ldr	r3, [pc, #200]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	f003 0320 	and.w	r3, r3, #32
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e48:	4b2f      	ldr	r3, [pc, #188]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	4a2e      	ldr	r2, [pc, #184]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e4e:	f043 0304 	orr.w	r3, r3, #4
 8000e52:	6193      	str	r3, [r2, #24]
 8000e54:	4b2c      	ldr	r3, [pc, #176]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	f003 0304 	and.w	r3, r3, #4
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e60:	4b29      	ldr	r3, [pc, #164]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a28      	ldr	r2, [pc, #160]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e66:	f043 0308 	orr.w	r3, r3, #8
 8000e6a:	6193      	str	r3, [r2, #24]
 8000e6c:	4b26      	ldr	r3, [pc, #152]	@ (8000f08 <MX_GPIO_Init+0x104>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f003 0308 	and.w	r3, r3, #8
 8000e74:	603b      	str	r3, [r7, #0]
 8000e76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TL0_0_Pin|TL0_1_Pin, GPIO_PIN_RESET);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000e7e:	4823      	ldr	r0, [pc, #140]	@ (8000f0c <MX_GPIO_Init+0x108>)
 8000e80:	f001 fd1b 	bl	80028ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LOAD_Pin|TL1_0_Pin|TL1_1_Pin, GPIO_PIN_RESET);
 8000e84:	2200      	movs	r2, #0
 8000e86:	f244 0128 	movw	r1, #16424	@ 0x4028
 8000e8a:	4821      	ldr	r0, [pc, #132]	@ (8000f10 <MX_GPIO_Init+0x10c>)
 8000e8c:	f001 fd15 	bl	80028ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8000e90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e96:	2300      	movs	r3, #0
 8000e98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8000e9e:	f107 0310 	add.w	r3, r7, #16
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	481b      	ldr	r0, [pc, #108]	@ (8000f14 <MX_GPIO_Init+0x110>)
 8000ea6:	f001 fb6d 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TL0_0_Pin TL0_1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TL0_0_Pin|TL0_1_Pin;
 8000eaa:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000eae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4812      	ldr	r0, [pc, #72]	@ (8000f0c <MX_GPIO_Init+0x108>)
 8000ec4:	f001 fb5e 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN0_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN0_Pin;
 8000ec8:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8000ecc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	4619      	mov	r1, r3
 8000edc:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <MX_GPIO_Init+0x10c>)
 8000ede:	f001 fb51 	bl	8002584 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOAD_Pin TL1_0_Pin TL1_1_Pin */
  GPIO_InitStruct.Pin = LOAD_Pin|TL1_0_Pin|TL1_1_Pin;
 8000ee2:	f244 0328 	movw	r3, #16424	@ 0x4028
 8000ee6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef4:	f107 0310 	add.w	r3, r7, #16
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4805      	ldr	r0, [pc, #20]	@ (8000f10 <MX_GPIO_Init+0x10c>)
 8000efc:	f001 fb42 	bl	8002584 <HAL_GPIO_Init>

}
 8000f00:	bf00      	nop
 8000f02:	3720      	adds	r7, #32
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	40010800 	.word	0x40010800
 8000f10:	40010c00 	.word	0x40010c00
 8000f14:	40011000 	.word	0x40011000

08000f18 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x27 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af02      	add	r7, sp, #8
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	f023 030f 	bic.w	r3, r3, #15
 8000f28:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000f30:	7bfb      	ldrb	r3, [r7, #15]
 8000f32:	f043 030c 	orr.w	r3, r3, #12
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	f043 0308 	orr.w	r3, r3, #8
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f44:	7bbb      	ldrb	r3, [r7, #14]
 8000f46:	f043 030c 	orr.w	r3, r3, #12
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f4e:	7bbb      	ldrb	r3, [r7, #14]
 8000f50:	f043 0308 	orr.w	r3, r3, #8
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f58:	f107 0208 	add.w	r2, r7, #8
 8000f5c:	2364      	movs	r3, #100	@ 0x64
 8000f5e:	9300      	str	r3, [sp, #0]
 8000f60:	2304      	movs	r3, #4
 8000f62:	214e      	movs	r1, #78	@ 0x4e
 8000f64:	4803      	ldr	r0, [pc, #12]	@ (8000f74 <lcd_send_cmd+0x5c>)
 8000f66:	f001 fe31 	bl	8002bcc <HAL_I2C_Master_Transmit>
}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200000c0 	.word	0x200000c0

08000f78 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af02      	add	r7, sp, #8
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f023 030f 	bic.w	r3, r3, #15
 8000f88:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	f043 030d 	orr.w	r3, r3, #13
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	f043 0309 	orr.w	r3, r3, #9
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	f043 030d 	orr.w	r3, r3, #13
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	f043 0309 	orr.w	r3, r3, #9
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000fb8:	f107 0208 	add.w	r2, r7, #8
 8000fbc:	2364      	movs	r3, #100	@ 0x64
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2304      	movs	r3, #4
 8000fc2:	214e      	movs	r1, #78	@ 0x4e
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <lcd_send_data+0x5c>)
 8000fc6:	f001 fe01 	bl	8002bcc <HAL_I2C_Master_Transmit>
}
 8000fca:	bf00      	nop
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200000c0 	.word	0x200000c0

08000fd8 <lcd_init>:

void lcd_init (void) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000fdc:	2033      	movs	r0, #51	@ 0x33
 8000fde:	f7ff ff9b 	bl	8000f18 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000fe2:	2032      	movs	r0, #50	@ 0x32
 8000fe4:	f7ff ff98 	bl	8000f18 <lcd_send_cmd>
	HAL_Delay(50);
 8000fe8:	2032      	movs	r0, #50	@ 0x32
 8000fea:	f000 ffb3 	bl	8001f54 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000fee:	2028      	movs	r0, #40	@ 0x28
 8000ff0:	f7ff ff92 	bl	8000f18 <lcd_send_cmd>
	HAL_Delay(50);
 8000ff4:	2032      	movs	r0, #50	@ 0x32
 8000ff6:	f000 ffad 	bl	8001f54 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff ff8c 	bl	8000f18 <lcd_send_cmd>
	HAL_Delay(50);
 8001000:	2032      	movs	r0, #50	@ 0x32
 8001002:	f000 ffa7 	bl	8001f54 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8001006:	2006      	movs	r0, #6
 8001008:	f7ff ff86 	bl	8000f18 <lcd_send_cmd>
	HAL_Delay(50);
 800100c:	2032      	movs	r0, #50	@ 0x32
 800100e:	f000 ffa1 	bl	8001f54 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 8001012:	200c      	movs	r0, #12
 8001014:	f7ff ff80 	bl	8000f18 <lcd_send_cmd>
	HAL_Delay(50);
 8001018:	2032      	movs	r0, #50	@ 0x32
 800101a:	f000 ff9b 	bl	8001f54 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 800101e:	2002      	movs	r0, #2
 8001020:	f7ff ff7a 	bl	8000f18 <lcd_send_cmd>
	HAL_Delay(50);
 8001024:	2032      	movs	r0, #50	@ 0x32
 8001026:	f000 ff95 	bl	8001f54 <HAL_Delay>
	lcd_send_cmd (0x80);
 800102a:	2080      	movs	r0, #128	@ 0x80
 800102c:	f7ff ff74 	bl	8000f18 <lcd_send_cmd>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}

08001034 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800103c:	e006      	b.n	800104c <lcd_send_string+0x18>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	1c5a      	adds	r2, r3, #1
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff ff96 	bl	8000f78 <lcd_send_data>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1f4      	bne.n	800103e <lcd_send_string+0xa>
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <lcd_send_integer>:

void lcd_send_integer(uint8_t number) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
	char buf[4];
	uint8_t i = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	73fb      	strb	r3, [r7, #15]

	if (number == 0){
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d11d      	bne.n	80010b0 <lcd_send_integer+0x50>
		lcd_send_data('0');
 8001074:	2030      	movs	r0, #48	@ 0x30
 8001076:	f7ff ff7f 	bl	8000f78 <lcd_send_data>
 800107a:	e02b      	b.n	80010d4 <lcd_send_integer+0x74>
		return;
	}

	while (number > 0) {
		buf[i++] = (number % 10) + '0';
 800107c:	79fa      	ldrb	r2, [r7, #7]
 800107e:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <lcd_send_integer+0x7c>)
 8001080:	fba3 1302 	umull	r1, r3, r3, r2
 8001084:	08d9      	lsrs	r1, r3, #3
 8001086:	460b      	mov	r3, r1
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	440b      	add	r3, r1
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	b2da      	uxtb	r2, r3
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	1c59      	adds	r1, r3, #1
 8001096:	73f9      	strb	r1, [r7, #15]
 8001098:	3230      	adds	r2, #48	@ 0x30
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	3310      	adds	r3, #16
 800109e:	443b      	add	r3, r7
 80010a0:	f803 2c08 	strb.w	r2, [r3, #-8]
		number /= 10;
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <lcd_send_integer+0x7c>)
 80010a8:	fba2 2303 	umull	r2, r3, r2, r3
 80010ac:	08db      	lsrs	r3, r3, #3
 80010ae:	71fb      	strb	r3, [r7, #7]
	while (number > 0) {
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1e2      	bne.n	800107c <lcd_send_integer+0x1c>
	}

	while(i > 0) {
 80010b6:	e00a      	b.n	80010ce <lcd_send_integer+0x6e>
		lcd_send_data(buf[--i]);
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	73fb      	strb	r3, [r7, #15]
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	3310      	adds	r3, #16
 80010c2:	443b      	add	r3, r7
 80010c4:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff55 	bl	8000f78 <lcd_send_data>
	while(i > 0) {
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1f1      	bne.n	80010b8 <lcd_send_integer+0x58>

	}
}
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	cccccccd 	.word	0xcccccccd

080010e0 <lcd_clear_display>:

void lcd_clear_display (void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 80010e4:	2001      	movs	r0, #1
 80010e6:	f7ff ff17 	bl	8000f18 <lcd_send_cmd>
	HAL_Delay(2);        // Clear command needs ~2ms to execute
 80010ea:	2002      	movs	r0, #2
 80010ec:	f000 ff32 	bl	8001f54 <HAL_Delay>
}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 0)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d104      	bne.n	800110e <lcd_goto_XY+0x1a>
	{
		pos_Addr = 0x80 + col;        // Row 0: address 0x00-0x0F
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	3b80      	subs	r3, #128	@ 0x80
 800110a:	73fb      	strb	r3, [r7, #15]
 800110c:	e008      	b.n	8001120 <lcd_goto_XY+0x2c>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col); // Row 1: address 0x40-0x4F
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	b2db      	uxtb	r3, r3
 8001112:	3340      	adds	r3, #64	@ 0x40
 8001114:	b2db      	uxtb	r3, r3
 8001116:	b25b      	sxtb	r3, r3
 8001118:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800111c:	b25b      	sxtb	r3, r3
 800111e:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fef8 	bl	8000f18 <lcd_send_cmd>
}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001136:	4a13      	ldr	r2, [pc, #76]	@ (8001184 <MX_I2C1_Init+0x54>)
 8001138:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800113a:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <MX_I2C1_Init+0x50>)
 800113c:	4a12      	ldr	r2, [pc, #72]	@ (8001188 <MX_I2C1_Init+0x58>)
 800113e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001140:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001146:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <MX_I2C1_Init+0x50>)
 800114e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001152:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001154:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001156:	2200      	movs	r2, #0
 8001158:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <MX_I2C1_Init+0x50>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001160:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001166:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_I2C1_Init+0x50>)
 800116e:	f001 fbd5 	bl	800291c <HAL_I2C_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001178:	f000 f943 	bl	8001402 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200000c0 	.word	0x200000c0
 8001184:	40005400 	.word	0x40005400
 8001188:	000186a0 	.word	0x000186a0

0800118c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	@ 0x28
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a4b      	ldr	r2, [pc, #300]	@ (80012d4 <HAL_I2C_MspInit+0x148>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	f040 808f 	bne.w	80012cc <HAL_I2C_MspInit+0x140>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ae:	4b4a      	ldr	r3, [pc, #296]	@ (80012d8 <HAL_I2C_MspInit+0x14c>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	4a49      	ldr	r2, [pc, #292]	@ (80012d8 <HAL_I2C_MspInit+0x14c>)
 80011b4:	f043 0308 	orr.w	r3, r3, #8
 80011b8:	6193      	str	r3, [r2, #24]
 80011ba:	4b47      	ldr	r3, [pc, #284]	@ (80012d8 <HAL_I2C_MspInit+0x14c>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	f003 0308 	and.w	r3, r3, #8
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011c6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011cc:	2312      	movs	r3, #18
 80011ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4619      	mov	r1, r3
 80011da:	4840      	ldr	r0, [pc, #256]	@ (80012dc <HAL_I2C_MspInit+0x150>)
 80011dc:	f001 f9d2 	bl	8002584 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80011e0:	4b3f      	ldr	r3, [pc, #252]	@ (80012e0 <HAL_I2C_MspInit+0x154>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80011e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80011ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80011f6:	4a3a      	ldr	r2, [pc, #232]	@ (80012e0 <HAL_I2C_MspInit+0x154>)
 80011f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fa:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011fc:	4b36      	ldr	r3, [pc, #216]	@ (80012d8 <HAL_I2C_MspInit+0x14c>)
 80011fe:	69db      	ldr	r3, [r3, #28]
 8001200:	4a35      	ldr	r2, [pc, #212]	@ (80012d8 <HAL_I2C_MspInit+0x14c>)
 8001202:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001206:	61d3      	str	r3, [r2, #28]
 8001208:	4b33      	ldr	r3, [pc, #204]	@ (80012d8 <HAL_I2C_MspInit+0x14c>)
 800120a:	69db      	ldr	r3, [r3, #28]
 800120c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8001214:	4b33      	ldr	r3, [pc, #204]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 8001216:	4a34      	ldr	r2, [pc, #208]	@ (80012e8 <HAL_I2C_MspInit+0x15c>)
 8001218:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800121a:	4b32      	ldr	r3, [pc, #200]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 800121c:	2200      	movs	r2, #0
 800121e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001220:	4b30      	ldr	r3, [pc, #192]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001226:	4b2f      	ldr	r3, [pc, #188]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 8001228:	2280      	movs	r2, #128	@ 0x80
 800122a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800122c:	4b2d      	ldr	r3, [pc, #180]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 800122e:	2200      	movs	r2, #0
 8001230:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001232:	4b2c      	ldr	r3, [pc, #176]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 8001234:	2200      	movs	r2, #0
 8001236:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001238:	4b2a      	ldr	r3, [pc, #168]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 800123a:	2200      	movs	r2, #0
 800123c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800123e:	4b29      	ldr	r3, [pc, #164]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 8001240:	2200      	movs	r2, #0
 8001242:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001244:	4827      	ldr	r0, [pc, #156]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 8001246:	f000 ffb7 	bl	80021b8 <HAL_DMA_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8001250:	f000 f8d7 	bl	8001402 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a23      	ldr	r2, [pc, #140]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 8001258:	639a      	str	r2, [r3, #56]	@ 0x38
 800125a:	4a22      	ldr	r2, [pc, #136]	@ (80012e4 <HAL_I2C_MspInit+0x158>)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001260:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 8001262:	4a23      	ldr	r2, [pc, #140]	@ (80012f0 <HAL_I2C_MspInit+0x164>)
 8001264:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 8001268:	2210      	movs	r2, #16
 800126a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001272:	4b1e      	ldr	r3, [pc, #120]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 8001274:	2280      	movs	r2, #128	@ 0x80
 8001276:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001278:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800127e:	4b1b      	ldr	r3, [pc, #108]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 8001280:	2200      	movs	r2, #0
 8001282:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001284:	4b19      	ldr	r3, [pc, #100]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 8001286:	2200      	movs	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800128a:	4b18      	ldr	r3, [pc, #96]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 800128c:	2200      	movs	r2, #0
 800128e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001290:	4816      	ldr	r0, [pc, #88]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 8001292:	f000 ff91 	bl	80021b8 <HAL_DMA_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 800129c:	f000 f8b1 	bl	8001402 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a12      	ldr	r2, [pc, #72]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 80012a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80012a6:	4a11      	ldr	r2, [pc, #68]	@ (80012ec <HAL_I2C_MspInit+0x160>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2100      	movs	r1, #0
 80012b0:	201f      	movs	r0, #31
 80012b2:	f000 ff4a 	bl	800214a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80012b6:	201f      	movs	r0, #31
 80012b8:	f000 ff63 	bl	8002182 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80012bc:	2200      	movs	r2, #0
 80012be:	2100      	movs	r1, #0
 80012c0:	2020      	movs	r0, #32
 80012c2:	f000 ff42 	bl	800214a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80012c6:	2020      	movs	r0, #32
 80012c8:	f000 ff5b 	bl	8002182 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012cc:	bf00      	nop
 80012ce:	3728      	adds	r7, #40	@ 0x28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40005400 	.word	0x40005400
 80012d8:	40021000 	.word	0x40021000
 80012dc:	40010c00 	.word	0x40010c00
 80012e0:	40010000 	.word	0x40010000
 80012e4:	20000114 	.word	0x20000114
 80012e8:	40020080 	.word	0x40020080
 80012ec:	20000158 	.word	0x20000158
 80012f0:	4002006c 	.word	0x4002006c

080012f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f8:	f000 fdca 	bl	8001e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012fc:	f000 f836 	bl	800136c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001300:	f7ff fd80 	bl	8000e04 <MX_GPIO_Init>
  MX_DMA_Init();
 8001304:	f7ff fd58 	bl	8000db8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001308:	f000 fd34 	bl	8001d74 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800130c:	f7ff ff10 	bl	8001130 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001310:	f000 fcbc 	bl	8001c8c <MX_TIM3_Init>
  MX_SPI2_Init();
 8001314:	f000 fb16 	bl	8001944 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001318:	f7ff fe5e 	bl	8000fd8 <lcd_init>
  lcd_clear_display();
 800131c:	f7ff fee0 	bl	80010e0 <lcd_clear_display>
  traffic_light_status = INIT;
 8001320:	4b0d      	ldr	r3, [pc, #52]	@ (8001358 <main+0x64>)
 8001322:	2200      	movs	r2, #0
 8001324:	701a      	strb	r2, [r3, #0]
  
  HAL_TIM_Base_Start_IT(&htim3);
 8001326:	480d      	ldr	r0, [pc, #52]	@ (800135c <main+0x68>)
 8001328:	f004 fa88 	bl	800583c <HAL_TIM_Base_Start_IT>
  
  SCH_Add_Task(task_toggle_status_led, 1000, 500);
 800132c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001330:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001334:	480a      	ldr	r0, [pc, #40]	@ (8001360 <main+0x6c>)
 8001336:	f000 f9e5 	bl	8001704 <SCH_Add_Task>
  SCH_Add_Task(task_traffic_light_fsm, 1000, 50);
 800133a:	2232      	movs	r2, #50	@ 0x32
 800133c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001340:	4808      	ldr	r0, [pc, #32]	@ (8001364 <main+0x70>)
 8001342:	f000 f9df 	bl	8001704 <SCH_Add_Task>
  SCH_Add_Task(task_button_scan, 1000, 100);
 8001346:	2264      	movs	r2, #100	@ 0x64
 8001348:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800134c:	4806      	ldr	r0, [pc, #24]	@ (8001368 <main+0x74>)
 800134e:	f000 f9d9 	bl	8001704 <SCH_Add_Task>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Tasks();
 8001352:	f000 f9fb 	bl	800174c <SCH_Dispatch_Tasks>
 8001356:	e7fc      	b.n	8001352 <main+0x5e>
 8001358:	200000b2 	.word	0x200000b2
 800135c:	200001fc 	.word	0x200001fc
 8001360:	08001bed 	.word	0x08001bed
 8001364:	08001c01 	.word	0x08001c01
 8001368:	08001c65 	.word	0x08001c65

0800136c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b090      	sub	sp, #64	@ 0x40
 8001370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001372:	f107 0318 	add.w	r3, r7, #24
 8001376:	2228      	movs	r2, #40	@ 0x28
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f004 ff9c 	bl	80062b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138e:	2302      	movs	r3, #2
 8001390:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001392:	2301      	movs	r3, #1
 8001394:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001396:	2310      	movs	r3, #16
 8001398:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139a:	2302      	movs	r3, #2
 800139c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800139e:	2300      	movs	r3, #0
 80013a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80013a2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80013a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a8:	f107 0318 	add.w	r3, r7, #24
 80013ac:	4618      	mov	r0, r3
 80013ae:	f003 fc5f 	bl	8004c70 <HAL_RCC_OscConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80013b8:	f000 f823 	bl	8001402 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013bc:	230f      	movs	r3, #15
 80013be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c0:	2302      	movs	r3, #2
 80013c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c4:	2300      	movs	r3, #0
 80013c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2102      	movs	r1, #2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f003 fecc 	bl	8005174 <HAL_RCC_ClockConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80013e2:	f000 f80e 	bl	8001402 <Error_Handler>
  }
}
 80013e6:	bf00      	nop
 80013e8:	3740      	adds	r7, #64	@ 0x40
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim) {
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80013f6:	f000 f95b 	bl	80016b0 <SCH_Update>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001406:	b672      	cpsid	i
}
 8001408:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800140a:	bf00      	nop
 800140c:	e7fd      	b.n	800140a <Error_Handler+0x8>
	...

08001410 <fsm_manual_traffic_light_run>:
 *      Author: Dell
 */

#include "manual_mode.h"

void fsm_manual_traffic_light_run() {
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	switch (traffic_light_status) {
 8001414:	4b41      	ldr	r3, [pc, #260]	@ (800151c <fsm_manual_traffic_light_run+0x10c>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	3b05      	subs	r3, #5
 800141a:	2b03      	cmp	r3, #3
 800141c:	d872      	bhi.n	8001504 <fsm_manual_traffic_light_run+0xf4>
 800141e:	a201      	add	r2, pc, #4	@ (adr r2, 8001424 <fsm_manual_traffic_light_run+0x14>)
 8001420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001424:	08001435 	.word	0x08001435
 8001428:	08001469 	.word	0x08001469
 800142c:	0800149d 	.word	0x0800149d
 8001430:	080014d1 	.word	0x080014d1
		case MAN_GRN_RED:
			man_green_red();
 8001434:	f000 f87c 	bl	8001530 <man_green_red>

			ver_clock = 5;
 8001438:	4b39      	ldr	r3, [pc, #228]	@ (8001520 <fsm_manual_traffic_light_run+0x110>)
 800143a:	2205      	movs	r2, #5
 800143c:	701a      	strb	r2, [r3, #0]
			hor_clock = 5;
 800143e:	4b39      	ldr	r3, [pc, #228]	@ (8001524 <fsm_manual_traffic_light_run+0x114>)
 8001440:	2205      	movs	r2, #5
 8001442:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 8001444:	4838      	ldr	r0, [pc, #224]	@ (8001528 <fsm_manual_traffic_light_run+0x118>)
 8001446:	f7ff f940 	bl	80006ca <isButtonPressed>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <fsm_manual_traffic_light_run+0x46>
				traffic_light_status = MAN_YEL_RED;
 8001450:	4b32      	ldr	r3, [pc, #200]	@ (800151c <fsm_manual_traffic_light_run+0x10c>)
 8001452:	2206      	movs	r2, #6
 8001454:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 8001456:	4835      	ldr	r0, [pc, #212]	@ (800152c <fsm_manual_traffic_light_run+0x11c>)
 8001458:	f7ff f937 	bl	80006ca <isButtonPressed>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d052      	beq.n	8001508 <fsm_manual_traffic_light_run+0xf8>
				init_auto_mode();
 8001462:	f7fe fef7 	bl	8000254 <init_auto_mode>
			}
			break;
 8001466:	e04f      	b.n	8001508 <fsm_manual_traffic_light_run+0xf8>
			
		case MAN_YEL_RED:
			man_yellow_red();
 8001468:	f000 f892 	bl	8001590 <man_yellow_red>
			ver_clock = 6;
 800146c:	4b2c      	ldr	r3, [pc, #176]	@ (8001520 <fsm_manual_traffic_light_run+0x110>)
 800146e:	2206      	movs	r2, #6
 8001470:	701a      	strb	r2, [r3, #0]
			hor_clock = 6;
 8001472:	4b2c      	ldr	r3, [pc, #176]	@ (8001524 <fsm_manual_traffic_light_run+0x114>)
 8001474:	2206      	movs	r2, #6
 8001476:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 8001478:	482b      	ldr	r0, [pc, #172]	@ (8001528 <fsm_manual_traffic_light_run+0x118>)
 800147a:	f7ff f926 	bl	80006ca <isButtonPressed>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d002      	beq.n	800148a <fsm_manual_traffic_light_run+0x7a>
				traffic_light_status = MAN_RED_GRN;
 8001484:	4b25      	ldr	r3, [pc, #148]	@ (800151c <fsm_manual_traffic_light_run+0x10c>)
 8001486:	2207      	movs	r2, #7
 8001488:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 800148a:	4828      	ldr	r0, [pc, #160]	@ (800152c <fsm_manual_traffic_light_run+0x11c>)
 800148c:	f7ff f91d 	bl	80006ca <isButtonPressed>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d03a      	beq.n	800150c <fsm_manual_traffic_light_run+0xfc>
				init_auto_mode();
 8001496:	f7fe fedd 	bl	8000254 <init_auto_mode>
			}
			break;
 800149a:	e037      	b.n	800150c <fsm_manual_traffic_light_run+0xfc>
			
		case MAN_RED_GRN:
			man_red_green();
 800149c:	f000 f8a8 	bl	80015f0 <man_red_green>
			ver_clock = 7;
 80014a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <fsm_manual_traffic_light_run+0x110>)
 80014a2:	2207      	movs	r2, #7
 80014a4:	701a      	strb	r2, [r3, #0]
			hor_clock = 7;
 80014a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <fsm_manual_traffic_light_run+0x114>)
 80014a8:	2207      	movs	r2, #7
 80014aa:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 80014ac:	481e      	ldr	r0, [pc, #120]	@ (8001528 <fsm_manual_traffic_light_run+0x118>)
 80014ae:	f7ff f90c 	bl	80006ca <isButtonPressed>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d002      	beq.n	80014be <fsm_manual_traffic_light_run+0xae>
				traffic_light_status = MAN_RED_YEL;
 80014b8:	4b18      	ldr	r3, [pc, #96]	@ (800151c <fsm_manual_traffic_light_run+0x10c>)
 80014ba:	2208      	movs	r2, #8
 80014bc:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 80014be:	481b      	ldr	r0, [pc, #108]	@ (800152c <fsm_manual_traffic_light_run+0x11c>)
 80014c0:	f7ff f903 	bl	80006ca <isButtonPressed>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d022      	beq.n	8001510 <fsm_manual_traffic_light_run+0x100>
				init_auto_mode();
 80014ca:	f7fe fec3 	bl	8000254 <init_auto_mode>
			}
			break;
 80014ce:	e01f      	b.n	8001510 <fsm_manual_traffic_light_run+0x100>
			
		case MAN_RED_YEL:
			man_red_yellow();
 80014d0:	f000 f8be 	bl	8001650 <man_red_yellow>
			ver_clock = 8;
 80014d4:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <fsm_manual_traffic_light_run+0x110>)
 80014d6:	2208      	movs	r2, #8
 80014d8:	701a      	strb	r2, [r3, #0]
			hor_clock = 8;
 80014da:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <fsm_manual_traffic_light_run+0x114>)
 80014dc:	2208      	movs	r2, #8
 80014de:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 80014e0:	4811      	ldr	r0, [pc, #68]	@ (8001528 <fsm_manual_traffic_light_run+0x118>)
 80014e2:	f7ff f8f2 	bl	80006ca <isButtonPressed>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d002      	beq.n	80014f2 <fsm_manual_traffic_light_run+0xe2>
				traffic_light_status = MAN_GRN_RED;
 80014ec:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <fsm_manual_traffic_light_run+0x10c>)
 80014ee:	2205      	movs	r2, #5
 80014f0:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 80014f2:	480e      	ldr	r0, [pc, #56]	@ (800152c <fsm_manual_traffic_light_run+0x11c>)
 80014f4:	f7ff f8e9 	bl	80006ca <isButtonPressed>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d00a      	beq.n	8001514 <fsm_manual_traffic_light_run+0x104>
				init_auto_mode();
 80014fe:	f7fe fea9 	bl	8000254 <init_auto_mode>
			}
			break;
 8001502:	e007      	b.n	8001514 <fsm_manual_traffic_light_run+0x104>
			
		default:
			break;
 8001504:	bf00      	nop
 8001506:	e006      	b.n	8001516 <fsm_manual_traffic_light_run+0x106>
			break;
 8001508:	bf00      	nop
 800150a:	e004      	b.n	8001516 <fsm_manual_traffic_light_run+0x106>
			break;
 800150c:	bf00      	nop
 800150e:	e002      	b.n	8001516 <fsm_manual_traffic_light_run+0x106>
			break;
 8001510:	bf00      	nop
 8001512:	e000      	b.n	8001516 <fsm_manual_traffic_light_run+0x106>
			break;
 8001514:	bf00      	nop
	}
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	200000b2 	.word	0x200000b2
 8001520:	200000b0 	.word	0x200000b0
 8001524:	200000b1 	.word	0x200000b1
 8001528:	20000014 	.word	0x20000014
 800152c:	20000004 	.word	0x20000004

08001530 <man_green_red>:

void man_green_red() {
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 8001534:	2100      	movs	r1, #0
 8001536:	2000      	movs	r0, #0
 8001538:	f7ff fddc 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 800153c:	4810      	ldr	r0, [pc, #64]	@ (8001580 <man_green_red+0x50>)
 800153e:	f7ff fd79 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 8001542:	2100      	movs	r1, #0
 8001544:	2001      	movs	r0, #1
 8001546:	f7ff fdd5 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("GREEN - RED   ");
 800154a:	480e      	ldr	r0, [pc, #56]	@ (8001584 <man_green_red+0x54>)
 800154c:	f7ff fd72 	bl	8001034 <lcd_send_string>


	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8001550:	2201      	movs	r2, #1
 8001552:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001556:	480c      	ldr	r0, [pc, #48]	@ (8001588 <man_green_red+0x58>)
 8001558:	f001 f9af 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 800155c:	2200      	movs	r2, #0
 800155e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001562:	4809      	ldr	r0, [pc, #36]	@ (8001588 <man_green_red+0x58>)
 8001564:	f001 f9a9 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8001568:	2201      	movs	r2, #1
 800156a:	2108      	movs	r1, #8
 800156c:	4807      	ldr	r0, [pc, #28]	@ (800158c <man_green_red+0x5c>)
 800156e:	f001 f9a4 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 8001572:	2201      	movs	r2, #1
 8001574:	2120      	movs	r1, #32
 8001576:	4805      	ldr	r0, [pc, #20]	@ (800158c <man_green_red+0x5c>)
 8001578:	f001 f99f 	bl	80028ba <HAL_GPIO_WritePin>
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	08006434 	.word	0x08006434
 8001584:	08006444 	.word	0x08006444
 8001588:	40010800 	.word	0x40010800
 800158c:	40010c00 	.word	0x40010c00

08001590 <man_yellow_red>:
void man_yellow_red() {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 8001594:	2100      	movs	r1, #0
 8001596:	2000      	movs	r0, #0
 8001598:	f7ff fdac 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 800159c:	4810      	ldr	r0, [pc, #64]	@ (80015e0 <man_yellow_red+0x50>)
 800159e:	f7ff fd49 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 80015a2:	2100      	movs	r1, #0
 80015a4:	2001      	movs	r0, #1
 80015a6:	f7ff fda5 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("YELLOW - RED  ");
 80015aa:	480e      	ldr	r0, [pc, #56]	@ (80015e4 <man_yellow_red+0x54>)
 80015ac:	f7ff fd42 	bl	8001034 <lcd_send_string>

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015b6:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <man_yellow_red+0x58>)
 80015b8:	f001 f97f 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 80015bc:	2201      	movs	r2, #1
 80015be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015c2:	4809      	ldr	r0, [pc, #36]	@ (80015e8 <man_yellow_red+0x58>)
 80015c4:	f001 f979 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 80015c8:	2201      	movs	r2, #1
 80015ca:	2108      	movs	r1, #8
 80015cc:	4807      	ldr	r0, [pc, #28]	@ (80015ec <man_yellow_red+0x5c>)
 80015ce:	f001 f974 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2120      	movs	r1, #32
 80015d6:	4805      	ldr	r0, [pc, #20]	@ (80015ec <man_yellow_red+0x5c>)
 80015d8:	f001 f96f 	bl	80028ba <HAL_GPIO_WritePin>
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	08006434 	.word	0x08006434
 80015e4:	08006454 	.word	0x08006454
 80015e8:	40010800 	.word	0x40010800
 80015ec:	40010c00 	.word	0x40010c00

080015f0 <man_red_green>:
void man_red_green() {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 80015f4:	2100      	movs	r1, #0
 80015f6:	2000      	movs	r0, #0
 80015f8:	f7ff fd7c 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 80015fc:	4810      	ldr	r0, [pc, #64]	@ (8001640 <man_red_green+0x50>)
 80015fe:	f7ff fd19 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 8001602:	2100      	movs	r1, #0
 8001604:	2001      	movs	r0, #1
 8001606:	f7ff fd75 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("RED - GREEN   ");
 800160a:	480e      	ldr	r0, [pc, #56]	@ (8001644 <man_red_green+0x54>)
 800160c:	f7ff fd12 	bl	8001034 <lcd_send_string>

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8001610:	2201      	movs	r2, #1
 8001612:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001616:	480c      	ldr	r0, [pc, #48]	@ (8001648 <man_red_green+0x58>)
 8001618:	f001 f94f 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 800161c:	2201      	movs	r2, #1
 800161e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001622:	4809      	ldr	r0, [pc, #36]	@ (8001648 <man_red_green+0x58>)
 8001624:	f001 f949 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8001628:	2201      	movs	r2, #1
 800162a:	2108      	movs	r1, #8
 800162c:	4807      	ldr	r0, [pc, #28]	@ (800164c <man_red_green+0x5c>)
 800162e:	f001 f944 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2120      	movs	r1, #32
 8001636:	4805      	ldr	r0, [pc, #20]	@ (800164c <man_red_green+0x5c>)
 8001638:	f001 f93f 	bl	80028ba <HAL_GPIO_WritePin>
}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}
 8001640:	08006434 	.word	0x08006434
 8001644:	08006464 	.word	0x08006464
 8001648:	40010800 	.word	0x40010800
 800164c:	40010c00 	.word	0x40010c00

08001650 <man_red_yellow>:
void man_red_yellow() {
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 8001654:	2100      	movs	r1, #0
 8001656:	2000      	movs	r0, #0
 8001658:	f7ff fd4c 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 800165c:	4810      	ldr	r0, [pc, #64]	@ (80016a0 <man_red_yellow+0x50>)
 800165e:	f7ff fce9 	bl	8001034 <lcd_send_string>
	lcd_goto_XY(1, 0);
 8001662:	2100      	movs	r1, #0
 8001664:	2001      	movs	r0, #1
 8001666:	f7ff fd45 	bl	80010f4 <lcd_goto_XY>
	lcd_send_string("RED - YELLOW  ");
 800166a:	480e      	ldr	r0, [pc, #56]	@ (80016a4 <man_red_yellow+0x54>)
 800166c:	f7ff fce2 	bl	8001034 <lcd_send_string>

	// Vertical road
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8001670:	2201      	movs	r2, #1
 8001672:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001676:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <man_red_yellow+0x58>)
 8001678:	f001 f91f 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 800167c:	2201      	movs	r2, #1
 800167e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001682:	4809      	ldr	r0, [pc, #36]	@ (80016a8 <man_red_yellow+0x58>)
 8001684:	f001 f919 	bl	80028ba <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 8001688:	2200      	movs	r2, #0
 800168a:	2108      	movs	r1, #8
 800168c:	4807      	ldr	r0, [pc, #28]	@ (80016ac <man_red_yellow+0x5c>)
 800168e:	f001 f914 	bl	80028ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 8001692:	2201      	movs	r2, #1
 8001694:	2120      	movs	r1, #32
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <man_red_yellow+0x5c>)
 8001698:	f001 f90f 	bl	80028ba <HAL_GPIO_WritePin>
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	08006434 	.word	0x08006434
 80016a4:	08006474 	.word	0x08006474
 80016a8:	40010800 	.word	0x40010800
 80016ac:	40010c00 	.word	0x40010c00

080016b0 <SCH_Update>:
void SCH_Init(void) {
	head = NULL;
	nextID = 1;
}

void SCH_Update(void) {
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
    if (head != NULL && head->p_task != NULL) {
 80016b4:	4b12      	ldr	r3, [pc, #72]	@ (8001700 <SCH_Update+0x50>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d01c      	beq.n	80016f6 <SCH_Update+0x46>
 80016bc:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <SCH_Update+0x50>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d017      	beq.n	80016f6 <SCH_Update+0x46>
        if (head->RunMe == 0) {
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <SCH_Update+0x50>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	7c1b      	ldrb	r3, [r3, #16]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d112      	bne.n	80016f6 <SCH_Update+0x46>
            if (head->Delay > 0) {
 80016d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <SCH_Update+0x50>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d004      	beq.n	80016e4 <SCH_Update+0x34>
                head->Delay--;
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <SCH_Update+0x50>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	3a01      	subs	r2, #1
 80016e2:	609a      	str	r2, [r3, #8]
            }

            if (head->Delay == 0) {
 80016e4:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <SCH_Update+0x50>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d103      	bne.n	80016f6 <SCH_Update+0x46>
                head->RunMe = 1;
 80016ee:	4b04      	ldr	r3, [pc, #16]	@ (8001700 <SCH_Update+0x50>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2201      	movs	r2, #1
 80016f4:	741a      	strb	r2, [r3, #16]
            }
        }
    }
}
 80016f6:	bf00      	nop
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	2000019c 	.word	0x2000019c

08001704 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*p_function)(), uint32_t DELAY, uint32_t PERIOD) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b088      	sub	sp, #32
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
    if (p_function == NULL) {
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <SCH_Add_Task+0x16>
        return NO_TASK_ID;
 8001716:	2300      	movs	r3, #0
 8001718:	e013      	b.n	8001742 <SCH_Add_Task+0x3e>
    }

    uint32_t delay_ticks = DELAY;
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	61fb      	str	r3, [r7, #28]
    uint32_t period_ticks = PERIOD;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	61bb      	str	r3, [r7, #24]

    sTask *newNode = SCH_Create_Node(p_function, delay_ticks, period_ticks);
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	69f9      	ldr	r1, [r7, #28]
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f000 f864 	bl	80017f4 <SCH_Create_Node>
 800172c:	6178      	str	r0, [r7, #20]
    if (newNode == NULL) {
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d101      	bne.n	8001738 <SCH_Add_Task+0x34>
        return NO_TASK_ID;
 8001734:	2300      	movs	r3, #0
 8001736:	e004      	b.n	8001742 <SCH_Add_Task+0x3e>
    }

    SCH_Insert_Task_Sorted(newNode);
 8001738:	6978      	ldr	r0, [r7, #20]
 800173a:	f000 f897 	bl	800186c <SCH_Insert_Task_Sorted>

    return newNode->TaskID;
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	685b      	ldr	r3, [r3, #4]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3720      	adds	r7, #32
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
	...

0800174c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
    if (head != NULL && head->RunMe > 0) {
 8001752:	4b1a      	ldr	r3, [pc, #104]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d02a      	beq.n	80017b0 <SCH_Dispatch_Tasks+0x64>
 800175a:	4b18      	ldr	r3, [pc, #96]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	7c1b      	ldrb	r3, [r3, #16]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d025      	beq.n	80017b0 <SCH_Dispatch_Tasks+0x64>
        if (head->p_task != NULL) {
 8001764:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d003      	beq.n	8001776 <SCH_Dispatch_Tasks+0x2a>
            head->p_task();
 800176e:	4b13      	ldr	r3, [pc, #76]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4798      	blx	r3
        }

        uint32_t period_ticks = head->Period;
 8001776:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	60fb      	str	r3, [r7, #12]
        void (*taskFunc)(void) = head->p_task;
 800177e:	4b0f      	ldr	r3, [pc, #60]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	60bb      	str	r3, [r7, #8]

        sTask *temp = head;
 8001786:	4b0d      	ldr	r3, [pc, #52]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	607b      	str	r3, [r7, #4]
        head = head->next;
 800178c:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <SCH_Dispatch_Tasks+0x70>)
 8001794:	6013      	str	r3, [r2, #0]
        SCH_Free_Node(temp);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f859 	bl	800184e <SCH_Free_Node>

        if (period_ticks > 0) {
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d006      	beq.n	80017b0 <SCH_Dispatch_Tasks+0x64>
            uint32_t period_ms = period_ticks;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	603b      	str	r3, [r7, #0]
            SCH_Add_Task(taskFunc, period_ms, period_ms);
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	6839      	ldr	r1, [r7, #0]
 80017aa:	68b8      	ldr	r0, [r7, #8]
 80017ac:	f7ff ffaa 	bl	8001704 <SCH_Add_Task>
        }
    }

    __WFI();
 80017b0:	bf30      	wfi
}
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	2000019c 	.word	0x2000019c

080017c0 <SCH_Get_New_TaskID>:
        head = head->next;
        SCH_Free_Node(temp);
    }
}

static uint32_t SCH_Get_New_TaskID(void) {
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
    uint32_t id = nextID++;
 80017c6:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <SCH_Get_New_TaskID+0x30>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	1c5a      	adds	r2, r3, #1
 80017cc:	b2d1      	uxtb	r1, r2
 80017ce:	4a08      	ldr	r2, [pc, #32]	@ (80017f0 <SCH_Get_New_TaskID+0x30>)
 80017d0:	7011      	strb	r1, [r2, #0]
 80017d2:	607b      	str	r3, [r7, #4]

    // Skip NO_TASK_ID value
    if (nextID == NO_TASK_ID) {
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <SCH_Get_New_TaskID+0x30>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d102      	bne.n	80017e2 <SCH_Get_New_TaskID+0x22>
        nextID = 1;
 80017dc:	4b04      	ldr	r3, [pc, #16]	@ (80017f0 <SCH_Get_New_TaskID+0x30>)
 80017de:	2201      	movs	r2, #1
 80017e0:	701a      	strb	r2, [r3, #0]
    }

    return id;
 80017e2:	687b      	ldr	r3, [r7, #4]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000034 	.word	0x20000034

080017f4 <SCH_Create_Node>:

static sTask* SCH_Create_Node(void (*pFunction)(void), uint32_t Delay, uint32_t Period) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
    sTask *newNode = (sTask*)malloc(sizeof(sTask));
 8001800:	2018      	movs	r0, #24
 8001802:	f004 fc9b 	bl	800613c <malloc>
 8001806:	4603      	mov	r3, r0
 8001808:	617b      	str	r3, [r7, #20]

    if (newNode != NULL) {
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d019      	beq.n	8001844 <SCH_Create_Node+0x50>
        newNode->p_task = pFunction;
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	601a      	str	r2, [r3, #0]
        newNode->Delay = Delay;
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	68ba      	ldr	r2, [r7, #8]
 800181a:	609a      	str	r2, [r3, #8]
        newNode->Period = Period;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	60da      	str	r2, [r3, #12]
        newNode->TaskID = SCH_Get_New_TaskID();
 8001822:	f7ff ffcd 	bl	80017c0 <SCH_Get_New_TaskID>
 8001826:	4602      	mov	r2, r0
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	605a      	str	r2, [r3, #4]
        newNode->RunMe = (Delay == 0) ? 1 : 0;
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	2b00      	cmp	r3, #0
 8001830:	bf0c      	ite	eq
 8001832:	2301      	moveq	r3, #1
 8001834:	2300      	movne	r3, #0
 8001836:	b2db      	uxtb	r3, r3
 8001838:	461a      	mov	r2, r3
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	741a      	strb	r2, [r3, #16]
        newNode->next = NULL;
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	2200      	movs	r2, #0
 8001842:	615a      	str	r2, [r3, #20]
    }

    return newNode;
 8001844:	697b      	ldr	r3, [r7, #20]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <SCH_Free_Node>:

static void SCH_Free_Node(sTask *node) {
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
    if (node != NULL) {
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <SCH_Free_Node+0x14>
        free(node);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f004 fc75 	bl	800614c <free>
    }
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
	...

0800186c <SCH_Insert_Task_Sorted>:

static void SCH_Insert_Task_Sorted(sTask *newNode) {
 800186c:	b480      	push	{r7}
 800186e:	b087      	sub	sp, #28
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
    if (newNode == NULL) {
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d05c      	beq.n	8001934 <SCH_Insert_Task_Sorted+0xc8>
        return;
    }

    if (head == NULL) {
 800187a:	4b31      	ldr	r3, [pc, #196]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d103      	bne.n	800188a <SCH_Insert_Task_Sorted+0x1e>
        head = newNode;
 8001882:	4a2f      	ldr	r2, [pc, #188]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6013      	str	r3, [r2, #0]
        return;
 8001888:	e055      	b.n	8001936 <SCH_Insert_Task_Sorted+0xca>
    }

    if (newNode->Delay < head->Delay) {
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	689a      	ldr	r2, [r3, #8]
 800188e:	4b2c      	ldr	r3, [pc, #176]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	429a      	cmp	r2, r3
 8001896:	d210      	bcs.n	80018ba <SCH_Insert_Task_Sorted+0x4e>
        head->Delay -= newNode->Delay;
 8001898:	4b29      	ldr	r3, [pc, #164]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6899      	ldr	r1, [r3, #8]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	4b27      	ldr	r3, [pc, #156]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	1a8a      	subs	r2, r1, r2
 80018a8:	609a      	str	r2, [r3, #8]
        newNode->next = head;
 80018aa:	4b25      	ldr	r3, [pc, #148]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	615a      	str	r2, [r3, #20]
        head = newNode;
 80018b2:	4a23      	ldr	r2, [pc, #140]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6013      	str	r3, [r2, #0]
        return;
 80018b8:	e03d      	b.n	8001936 <SCH_Insert_Task_Sorted+0xca>
    }

    sTask *current = head;
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	617b      	str	r3, [r7, #20]
    uint32_t accumulatedDelay = head->Delay;
 80018c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <SCH_Insert_Task_Sorted+0xd4>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	613b      	str	r3, [r7, #16]

    while (current->next != NULL) {
 80018c8:	e026      	b.n	8001918 <SCH_Insert_Task_Sorted+0xac>
        uint32_t nextAccumulatedDelay = accumulatedDelay + current->next->Delay;
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	4413      	add	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]

        if (newNode->Delay < nextAccumulatedDelay) { //insertion point
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d916      	bls.n	800190e <SCH_Insert_Task_Sorted+0xa2>
            // calculate delay
            newNode->Delay = newNode->Delay - accumulatedDelay;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689a      	ldr	r2, [r3, #8]
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad2      	subs	r2, r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	609a      	str	r2, [r3, #8]
            // Adjust next node's relative Delay
            current->next->Delay = nextAccumulatedDelay - (accumulatedDelay + newNode->Delay);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	441a      	add	r2, r3
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	68f9      	ldr	r1, [r7, #12]
 80018fa:	1a8a      	subs	r2, r1, r2
 80018fc:	609a      	str	r2, [r3, #8]

            // Insert node
            newNode->next = current->next;
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	695a      	ldr	r2, [r3, #20]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	615a      	str	r2, [r3, #20]
            current->next = newNode;
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	615a      	str	r2, [r3, #20]
            return;
 800190c:	e013      	b.n	8001936 <SCH_Insert_Task_Sorted+0xca>
        }

        accumulatedDelay = nextAccumulatedDelay;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	613b      	str	r3, [r7, #16]
        current = current->next;
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	617b      	str	r3, [r7, #20]
    while (current->next != NULL) {
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1d4      	bne.n	80018ca <SCH_Insert_Task_Sorted+0x5e>
    }

    // Insert at end of list
    newNode->Delay = newNode->Delay - accumulatedDelay;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	1ad2      	subs	r2, r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	609a      	str	r2, [r3, #8]
    current->next = newNode;
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	615a      	str	r2, [r3, #20]
 8001932:	e000      	b.n	8001936 <SCH_Insert_Task_Sorted+0xca>
        return;
 8001934:	bf00      	nop
}
 8001936:	371c      	adds	r7, #28
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	2000019c 	.word	0x2000019c

08001944 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001948:	4b17      	ldr	r3, [pc, #92]	@ (80019a8 <MX_SPI2_Init+0x64>)
 800194a:	4a18      	ldr	r2, [pc, #96]	@ (80019ac <MX_SPI2_Init+0x68>)
 800194c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800194e:	4b16      	ldr	r3, [pc, #88]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001950:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001954:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001956:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800195c:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <MX_SPI2_Init+0x64>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001968:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <MX_SPI2_Init+0x64>)
 800196a:	2200      	movs	r2, #0
 800196c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001970:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001974:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001976:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001978:	2200      	movs	r2, #0
 800197a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800197c:	4b0a      	ldr	r3, [pc, #40]	@ (80019a8 <MX_SPI2_Init+0x64>)
 800197e:	2200      	movs	r2, #0
 8001980:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001982:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001984:	2200      	movs	r2, #0
 8001986:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001988:	4b07      	ldr	r3, [pc, #28]	@ (80019a8 <MX_SPI2_Init+0x64>)
 800198a:	2200      	movs	r2, #0
 800198c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800198e:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001990:	220a      	movs	r2, #10
 8001992:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001994:	4804      	ldr	r0, [pc, #16]	@ (80019a8 <MX_SPI2_Init+0x64>)
 8001996:	f003 fd7b 	bl	8005490 <HAL_SPI_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80019a0:	f7ff fd2f 	bl	8001402 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	200001a0 	.word	0x200001a0
 80019ac:	40003800 	.word	0x40003800

080019b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001a34 <HAL_SPI_MspInit+0x84>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d12c      	bne.n	8001a2a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80019d0:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	4a18      	ldr	r2, [pc, #96]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019da:	61d3      	str	r3, [r2, #28]
 80019dc:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019de:	69db      	ldr	r3, [r3, #28]
 80019e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e8:	4b13      	ldr	r3, [pc, #76]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019ee:	f043 0308 	orr.w	r3, r3, #8
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 0308 	and.w	r3, r3, #8
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001a00:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001a04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a06:	2302      	movs	r3, #2
 8001a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0e:	f107 0310 	add.w	r3, r7, #16
 8001a12:	4619      	mov	r1, r3
 8001a14:	4809      	ldr	r0, [pc, #36]	@ (8001a3c <HAL_SPI_MspInit+0x8c>)
 8001a16:	f000 fdb5 	bl	8002584 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	2024      	movs	r0, #36	@ 0x24
 8001a20:	f000 fb93 	bl	800214a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001a24:	2024      	movs	r0, #36	@ 0x24
 8001a26:	f000 fbac 	bl	8002182 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001a2a:	bf00      	nop
 8001a2c:	3720      	adds	r7, #32
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40003800 	.word	0x40003800
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	40010c00 	.word	0x40010c00

08001a40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a46:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <HAL_MspInit+0x5c>)
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	4a14      	ldr	r2, [pc, #80]	@ (8001a9c <HAL_MspInit+0x5c>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6193      	str	r3, [r2, #24]
 8001a52:	4b12      	ldr	r3, [pc, #72]	@ (8001a9c <HAL_MspInit+0x5c>)
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <HAL_MspInit+0x5c>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	4a0e      	ldr	r2, [pc, #56]	@ (8001a9c <HAL_MspInit+0x5c>)
 8001a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a68:	61d3      	str	r3, [r2, #28]
 8001a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <HAL_MspInit+0x5c>)
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001a76:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa0 <HAL_MspInit+0x60>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	4a04      	ldr	r2, [pc, #16]	@ (8001aa0 <HAL_MspInit+0x60>)
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	40010000 	.word	0x40010000

08001aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <NMI_Handler+0x4>

08001aac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <HardFault_Handler+0x4>

08001ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <MemManage_Handler+0x4>

08001abc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ac0:	bf00      	nop
 8001ac2:	e7fd      	b.n	8001ac0 <BusFault_Handler+0x4>

08001ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac8:	bf00      	nop
 8001aca:	e7fd      	b.n	8001ac8 <UsageFault_Handler+0x4>

08001acc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ad0:	bf00      	nop
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr

08001ae4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af4:	f000 fa12 	bl	8001f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001b00:	4802      	ldr	r0, [pc, #8]	@ (8001b0c <DMA1_Channel6_IRQHandler+0x10>)
 8001b02:	f000 fc2b 	bl	800235c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000158 	.word	0x20000158

08001b10 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001b14:	4802      	ldr	r0, [pc, #8]	@ (8001b20 <DMA1_Channel7_IRQHandler+0x10>)
 8001b16:	f000 fc21 	bl	800235c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	20000114 	.word	0x20000114

08001b24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b28:	4802      	ldr	r0, [pc, #8]	@ (8001b34 <TIM3_IRQHandler+0x10>)
 8001b2a:	f003 fed9 	bl	80058e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200001fc 	.word	0x200001fc

08001b38 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001b3c:	4802      	ldr	r0, [pc, #8]	@ (8001b48 <I2C1_EV_IRQHandler+0x10>)
 8001b3e:	f001 f943 	bl	8002dc8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	200000c0 	.word	0x200000c0

08001b4c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001b50:	4802      	ldr	r0, [pc, #8]	@ (8001b5c <I2C1_ER_IRQHandler+0x10>)
 8001b52:	f001 faaa 	bl	80030aa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200000c0 	.word	0x200000c0

08001b60 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001b64:	4802      	ldr	r0, [pc, #8]	@ (8001b70 <SPI2_IRQHandler+0x10>)
 8001b66:	f003 fd17 	bl	8005598 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	200001a0 	.word	0x200001a0

08001b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b7c:	4a14      	ldr	r2, [pc, #80]	@ (8001bd0 <_sbrk+0x5c>)
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <_sbrk+0x60>)
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b88:	4b13      	ldr	r3, [pc, #76]	@ (8001bd8 <_sbrk+0x64>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d102      	bne.n	8001b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b90:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <_sbrk+0x64>)
 8001b92:	4a12      	ldr	r2, [pc, #72]	@ (8001bdc <_sbrk+0x68>)
 8001b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <_sbrk+0x64>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d207      	bcs.n	8001bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba4:	f004 fba0 	bl	80062e8 <__errno>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	220c      	movs	r2, #12
 8001bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb2:	e009      	b.n	8001bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb4:	4b08      	ldr	r3, [pc, #32]	@ (8001bd8 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bba:	4b07      	ldr	r3, [pc, #28]	@ (8001bd8 <_sbrk+0x64>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	4a05      	ldr	r2, [pc, #20]	@ (8001bd8 <_sbrk+0x64>)
 8001bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20005000 	.word	0x20005000
 8001bd4:	00000400 	.word	0x00000400
 8001bd8:	200001f8 	.word	0x200001f8
 8001bdc:	200003d8 	.word	0x200003d8

08001be0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <task_toggle_status_led>:

#include "tasks.h"
#include "auto_mode.h"  //  ly clock_counter


void task_toggle_status_led(void) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001bf0:	2120      	movs	r1, #32
 8001bf2:	4802      	ldr	r0, [pc, #8]	@ (8001bfc <task_toggle_status_led+0x10>)
 8001bf4:	f000 fe79 	bl	80028ea <HAL_GPIO_TogglePin>
}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40010800 	.word	0x40010800

08001c00 <task_traffic_light_fsm>:

// Task: Run traffic light FSM (auto mode + config mode)
void task_traffic_light_fsm(void) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	// Run appropriate FSM based on current state
	getKeyInput(&button0);
 8001c04:	4813      	ldr	r0, [pc, #76]	@ (8001c54 <task_traffic_light_fsm+0x54>)
 8001c06:	f7fe fd0f 	bl	8000628 <getKeyInput>
	getKeyInput(&button1);
 8001c0a:	4813      	ldr	r0, [pc, #76]	@ (8001c58 <task_traffic_light_fsm+0x58>)
 8001c0c:	f7fe fd0c 	bl	8000628 <getKeyInput>
	getKeyInput(&button2);
 8001c10:	4812      	ldr	r0, [pc, #72]	@ (8001c5c <task_traffic_light_fsm+0x5c>)
 8001c12:	f7fe fd09 	bl	8000628 <getKeyInput>
//	getKeyInput(&button3);
	if (traffic_light_status <= AUTO_RED_YEL) {
 8001c16:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <task_traffic_light_fsm+0x60>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	d802      	bhi.n	8001c24 <task_traffic_light_fsm+0x24>
		fsm_auto_traffic_light_run();
 8001c1e:	f7fe fb57 	bl	80002d0 <fsm_auto_traffic_light_run>
	} else if (traffic_light_status >= CFG_RED && traffic_light_status <= CFG_GRN) {
		fsm_config_traffic_light_run();
	} else if (traffic_light_status >= MAN_GRN_RED && traffic_light_status <= MAN_RED_YEL) {
		fsm_manual_traffic_light_run();
	}
}
 8001c22:	e014      	b.n	8001c4e <task_traffic_light_fsm+0x4e>
	} else if (traffic_light_status >= CFG_RED && traffic_light_status <= CFG_GRN) {
 8001c24:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <task_traffic_light_fsm+0x60>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b08      	cmp	r3, #8
 8001c2a:	d906      	bls.n	8001c3a <task_traffic_light_fsm+0x3a>
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <task_traffic_light_fsm+0x60>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b0b      	cmp	r3, #11
 8001c32:	d802      	bhi.n	8001c3a <task_traffic_light_fsm+0x3a>
		fsm_config_traffic_light_run();
 8001c34:	f7fe ffd6 	bl	8000be4 <fsm_config_traffic_light_run>
}
 8001c38:	e009      	b.n	8001c4e <task_traffic_light_fsm+0x4e>
	} else if (traffic_light_status >= MAN_GRN_RED && traffic_light_status <= MAN_RED_YEL) {
 8001c3a:	4b09      	ldr	r3, [pc, #36]	@ (8001c60 <task_traffic_light_fsm+0x60>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d905      	bls.n	8001c4e <task_traffic_light_fsm+0x4e>
 8001c42:	4b07      	ldr	r3, [pc, #28]	@ (8001c60 <task_traffic_light_fsm+0x60>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d801      	bhi.n	8001c4e <task_traffic_light_fsm+0x4e>
		fsm_manual_traffic_light_run();
 8001c4a:	f7ff fbe1 	bl	8001410 <fsm_manual_traffic_light_run>
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000004 	.word	0x20000004
 8001c58:	20000014 	.word	0x20000014
 8001c5c:	20000024 	.word	0x20000024
 8001c60:	200000b2 	.word	0x200000b2

08001c64 <task_button_scan>:

void task_button_scan(void) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
	getKeyInput(&button0);
 8001c68:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <task_button_scan+0x1c>)
 8001c6a:	f7fe fcdd 	bl	8000628 <getKeyInput>
	getKeyInput(&button1);
 8001c6e:	4805      	ldr	r0, [pc, #20]	@ (8001c84 <task_button_scan+0x20>)
 8001c70:	f7fe fcda 	bl	8000628 <getKeyInput>
	getKeyInput(&button2);
 8001c74:	4804      	ldr	r0, [pc, #16]	@ (8001c88 <task_button_scan+0x24>)
 8001c76:	f7fe fcd7 	bl	8000628 <getKeyInput>
//	getKeyInput(&button3);
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000004 	.word	0x20000004
 8001c84:	20000014 	.word	0x20000014
 8001c88:	20000024 	.word	0x20000024

08001c8c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c92:	f107 0308 	add.w	r3, r7, #8
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca0:	463b      	mov	r3, r7
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001caa:	4a1e      	ldr	r2, [pc, #120]	@ (8001d24 <MX_TIM3_Init+0x98>)
 8001cac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 8001cae:	4b1c      	ldr	r3, [pc, #112]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001cb0:	f240 227f 	movw	r2, #639	@ 0x27f
 8001cb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001cbc:	4b18      	ldr	r3, [pc, #96]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001cbe:	2263      	movs	r2, #99	@ 0x63
 8001cc0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc2:	4b17      	ldr	r3, [pc, #92]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc8:	4b15      	ldr	r3, [pc, #84]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cce:	4814      	ldr	r0, [pc, #80]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001cd0:	f003 fd65 	bl	800579e <HAL_TIM_Base_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001cda:	f7ff fb92 	bl	8001402 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ce2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ce4:	f107 0308 	add.w	r3, r7, #8
 8001ce8:	4619      	mov	r1, r3
 8001cea:	480d      	ldr	r0, [pc, #52]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001cec:	f003 fee8 	bl	8005ac0 <HAL_TIM_ConfigClockSource>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001cf6:	f7ff fb84 	bl	8001402 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d02:	463b      	mov	r3, r7
 8001d04:	4619      	mov	r1, r3
 8001d06:	4806      	ldr	r0, [pc, #24]	@ (8001d20 <MX_TIM3_Init+0x94>)
 8001d08:	f004 f8ca 	bl	8005ea0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001d12:	f7ff fb76 	bl	8001402 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	200001fc 	.word	0x200001fc
 8001d24:	40000400 	.word	0x40000400

08001d28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a0d      	ldr	r2, [pc, #52]	@ (8001d6c <HAL_TIM_Base_MspInit+0x44>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d113      	bne.n	8001d62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d70 <HAL_TIM_Base_MspInit+0x48>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d70 <HAL_TIM_Base_MspInit+0x48>)
 8001d40:	f043 0302 	orr.w	r3, r3, #2
 8001d44:	61d3      	str	r3, [r2, #28]
 8001d46:	4b0a      	ldr	r3, [pc, #40]	@ (8001d70 <HAL_TIM_Base_MspInit+0x48>)
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	201d      	movs	r0, #29
 8001d58:	f000 f9f7 	bl	800214a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d5c:	201d      	movs	r0, #29
 8001d5e:	f000 fa10 	bl	8002182 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40000400 	.word	0x40000400
 8001d70:	40021000 	.word	0x40021000

08001d74 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d7a:	4a12      	ldr	r2, [pc, #72]	@ (8001dc4 <MX_USART2_UART_Init+0x50>)
 8001d7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d98:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9e:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001daa:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001dac:	f004 f8e8 	bl	8005f80 <HAL_UART_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001db6:	f7ff fb24 	bl	8001402 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000244 	.word	0x20000244
 8001dc4:	40004400 	.word	0x40004400

08001dc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b088      	sub	sp, #32
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0310 	add.w	r3, r7, #16
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a15      	ldr	r2, [pc, #84]	@ (8001e38 <HAL_UART_MspInit+0x70>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d123      	bne.n	8001e30 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001de8:	4b14      	ldr	r3, [pc, #80]	@ (8001e3c <HAL_UART_MspInit+0x74>)
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	4a13      	ldr	r2, [pc, #76]	@ (8001e3c <HAL_UART_MspInit+0x74>)
 8001dee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001df2:	61d3      	str	r3, [r2, #28]
 8001df4:	4b11      	ldr	r3, [pc, #68]	@ (8001e3c <HAL_UART_MspInit+0x74>)
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e00:	4b0e      	ldr	r3, [pc, #56]	@ (8001e3c <HAL_UART_MspInit+0x74>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4a0d      	ldr	r2, [pc, #52]	@ (8001e3c <HAL_UART_MspInit+0x74>)
 8001e06:	f043 0304 	orr.w	r3, r3, #4
 8001e0a:	6193      	str	r3, [r2, #24]
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <HAL_UART_MspInit+0x74>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	60bb      	str	r3, [r7, #8]
 8001e16:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e18:	230c      	movs	r3, #12
 8001e1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2302      	movs	r3, #2
 8001e22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e24:	f107 0310 	add.w	r3, r7, #16
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4805      	ldr	r0, [pc, #20]	@ (8001e40 <HAL_UART_MspInit+0x78>)
 8001e2c:	f000 fbaa 	bl	8002584 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e30:	bf00      	nop
 8001e32:	3720      	adds	r7, #32
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40004400 	.word	0x40004400
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40010800 	.word	0x40010800

08001e44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e44:	f7ff fecc 	bl	8001be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e48:	480b      	ldr	r0, [pc, #44]	@ (8001e78 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e4a:	490c      	ldr	r1, [pc, #48]	@ (8001e7c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e80 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e50:	e002      	b.n	8001e58 <LoopCopyDataInit>

08001e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e56:	3304      	adds	r3, #4

08001e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e5c:	d3f9      	bcc.n	8001e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5e:	4a09      	ldr	r2, [pc, #36]	@ (8001e84 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e60:	4c09      	ldr	r4, [pc, #36]	@ (8001e88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e64:	e001      	b.n	8001e6a <LoopFillZerobss>

08001e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e68:	3204      	adds	r2, #4

08001e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e6c:	d3fb      	bcc.n	8001e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e6e:	f004 fa41 	bl	80062f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e72:	f7ff fa3f 	bl	80012f4 <main>
  bx lr
 8001e76:	4770      	bx	lr
  ldr r0, =_sdata
 8001e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e7c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001e80:	080064b8 	.word	0x080064b8
  ldr r2, =_sbss
 8001e84:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8001e88:	200003d8 	.word	0x200003d8

08001e8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e8c:	e7fe      	b.n	8001e8c <ADC1_2_IRQHandler>
	...

08001e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e94:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <HAL_Init+0x28>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a07      	ldr	r2, [pc, #28]	@ (8001eb8 <HAL_Init+0x28>)
 8001e9a:	f043 0310 	orr.w	r3, r3, #16
 8001e9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea0:	2003      	movs	r0, #3
 8001ea2:	f000 f947 	bl	8002134 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f000 f808 	bl	8001ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eac:	f7ff fdc8 	bl	8001a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40022000 	.word	0x40022000

08001ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ec4:	4b12      	ldr	r3, [pc, #72]	@ (8001f10 <HAL_InitTick+0x54>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <HAL_InitTick+0x58>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 f95f 	bl	800219e <HAL_SYSTICK_Config>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e00e      	b.n	8001f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2b0f      	cmp	r3, #15
 8001eee:	d80a      	bhi.n	8001f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef8:	f000 f927 	bl	800214a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001efc:	4a06      	ldr	r2, [pc, #24]	@ (8001f18 <HAL_InitTick+0x5c>)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	e000      	b.n	8001f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000038 	.word	0x20000038
 8001f14:	20000040 	.word	0x20000040
 8001f18:	2000003c 	.word	0x2000003c

08001f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f20:	4b05      	ldr	r3, [pc, #20]	@ (8001f38 <HAL_IncTick+0x1c>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4b05      	ldr	r3, [pc, #20]	@ (8001f3c <HAL_IncTick+0x20>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	4a03      	ldr	r2, [pc, #12]	@ (8001f3c <HAL_IncTick+0x20>)
 8001f2e:	6013      	str	r3, [r2, #0]
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr
 8001f38:	20000040 	.word	0x20000040
 8001f3c:	2000028c 	.word	0x2000028c

08001f40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return uwTick;
 8001f44:	4b02      	ldr	r3, [pc, #8]	@ (8001f50 <HAL_GetTick+0x10>)
 8001f46:	681b      	ldr	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr
 8001f50:	2000028c 	.word	0x2000028c

08001f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f5c:	f7ff fff0 	bl	8001f40 <HAL_GetTick>
 8001f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6c:	d005      	beq.n	8001f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <HAL_Delay+0x44>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	461a      	mov	r2, r3
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4413      	add	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f7a:	bf00      	nop
 8001f7c:	f7ff ffe0 	bl	8001f40 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d8f7      	bhi.n	8001f7c <HAL_Delay+0x28>
  {
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000040 	.word	0x20000040

08001f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fac:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fb8:	4013      	ands	r3, r2
 8001fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fce:	4a04      	ldr	r2, [pc, #16]	@ (8001fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	60d3      	str	r3, [r2, #12]
}
 8001fd4:	bf00      	nop
 8001fd6:	3714      	adds	r7, #20
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fe8:	4b04      	ldr	r3, [pc, #16]	@ (8001ffc <__NVIC_GetPriorityGrouping+0x18>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	0a1b      	lsrs	r3, r3, #8
 8001fee:	f003 0307 	and.w	r3, r3, #7
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800200a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200e:	2b00      	cmp	r3, #0
 8002010:	db0b      	blt.n	800202a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	f003 021f 	and.w	r2, r3, #31
 8002018:	4906      	ldr	r1, [pc, #24]	@ (8002034 <__NVIC_EnableIRQ+0x34>)
 800201a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201e:	095b      	lsrs	r3, r3, #5
 8002020:	2001      	movs	r0, #1
 8002022:	fa00 f202 	lsl.w	r2, r0, r2
 8002026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	e000e100 	.word	0xe000e100

08002038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	6039      	str	r1, [r7, #0]
 8002042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002048:	2b00      	cmp	r3, #0
 800204a:	db0a      	blt.n	8002062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	b2da      	uxtb	r2, r3
 8002050:	490c      	ldr	r1, [pc, #48]	@ (8002084 <__NVIC_SetPriority+0x4c>)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	0112      	lsls	r2, r2, #4
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	440b      	add	r3, r1
 800205c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002060:	e00a      	b.n	8002078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	b2da      	uxtb	r2, r3
 8002066:	4908      	ldr	r1, [pc, #32]	@ (8002088 <__NVIC_SetPriority+0x50>)
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	3b04      	subs	r3, #4
 8002070:	0112      	lsls	r2, r2, #4
 8002072:	b2d2      	uxtb	r2, r2
 8002074:	440b      	add	r3, r1
 8002076:	761a      	strb	r2, [r3, #24]
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	e000e100 	.word	0xe000e100
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800208c:	b480      	push	{r7}
 800208e:	b089      	sub	sp, #36	@ 0x24
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	f1c3 0307 	rsb	r3, r3, #7
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	bf28      	it	cs
 80020aa:	2304      	movcs	r3, #4
 80020ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	3304      	adds	r3, #4
 80020b2:	2b06      	cmp	r3, #6
 80020b4:	d902      	bls.n	80020bc <NVIC_EncodePriority+0x30>
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	3b03      	subs	r3, #3
 80020ba:	e000      	b.n	80020be <NVIC_EncodePriority+0x32>
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c0:	f04f 32ff 	mov.w	r2, #4294967295
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43da      	mvns	r2, r3
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	401a      	ands	r2, r3
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020d4:	f04f 31ff 	mov.w	r1, #4294967295
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	fa01 f303 	lsl.w	r3, r1, r3
 80020de:	43d9      	mvns	r1, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e4:	4313      	orrs	r3, r2
         );
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3724      	adds	r7, #36	@ 0x24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002100:	d301      	bcc.n	8002106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002102:	2301      	movs	r3, #1
 8002104:	e00f      	b.n	8002126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002106:	4a0a      	ldr	r2, [pc, #40]	@ (8002130 <SysTick_Config+0x40>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3b01      	subs	r3, #1
 800210c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800210e:	210f      	movs	r1, #15
 8002110:	f04f 30ff 	mov.w	r0, #4294967295
 8002114:	f7ff ff90 	bl	8002038 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002118:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <SysTick_Config+0x40>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800211e:	4b04      	ldr	r3, [pc, #16]	@ (8002130 <SysTick_Config+0x40>)
 8002120:	2207      	movs	r2, #7
 8002122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	e000e010 	.word	0xe000e010

08002134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff ff2d 	bl	8001f9c <__NVIC_SetPriorityGrouping>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800214a:	b580      	push	{r7, lr}
 800214c:	b086      	sub	sp, #24
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
 8002156:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800215c:	f7ff ff42 	bl	8001fe4 <__NVIC_GetPriorityGrouping>
 8002160:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	6978      	ldr	r0, [r7, #20]
 8002168:	f7ff ff90 	bl	800208c <NVIC_EncodePriority>
 800216c:	4602      	mov	r2, r0
 800216e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002172:	4611      	mov	r1, r2
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff ff5f 	bl	8002038 <__NVIC_SetPriority>
}
 800217a:	bf00      	nop
 800217c:	3718      	adds	r7, #24
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	b082      	sub	sp, #8
 8002186:	af00      	add	r7, sp, #0
 8002188:	4603      	mov	r3, r0
 800218a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800218c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff ff35 	bl	8002000 <__NVIC_EnableIRQ>
}
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff ffa2 	bl	80020f0 <SysTick_Config>
 80021ac:	4603      	mov	r3, r0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e043      	b.n	8002256 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	461a      	mov	r2, r3
 80021d4:	4b22      	ldr	r3, [pc, #136]	@ (8002260 <HAL_DMA_Init+0xa8>)
 80021d6:	4413      	add	r3, r2
 80021d8:	4a22      	ldr	r2, [pc, #136]	@ (8002264 <HAL_DMA_Init+0xac>)
 80021da:	fba2 2303 	umull	r2, r3, r2, r3
 80021de:	091b      	lsrs	r3, r3, #4
 80021e0:	009a      	lsls	r2, r3, #2
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a1f      	ldr	r2, [pc, #124]	@ (8002268 <HAL_DMA_Init+0xb0>)
 80021ea:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2202      	movs	r2, #2
 80021f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002202:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002206:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002210:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800221c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002228:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	4313      	orrs	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	bffdfff8 	.word	0xbffdfff8
 8002264:	cccccccd 	.word	0xcccccccd
 8002268:	40020000 	.word	0x40020000

0800226c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002274:	2300      	movs	r3, #0
 8002276:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800227e:	b2db      	uxtb	r3, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d005      	beq.n	8002290 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2204      	movs	r2, #4
 8002288:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	73fb      	strb	r3, [r7, #15]
 800228e:	e051      	b.n	8002334 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 020e 	bic.w	r2, r2, #14
 800229e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f022 0201 	bic.w	r2, r2, #1
 80022ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a22      	ldr	r2, [pc, #136]	@ (8002340 <HAL_DMA_Abort_IT+0xd4>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d029      	beq.n	800230e <HAL_DMA_Abort_IT+0xa2>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a21      	ldr	r2, [pc, #132]	@ (8002344 <HAL_DMA_Abort_IT+0xd8>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d022      	beq.n	800230a <HAL_DMA_Abort_IT+0x9e>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002348 <HAL_DMA_Abort_IT+0xdc>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d01a      	beq.n	8002304 <HAL_DMA_Abort_IT+0x98>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a1e      	ldr	r2, [pc, #120]	@ (800234c <HAL_DMA_Abort_IT+0xe0>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d012      	beq.n	80022fe <HAL_DMA_Abort_IT+0x92>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002350 <HAL_DMA_Abort_IT+0xe4>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d00a      	beq.n	80022f8 <HAL_DMA_Abort_IT+0x8c>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a1b      	ldr	r2, [pc, #108]	@ (8002354 <HAL_DMA_Abort_IT+0xe8>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d102      	bne.n	80022f2 <HAL_DMA_Abort_IT+0x86>
 80022ec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80022f0:	e00e      	b.n	8002310 <HAL_DMA_Abort_IT+0xa4>
 80022f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022f6:	e00b      	b.n	8002310 <HAL_DMA_Abort_IT+0xa4>
 80022f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022fc:	e008      	b.n	8002310 <HAL_DMA_Abort_IT+0xa4>
 80022fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002302:	e005      	b.n	8002310 <HAL_DMA_Abort_IT+0xa4>
 8002304:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002308:	e002      	b.n	8002310 <HAL_DMA_Abort_IT+0xa4>
 800230a:	2310      	movs	r3, #16
 800230c:	e000      	b.n	8002310 <HAL_DMA_Abort_IT+0xa4>
 800230e:	2301      	movs	r3, #1
 8002310:	4a11      	ldr	r2, [pc, #68]	@ (8002358 <HAL_DMA_Abort_IT+0xec>)
 8002312:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	4798      	blx	r3
    } 
  }
  return status;
 8002334:	7bfb      	ldrb	r3, [r7, #15]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40020008 	.word	0x40020008
 8002344:	4002001c 	.word	0x4002001c
 8002348:	40020030 	.word	0x40020030
 800234c:	40020044 	.word	0x40020044
 8002350:	40020058 	.word	0x40020058
 8002354:	4002006c 	.word	0x4002006c
 8002358:	40020000 	.word	0x40020000

0800235c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	2204      	movs	r2, #4
 800237a:	409a      	lsls	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4013      	ands	r3, r2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d04f      	beq.n	8002424 <HAL_DMA_IRQHandler+0xc8>
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b00      	cmp	r3, #0
 800238c:	d04a      	beq.n	8002424 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0320 	and.w	r3, r3, #32
 8002398:	2b00      	cmp	r3, #0
 800239a:	d107      	bne.n	80023ac <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f022 0204 	bic.w	r2, r2, #4
 80023aa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a66      	ldr	r2, [pc, #408]	@ (800254c <HAL_DMA_IRQHandler+0x1f0>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d029      	beq.n	800240a <HAL_DMA_IRQHandler+0xae>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a65      	ldr	r2, [pc, #404]	@ (8002550 <HAL_DMA_IRQHandler+0x1f4>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d022      	beq.n	8002406 <HAL_DMA_IRQHandler+0xaa>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a63      	ldr	r2, [pc, #396]	@ (8002554 <HAL_DMA_IRQHandler+0x1f8>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d01a      	beq.n	8002400 <HAL_DMA_IRQHandler+0xa4>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a62      	ldr	r2, [pc, #392]	@ (8002558 <HAL_DMA_IRQHandler+0x1fc>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d012      	beq.n	80023fa <HAL_DMA_IRQHandler+0x9e>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a60      	ldr	r2, [pc, #384]	@ (800255c <HAL_DMA_IRQHandler+0x200>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d00a      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x98>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a5f      	ldr	r2, [pc, #380]	@ (8002560 <HAL_DMA_IRQHandler+0x204>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d102      	bne.n	80023ee <HAL_DMA_IRQHandler+0x92>
 80023e8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80023ec:	e00e      	b.n	800240c <HAL_DMA_IRQHandler+0xb0>
 80023ee:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80023f2:	e00b      	b.n	800240c <HAL_DMA_IRQHandler+0xb0>
 80023f4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80023f8:	e008      	b.n	800240c <HAL_DMA_IRQHandler+0xb0>
 80023fa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023fe:	e005      	b.n	800240c <HAL_DMA_IRQHandler+0xb0>
 8002400:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002404:	e002      	b.n	800240c <HAL_DMA_IRQHandler+0xb0>
 8002406:	2340      	movs	r3, #64	@ 0x40
 8002408:	e000      	b.n	800240c <HAL_DMA_IRQHandler+0xb0>
 800240a:	2304      	movs	r3, #4
 800240c:	4a55      	ldr	r2, [pc, #340]	@ (8002564 <HAL_DMA_IRQHandler+0x208>)
 800240e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 8094 	beq.w	8002542 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002422:	e08e      	b.n	8002542 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002428:	2202      	movs	r2, #2
 800242a:	409a      	lsls	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d056      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x186>
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d051      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0320 	and.w	r3, r3, #32
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10b      	bne.n	8002464 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f022 020a 	bic.w	r2, r2, #10
 800245a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a38      	ldr	r2, [pc, #224]	@ (800254c <HAL_DMA_IRQHandler+0x1f0>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d029      	beq.n	80024c2 <HAL_DMA_IRQHandler+0x166>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a37      	ldr	r2, [pc, #220]	@ (8002550 <HAL_DMA_IRQHandler+0x1f4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d022      	beq.n	80024be <HAL_DMA_IRQHandler+0x162>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a35      	ldr	r2, [pc, #212]	@ (8002554 <HAL_DMA_IRQHandler+0x1f8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01a      	beq.n	80024b8 <HAL_DMA_IRQHandler+0x15c>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a34      	ldr	r2, [pc, #208]	@ (8002558 <HAL_DMA_IRQHandler+0x1fc>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d012      	beq.n	80024b2 <HAL_DMA_IRQHandler+0x156>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a32      	ldr	r2, [pc, #200]	@ (800255c <HAL_DMA_IRQHandler+0x200>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d00a      	beq.n	80024ac <HAL_DMA_IRQHandler+0x150>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a31      	ldr	r2, [pc, #196]	@ (8002560 <HAL_DMA_IRQHandler+0x204>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d102      	bne.n	80024a6 <HAL_DMA_IRQHandler+0x14a>
 80024a0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80024a4:	e00e      	b.n	80024c4 <HAL_DMA_IRQHandler+0x168>
 80024a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024aa:	e00b      	b.n	80024c4 <HAL_DMA_IRQHandler+0x168>
 80024ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024b0:	e008      	b.n	80024c4 <HAL_DMA_IRQHandler+0x168>
 80024b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024b6:	e005      	b.n	80024c4 <HAL_DMA_IRQHandler+0x168>
 80024b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024bc:	e002      	b.n	80024c4 <HAL_DMA_IRQHandler+0x168>
 80024be:	2320      	movs	r3, #32
 80024c0:	e000      	b.n	80024c4 <HAL_DMA_IRQHandler+0x168>
 80024c2:	2302      	movs	r3, #2
 80024c4:	4a27      	ldr	r2, [pc, #156]	@ (8002564 <HAL_DMA_IRQHandler+0x208>)
 80024c6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d034      	beq.n	8002542 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80024e0:	e02f      	b.n	8002542 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	2208      	movs	r2, #8
 80024e8:	409a      	lsls	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d028      	beq.n	8002544 <HAL_DMA_IRQHandler+0x1e8>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	f003 0308 	and.w	r3, r3, #8
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d023      	beq.n	8002544 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f022 020e 	bic.w	r2, r2, #14
 800250a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002514:	2101      	movs	r1, #1
 8002516:	fa01 f202 	lsl.w	r2, r1, r2
 800251a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2201      	movs	r2, #1
 8002526:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	2b00      	cmp	r3, #0
 8002538:	d004      	beq.n	8002544 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	4798      	blx	r3
    }
  }
  return;
 8002542:	bf00      	nop
 8002544:	bf00      	nop
}
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40020008 	.word	0x40020008
 8002550:	4002001c 	.word	0x4002001c
 8002554:	40020030 	.word	0x40020030
 8002558:	40020044 	.word	0x40020044
 800255c:	40020058 	.word	0x40020058
 8002560:	4002006c 	.word	0x4002006c
 8002564:	40020000 	.word	0x40020000

08002568 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002576:	b2db      	uxtb	r3, r3
}
 8002578:	4618      	mov	r0, r3
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
	...

08002584 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002584:	b480      	push	{r7}
 8002586:	b08b      	sub	sp, #44	@ 0x2c
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800258e:	2300      	movs	r3, #0
 8002590:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002592:	2300      	movs	r3, #0
 8002594:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002596:	e169      	b.n	800286c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002598:	2201      	movs	r2, #1
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	69fa      	ldr	r2, [r7, #28]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	f040 8158 	bne.w	8002866 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	4a9a      	ldr	r2, [pc, #616]	@ (8002824 <HAL_GPIO_Init+0x2a0>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d05e      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025c0:	4a98      	ldr	r2, [pc, #608]	@ (8002824 <HAL_GPIO_Init+0x2a0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d875      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025c6:	4a98      	ldr	r2, [pc, #608]	@ (8002828 <HAL_GPIO_Init+0x2a4>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d058      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025cc:	4a96      	ldr	r2, [pc, #600]	@ (8002828 <HAL_GPIO_Init+0x2a4>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d86f      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025d2:	4a96      	ldr	r2, [pc, #600]	@ (800282c <HAL_GPIO_Init+0x2a8>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d052      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025d8:	4a94      	ldr	r2, [pc, #592]	@ (800282c <HAL_GPIO_Init+0x2a8>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d869      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025de:	4a94      	ldr	r2, [pc, #592]	@ (8002830 <HAL_GPIO_Init+0x2ac>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d04c      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025e4:	4a92      	ldr	r2, [pc, #584]	@ (8002830 <HAL_GPIO_Init+0x2ac>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d863      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025ea:	4a92      	ldr	r2, [pc, #584]	@ (8002834 <HAL_GPIO_Init+0x2b0>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d046      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025f0:	4a90      	ldr	r2, [pc, #576]	@ (8002834 <HAL_GPIO_Init+0x2b0>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d85d      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025f6:	2b12      	cmp	r3, #18
 80025f8:	d82a      	bhi.n	8002650 <HAL_GPIO_Init+0xcc>
 80025fa:	2b12      	cmp	r3, #18
 80025fc:	d859      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002604 <HAL_GPIO_Init+0x80>)
 8002600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002604:	0800267f 	.word	0x0800267f
 8002608:	08002659 	.word	0x08002659
 800260c:	0800266b 	.word	0x0800266b
 8002610:	080026ad 	.word	0x080026ad
 8002614:	080026b3 	.word	0x080026b3
 8002618:	080026b3 	.word	0x080026b3
 800261c:	080026b3 	.word	0x080026b3
 8002620:	080026b3 	.word	0x080026b3
 8002624:	080026b3 	.word	0x080026b3
 8002628:	080026b3 	.word	0x080026b3
 800262c:	080026b3 	.word	0x080026b3
 8002630:	080026b3 	.word	0x080026b3
 8002634:	080026b3 	.word	0x080026b3
 8002638:	080026b3 	.word	0x080026b3
 800263c:	080026b3 	.word	0x080026b3
 8002640:	080026b3 	.word	0x080026b3
 8002644:	080026b3 	.word	0x080026b3
 8002648:	08002661 	.word	0x08002661
 800264c:	08002675 	.word	0x08002675
 8002650:	4a79      	ldr	r2, [pc, #484]	@ (8002838 <HAL_GPIO_Init+0x2b4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d013      	beq.n	800267e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002656:	e02c      	b.n	80026b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	623b      	str	r3, [r7, #32]
          break;
 800265e:	e029      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	3304      	adds	r3, #4
 8002666:	623b      	str	r3, [r7, #32]
          break;
 8002668:	e024      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	3308      	adds	r3, #8
 8002670:	623b      	str	r3, [r7, #32]
          break;
 8002672:	e01f      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	330c      	adds	r3, #12
 800267a:	623b      	str	r3, [r7, #32]
          break;
 800267c:	e01a      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d102      	bne.n	800268c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002686:	2304      	movs	r3, #4
 8002688:	623b      	str	r3, [r7, #32]
          break;
 800268a:	e013      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d105      	bne.n	80026a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002694:	2308      	movs	r3, #8
 8002696:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69fa      	ldr	r2, [r7, #28]
 800269c:	611a      	str	r2, [r3, #16]
          break;
 800269e:	e009      	b.n	80026b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026a0:	2308      	movs	r3, #8
 80026a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	615a      	str	r2, [r3, #20]
          break;
 80026aa:	e003      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026ac:	2300      	movs	r3, #0
 80026ae:	623b      	str	r3, [r7, #32]
          break;
 80026b0:	e000      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          break;
 80026b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	2bff      	cmp	r3, #255	@ 0xff
 80026b8:	d801      	bhi.n	80026be <HAL_GPIO_Init+0x13a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	e001      	b.n	80026c2 <HAL_GPIO_Init+0x13e>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3304      	adds	r3, #4
 80026c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	2bff      	cmp	r3, #255	@ 0xff
 80026c8:	d802      	bhi.n	80026d0 <HAL_GPIO_Init+0x14c>
 80026ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	e002      	b.n	80026d6 <HAL_GPIO_Init+0x152>
 80026d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d2:	3b08      	subs	r3, #8
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	210f      	movs	r1, #15
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	fa01 f303 	lsl.w	r3, r1, r3
 80026e4:	43db      	mvns	r3, r3
 80026e6:	401a      	ands	r2, r3
 80026e8:	6a39      	ldr	r1, [r7, #32]
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	fa01 f303 	lsl.w	r3, r1, r3
 80026f0:	431a      	orrs	r2, r3
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80b1 	beq.w	8002866 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002704:	4b4d      	ldr	r3, [pc, #308]	@ (800283c <HAL_GPIO_Init+0x2b8>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	4a4c      	ldr	r2, [pc, #304]	@ (800283c <HAL_GPIO_Init+0x2b8>)
 800270a:	f043 0301 	orr.w	r3, r3, #1
 800270e:	6193      	str	r3, [r2, #24]
 8002710:	4b4a      	ldr	r3, [pc, #296]	@ (800283c <HAL_GPIO_Init+0x2b8>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800271c:	4a48      	ldr	r2, [pc, #288]	@ (8002840 <HAL_GPIO_Init+0x2bc>)
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	089b      	lsrs	r3, r3, #2
 8002722:	3302      	adds	r3, #2
 8002724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002728:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	f003 0303 	and.w	r3, r3, #3
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	220f      	movs	r2, #15
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	4013      	ands	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a40      	ldr	r2, [pc, #256]	@ (8002844 <HAL_GPIO_Init+0x2c0>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d013      	beq.n	8002770 <HAL_GPIO_Init+0x1ec>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a3f      	ldr	r2, [pc, #252]	@ (8002848 <HAL_GPIO_Init+0x2c4>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00d      	beq.n	800276c <HAL_GPIO_Init+0x1e8>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a3e      	ldr	r2, [pc, #248]	@ (800284c <HAL_GPIO_Init+0x2c8>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d007      	beq.n	8002768 <HAL_GPIO_Init+0x1e4>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a3d      	ldr	r2, [pc, #244]	@ (8002850 <HAL_GPIO_Init+0x2cc>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d101      	bne.n	8002764 <HAL_GPIO_Init+0x1e0>
 8002760:	2303      	movs	r3, #3
 8002762:	e006      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 8002764:	2304      	movs	r3, #4
 8002766:	e004      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 8002768:	2302      	movs	r3, #2
 800276a:	e002      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 800276c:	2301      	movs	r3, #1
 800276e:	e000      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 8002770:	2300      	movs	r3, #0
 8002772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002774:	f002 0203 	and.w	r2, r2, #3
 8002778:	0092      	lsls	r2, r2, #2
 800277a:	4093      	lsls	r3, r2
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002782:	492f      	ldr	r1, [pc, #188]	@ (8002840 <HAL_GPIO_Init+0x2bc>)
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	089b      	lsrs	r3, r3, #2
 8002788:	3302      	adds	r3, #2
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d006      	beq.n	80027aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800279c:	4b2d      	ldr	r3, [pc, #180]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	492c      	ldr	r1, [pc, #176]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	608b      	str	r3, [r1, #8]
 80027a8:	e006      	b.n	80027b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4928      	ldr	r1, [pc, #160]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027b4:	4013      	ands	r3, r2
 80027b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d006      	beq.n	80027d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027c4:	4b23      	ldr	r3, [pc, #140]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	4922      	ldr	r1, [pc, #136]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	60cb      	str	r3, [r1, #12]
 80027d0:	e006      	b.n	80027e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027d2:	4b20      	ldr	r3, [pc, #128]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027d4:	68da      	ldr	r2, [r3, #12]
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	43db      	mvns	r3, r3
 80027da:	491e      	ldr	r1, [pc, #120]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027dc:	4013      	ands	r3, r2
 80027de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d006      	beq.n	80027fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027ec:	4b19      	ldr	r3, [pc, #100]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	4918      	ldr	r1, [pc, #96]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	604b      	str	r3, [r1, #4]
 80027f8:	e006      	b.n	8002808 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027fa:	4b16      	ldr	r3, [pc, #88]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	43db      	mvns	r3, r3
 8002802:	4914      	ldr	r1, [pc, #80]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 8002804:	4013      	ands	r3, r2
 8002806:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d021      	beq.n	8002858 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002814:	4b0f      	ldr	r3, [pc, #60]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	490e      	ldr	r1, [pc, #56]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	4313      	orrs	r3, r2
 800281e:	600b      	str	r3, [r1, #0]
 8002820:	e021      	b.n	8002866 <HAL_GPIO_Init+0x2e2>
 8002822:	bf00      	nop
 8002824:	10320000 	.word	0x10320000
 8002828:	10310000 	.word	0x10310000
 800282c:	10220000 	.word	0x10220000
 8002830:	10210000 	.word	0x10210000
 8002834:	10120000 	.word	0x10120000
 8002838:	10110000 	.word	0x10110000
 800283c:	40021000 	.word	0x40021000
 8002840:	40010000 	.word	0x40010000
 8002844:	40010800 	.word	0x40010800
 8002848:	40010c00 	.word	0x40010c00
 800284c:	40011000 	.word	0x40011000
 8002850:	40011400 	.word	0x40011400
 8002854:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002858:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <HAL_GPIO_Init+0x304>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	43db      	mvns	r3, r3
 8002860:	4909      	ldr	r1, [pc, #36]	@ (8002888 <HAL_GPIO_Init+0x304>)
 8002862:	4013      	ands	r3, r2
 8002864:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002868:	3301      	adds	r3, #1
 800286a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002872:	fa22 f303 	lsr.w	r3, r2, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	f47f ae8e 	bne.w	8002598 <HAL_GPIO_Init+0x14>
  }
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	372c      	adds	r7, #44	@ 0x2c
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	40010400 	.word	0x40010400

0800288c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	460b      	mov	r3, r1
 8002896:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	887b      	ldrh	r3, [r7, #2]
 800289e:	4013      	ands	r3, r2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d002      	beq.n	80028aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	e001      	b.n	80028ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028aa:	2300      	movs	r3, #0
 80028ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr

080028ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b083      	sub	sp, #12
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
 80028c2:	460b      	mov	r3, r1
 80028c4:	807b      	strh	r3, [r7, #2]
 80028c6:	4613      	mov	r3, r2
 80028c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028ca:	787b      	ldrb	r3, [r7, #1]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d003      	beq.n	80028d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028d0:	887a      	ldrh	r2, [r7, #2]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028d6:	e003      	b.n	80028e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028d8:	887b      	ldrh	r3, [r7, #2]
 80028da:	041a      	lsls	r2, r3, #16
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	611a      	str	r2, [r3, #16]
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bc80      	pop	{r7}
 80028e8:	4770      	bx	lr

080028ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b085      	sub	sp, #20
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	460b      	mov	r3, r1
 80028f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028fc:	887a      	ldrh	r2, [r7, #2]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4013      	ands	r3, r2
 8002902:	041a      	lsls	r2, r3, #16
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	43d9      	mvns	r1, r3
 8002908:	887b      	ldrh	r3, [r7, #2]
 800290a:	400b      	ands	r3, r1
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	611a      	str	r2, [r3, #16]
}
 8002912:	bf00      	nop
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr

0800291c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e12b      	b.n	8002b86 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	d106      	bne.n	8002948 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7fe fc22 	bl	800118c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2224      	movs	r2, #36	@ 0x24
 800294c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0201 	bic.w	r2, r2, #1
 800295e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800296e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800297e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002980:	f002 fd40 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8002984:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	4a81      	ldr	r2, [pc, #516]	@ (8002b90 <HAL_I2C_Init+0x274>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d807      	bhi.n	80029a0 <HAL_I2C_Init+0x84>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4a80      	ldr	r2, [pc, #512]	@ (8002b94 <HAL_I2C_Init+0x278>)
 8002994:	4293      	cmp	r3, r2
 8002996:	bf94      	ite	ls
 8002998:	2301      	movls	r3, #1
 800299a:	2300      	movhi	r3, #0
 800299c:	b2db      	uxtb	r3, r3
 800299e:	e006      	b.n	80029ae <HAL_I2C_Init+0x92>
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4a7d      	ldr	r2, [pc, #500]	@ (8002b98 <HAL_I2C_Init+0x27c>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	bf94      	ite	ls
 80029a8:	2301      	movls	r3, #1
 80029aa:	2300      	movhi	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e0e7      	b.n	8002b86 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4a78      	ldr	r2, [pc, #480]	@ (8002b9c <HAL_I2C_Init+0x280>)
 80029ba:	fba2 2303 	umull	r2, r3, r2, r3
 80029be:	0c9b      	lsrs	r3, r3, #18
 80029c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002b90 <HAL_I2C_Init+0x274>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d802      	bhi.n	80029f0 <HAL_I2C_Init+0xd4>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	3301      	adds	r3, #1
 80029ee:	e009      	b.n	8002a04 <HAL_I2C_Init+0xe8>
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80029f6:	fb02 f303 	mul.w	r3, r2, r3
 80029fa:	4a69      	ldr	r2, [pc, #420]	@ (8002ba0 <HAL_I2C_Init+0x284>)
 80029fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002a00:	099b      	lsrs	r3, r3, #6
 8002a02:	3301      	adds	r3, #1
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	430b      	orrs	r3, r1
 8002a0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a16:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	495c      	ldr	r1, [pc, #368]	@ (8002b90 <HAL_I2C_Init+0x274>)
 8002a20:	428b      	cmp	r3, r1
 8002a22:	d819      	bhi.n	8002a58 <HAL_I2C_Init+0x13c>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	1e59      	subs	r1, r3, #1
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a32:	1c59      	adds	r1, r3, #1
 8002a34:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a38:	400b      	ands	r3, r1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00a      	beq.n	8002a54 <HAL_I2C_Init+0x138>
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	1e59      	subs	r1, r3, #1
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a52:	e051      	b.n	8002af8 <HAL_I2C_Init+0x1dc>
 8002a54:	2304      	movs	r3, #4
 8002a56:	e04f      	b.n	8002af8 <HAL_I2C_Init+0x1dc>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d111      	bne.n	8002a84 <HAL_I2C_Init+0x168>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	1e58      	subs	r0, r3, #1
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6859      	ldr	r1, [r3, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	440b      	add	r3, r1
 8002a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a72:	3301      	adds	r3, #1
 8002a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	e012      	b.n	8002aaa <HAL_I2C_Init+0x18e>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	1e58      	subs	r0, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6859      	ldr	r1, [r3, #4]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	440b      	add	r3, r1
 8002a92:	0099      	lsls	r1, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	bf0c      	ite	eq
 8002aa4:	2301      	moveq	r3, #1
 8002aa6:	2300      	movne	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_I2C_Init+0x196>
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e022      	b.n	8002af8 <HAL_I2C_Init+0x1dc>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d10e      	bne.n	8002ad8 <HAL_I2C_Init+0x1bc>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1e58      	subs	r0, r3, #1
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6859      	ldr	r1, [r3, #4]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	440b      	add	r3, r1
 8002ac8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002acc:	3301      	adds	r3, #1
 8002ace:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ad6:	e00f      	b.n	8002af8 <HAL_I2C_Init+0x1dc>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	1e58      	subs	r0, r3, #1
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6859      	ldr	r1, [r3, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	0099      	lsls	r1, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aee:	3301      	adds	r3, #1
 8002af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	6809      	ldr	r1, [r1, #0]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69da      	ldr	r2, [r3, #28]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	6911      	ldr	r1, [r2, #16]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	68d2      	ldr	r2, [r2, #12]
 8002b32:	4311      	orrs	r1, r2
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6812      	ldr	r2, [r2, #0]
 8002b38:	430b      	orrs	r3, r1
 8002b3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695a      	ldr	r2, [r3, #20]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f042 0201 	orr.w	r2, r2, #1
 8002b66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	000186a0 	.word	0x000186a0
 8002b94:	001e847f 	.word	0x001e847f
 8002b98:	003d08ff 	.word	0x003d08ff
 8002b9c:	431bde83 	.word	0x431bde83
 8002ba0:	10624dd3 	.word	0x10624dd3

08002ba4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bb6:	2b80      	cmp	r3, #128	@ 0x80
 8002bb8:	d103      	bne.n	8002bc2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	611a      	str	r2, [r3, #16]
  }
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr

08002bcc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af02      	add	r7, sp, #8
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	607a      	str	r2, [r7, #4]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	460b      	mov	r3, r1
 8002bda:	817b      	strh	r3, [r7, #10]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002be0:	f7ff f9ae 	bl	8001f40 <HAL_GetTick>
 8002be4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b20      	cmp	r3, #32
 8002bf0:	f040 80e0 	bne.w	8002db4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	2319      	movs	r3, #25
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	4970      	ldr	r1, [pc, #448]	@ (8002dc0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f001 fe12 	bl	8004828 <I2C_WaitOnFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	e0d3      	b.n	8002db6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_I2C_Master_Transmit+0x50>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e0cc      	b.n	8002db6 <HAL_I2C_Master_Transmit+0x1ea>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d007      	beq.n	8002c42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0201 	orr.w	r2, r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2221      	movs	r2, #33	@ 0x21
 8002c56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2210      	movs	r2, #16
 8002c5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	893a      	ldrh	r2, [r7, #8]
 8002c72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4a50      	ldr	r2, [pc, #320]	@ (8002dc4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c84:	8979      	ldrh	r1, [r7, #10]
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	6a3a      	ldr	r2, [r7, #32]
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f001 fca2 	bl	80045d4 <I2C_MasterRequestWrite>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e08d      	b.n	8002db6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	613b      	str	r3, [r7, #16]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	613b      	str	r3, [r7, #16]
 8002cae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002cb0:	e066      	b.n	8002d80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	6a39      	ldr	r1, [r7, #32]
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f001 fed0 	bl	8004a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00d      	beq.n	8002cde <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	2b04      	cmp	r3, #4
 8002cc8:	d107      	bne.n	8002cda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e06b      	b.n	8002db6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce2:	781a      	ldrb	r2, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	695b      	ldr	r3, [r3, #20]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d11b      	bne.n	8002d54 <HAL_I2C_Master_Transmit+0x188>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d017      	beq.n	8002d54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d28:	781a      	ldrb	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d34:	1c5a      	adds	r2, r3, #1
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	6a39      	ldr	r1, [r7, #32]
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f001 fec7 	bl	8004aec <I2C_WaitOnBTFFlagUntilTimeout>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00d      	beq.n	8002d80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d68:	2b04      	cmp	r3, #4
 8002d6a:	d107      	bne.n	8002d7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e01a      	b.n	8002db6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d194      	bne.n	8002cb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	e000      	b.n	8002db6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002db4:	2302      	movs	r3, #2
  }
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	00100002 	.word	0x00100002
 8002dc4:	ffff0000 	.word	0xffff0000

08002dc8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b088      	sub	sp, #32
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002de8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002df0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
 8002df4:	2b10      	cmp	r3, #16
 8002df6:	d003      	beq.n	8002e00 <HAL_I2C_EV_IRQHandler+0x38>
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
 8002dfa:	2b40      	cmp	r3, #64	@ 0x40
 8002dfc:	f040 80c1 	bne.w	8002f82 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10d      	bne.n	8002e36 <HAL_I2C_EV_IRQHandler+0x6e>
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002e20:	d003      	beq.n	8002e2a <HAL_I2C_EV_IRQHandler+0x62>
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002e28:	d101      	bne.n	8002e2e <HAL_I2C_EV_IRQHandler+0x66>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <HAL_I2C_EV_IRQHandler+0x68>
 8002e2e:	2300      	movs	r3, #0
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	f000 8132 	beq.w	800309a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00c      	beq.n	8002e5a <HAL_I2C_EV_IRQHandler+0x92>
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	0a5b      	lsrs	r3, r3, #9
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d006      	beq.n	8002e5a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f001 fef5 	bl	8004c3c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 fd99 	bl	800398a <I2C_Master_SB>
 8002e58:	e092      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	08db      	lsrs	r3, r3, #3
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d009      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0xb2>
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	0a5b      	lsrs	r3, r3, #9
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 fe0e 	bl	8003a94 <I2C_Master_ADD10>
 8002e78:	e082      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	085b      	lsrs	r3, r3, #1
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d009      	beq.n	8002e9a <HAL_I2C_EV_IRQHandler+0xd2>
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	0a5b      	lsrs	r3, r3, #9
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 fe27 	bl	8003ae6 <I2C_Master_ADDR>
 8002e98:	e072      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	089b      	lsrs	r3, r3, #2
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d03b      	beq.n	8002f1e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002eb4:	f000 80f3 	beq.w	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	09db      	lsrs	r3, r3, #7
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00f      	beq.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	0a9b      	lsrs	r3, r3, #10
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d009      	beq.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	089b      	lsrs	r3, r3, #2
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d103      	bne.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 f9f1 	bl	80032c4 <I2C_MasterTransmit_TXE>
 8002ee2:	e04d      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	089b      	lsrs	r3, r3, #2
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 80d6 	beq.w	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	0a5b      	lsrs	r3, r3, #9
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 80cf 	beq.w	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f00:	7bbb      	ldrb	r3, [r7, #14]
 8002f02:	2b21      	cmp	r3, #33	@ 0x21
 8002f04:	d103      	bne.n	8002f0e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 fa78 	bl	80033fc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f0c:	e0c7      	b.n	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002f0e:	7bfb      	ldrb	r3, [r7, #15]
 8002f10:	2b40      	cmp	r3, #64	@ 0x40
 8002f12:	f040 80c4 	bne.w	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f000 fae6 	bl	80034e8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f1c:	e0bf      	b.n	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f2c:	f000 80b7 	beq.w	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	099b      	lsrs	r3, r3, #6
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00f      	beq.n	8002f5c <HAL_I2C_EV_IRQHandler+0x194>
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	0a9b      	lsrs	r3, r3, #10
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d009      	beq.n	8002f5c <HAL_I2C_EV_IRQHandler+0x194>
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	089b      	lsrs	r3, r3, #2
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d103      	bne.n	8002f5c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fb5f 	bl	8003618 <I2C_MasterReceive_RXNE>
 8002f5a:	e011      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	089b      	lsrs	r3, r3, #2
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 809a 	beq.w	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	0a5b      	lsrs	r3, r3, #9
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 8093 	beq.w	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fc15 	bl	80037a8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f7e:	e08e      	b.n	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f80:	e08d      	b.n	800309e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d004      	beq.n	8002f94 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	61fb      	str	r3, [r7, #28]
 8002f92:	e007      	b.n	8002fa4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	085b      	lsrs	r3, r3, #1
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d012      	beq.n	8002fd6 <HAL_I2C_EV_IRQHandler+0x20e>
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	0a5b      	lsrs	r3, r3, #9
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00c      	beq.n	8002fd6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002fcc:	69b9      	ldr	r1, [r7, #24]
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 ffe0 	bl	8003f94 <I2C_Slave_ADDR>
 8002fd4:	e066      	b.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d009      	beq.n	8002ff6 <HAL_I2C_EV_IRQHandler+0x22e>
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	0a5b      	lsrs	r3, r3, #9
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f001 f81a 	bl	8004028 <I2C_Slave_STOPF>
 8002ff4:	e056      	b.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002ff6:	7bbb      	ldrb	r3, [r7, #14]
 8002ff8:	2b21      	cmp	r3, #33	@ 0x21
 8002ffa:	d002      	beq.n	8003002 <HAL_I2C_EV_IRQHandler+0x23a>
 8002ffc:	7bbb      	ldrb	r3, [r7, #14]
 8002ffe:	2b29      	cmp	r3, #41	@ 0x29
 8003000:	d125      	bne.n	800304e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	09db      	lsrs	r3, r3, #7
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00f      	beq.n	800302e <HAL_I2C_EV_IRQHandler+0x266>
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	0a9b      	lsrs	r3, r3, #10
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d009      	beq.n	800302e <HAL_I2C_EV_IRQHandler+0x266>
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	089b      	lsrs	r3, r3, #2
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d103      	bne.n	800302e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 fef8 	bl	8003e1c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800302c:	e039      	b.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	089b      	lsrs	r3, r3, #2
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b00      	cmp	r3, #0
 8003038:	d033      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2da>
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	0a5b      	lsrs	r3, r3, #9
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b00      	cmp	r3, #0
 8003044:	d02d      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 ff25 	bl	8003e96 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800304c:	e029      	b.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	099b      	lsrs	r3, r3, #6
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00f      	beq.n	800307a <HAL_I2C_EV_IRQHandler+0x2b2>
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	0a9b      	lsrs	r3, r3, #10
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d009      	beq.n	800307a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	089b      	lsrs	r3, r3, #2
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d103      	bne.n	800307a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 ff2f 	bl	8003ed6 <I2C_SlaveReceive_RXNE>
 8003078:	e014      	b.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	089b      	lsrs	r3, r3, #2
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00e      	beq.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	0a5b      	lsrs	r3, r3, #9
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 ff5d 	bl	8003f52 <I2C_SlaveReceive_BTF>
 8003098:	e004      	b.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800309a:	bf00      	nop
 800309c:	e002      	b.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800309e:	bf00      	nop
 80030a0:	e000      	b.n	80030a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030a2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80030a4:	3720      	adds	r7, #32
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b08a      	sub	sp, #40	@ 0x28
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80030c2:	2300      	movs	r3, #0
 80030c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030cc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	0a1b      	lsrs	r3, r3, #8
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d016      	beq.n	8003108 <HAL_I2C_ER_IRQHandler+0x5e>
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	0a1b      	lsrs	r3, r3, #8
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d010      	beq.n	8003108 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80030f6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003106:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	0a5b      	lsrs	r3, r3, #9
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00e      	beq.n	8003132 <HAL_I2C_ER_IRQHandler+0x88>
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	0a1b      	lsrs	r3, r3, #8
 8003118:	f003 0301 	and.w	r3, r3, #1
 800311c:	2b00      	cmp	r3, #0
 800311e:	d008      	beq.n	8003132 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	f043 0302 	orr.w	r3, r3, #2
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003130:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	0a9b      	lsrs	r3, r3, #10
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d03f      	beq.n	80031be <HAL_I2C_ER_IRQHandler+0x114>
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	0a1b      	lsrs	r3, r3, #8
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d039      	beq.n	80031be <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800314a:	7efb      	ldrb	r3, [r7, #27]
 800314c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003152:	b29b      	uxth	r3, r3
 8003154:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003162:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003164:	7ebb      	ldrb	r3, [r7, #26]
 8003166:	2b20      	cmp	r3, #32
 8003168:	d112      	bne.n	8003190 <HAL_I2C_ER_IRQHandler+0xe6>
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10f      	bne.n	8003190 <HAL_I2C_ER_IRQHandler+0xe6>
 8003170:	7cfb      	ldrb	r3, [r7, #19]
 8003172:	2b21      	cmp	r3, #33	@ 0x21
 8003174:	d008      	beq.n	8003188 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003176:	7cfb      	ldrb	r3, [r7, #19]
 8003178:	2b29      	cmp	r3, #41	@ 0x29
 800317a:	d005      	beq.n	8003188 <HAL_I2C_ER_IRQHandler+0xde>
 800317c:	7cfb      	ldrb	r3, [r7, #19]
 800317e:	2b28      	cmp	r3, #40	@ 0x28
 8003180:	d106      	bne.n	8003190 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2b21      	cmp	r3, #33	@ 0x21
 8003186:	d103      	bne.n	8003190 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f001 f87d 	bl	8004288 <I2C_Slave_AF>
 800318e:	e016      	b.n	80031be <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003198:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800319a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319c:	f043 0304 	orr.w	r3, r3, #4
 80031a0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031a2:	7efb      	ldrb	r3, [r7, #27]
 80031a4:	2b10      	cmp	r3, #16
 80031a6:	d002      	beq.n	80031ae <HAL_I2C_ER_IRQHandler+0x104>
 80031a8:	7efb      	ldrb	r3, [r7, #27]
 80031aa:	2b40      	cmp	r3, #64	@ 0x40
 80031ac:	d107      	bne.n	80031be <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031bc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	0adb      	lsrs	r3, r3, #11
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00e      	beq.n	80031e8 <HAL_I2C_ER_IRQHandler+0x13e>
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	0a1b      	lsrs	r3, r3, #8
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d008      	beq.n	80031e8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80031d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d8:	f043 0308 	orr.w	r3, r3, #8
 80031dc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80031e6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d008      	beq.n	8003200 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f4:	431a      	orrs	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f001 f8b8 	bl	8004370 <I2C_ITError>
  }
}
 8003200:	bf00      	nop
 8003202:	3728      	adds	r7, #40	@ 0x28
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	bc80      	pop	{r7}
 8003218:	4770      	bx	lr

0800321a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800321a:	b480      	push	{r7}
 800321c:	b083      	sub	sp, #12
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr

0800322c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	bc80      	pop	{r7}
 800323c:	4770      	bx	lr

0800323e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	460b      	mov	r3, r1
 800325a:	70fb      	strb	r3, [r7, #3]
 800325c:	4613      	mov	r3, r2
 800325e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr

0800326a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr

0800327c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr

0800328e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr

080032a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr

080032b2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032b2:	b480      	push	{r7}
 80032b4:	b083      	sub	sp, #12
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr

080032c4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032da:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d150      	bne.n	800338c <I2C_MasterTransmit_TXE+0xc8>
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
 80032ec:	2b21      	cmp	r3, #33	@ 0x21
 80032ee:	d14d      	bne.n	800338c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	2b08      	cmp	r3, #8
 80032f4:	d01d      	beq.n	8003332 <I2C_MasterTransmit_TXE+0x6e>
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b20      	cmp	r3, #32
 80032fa:	d01a      	beq.n	8003332 <I2C_MasterTransmit_TXE+0x6e>
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003302:	d016      	beq.n	8003332 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003312:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2211      	movs	r2, #17
 8003318:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2220      	movs	r2, #32
 8003326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7ff ff6c 	bl	8003208 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003330:	e060      	b.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003340:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003350:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b40      	cmp	r3, #64	@ 0x40
 800336a:	d107      	bne.n	800337c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7ff ff81 	bl	800327c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800337a:	e03b      	b.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff ff3f 	bl	8003208 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800338a:	e033      	b.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800338c:	7bfb      	ldrb	r3, [r7, #15]
 800338e:	2b21      	cmp	r3, #33	@ 0x21
 8003390:	d005      	beq.n	800339e <I2C_MasterTransmit_TXE+0xda>
 8003392:	7bbb      	ldrb	r3, [r7, #14]
 8003394:	2b40      	cmp	r3, #64	@ 0x40
 8003396:	d12d      	bne.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b22      	cmp	r3, #34	@ 0x22
 800339c:	d12a      	bne.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d108      	bne.n	80033ba <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033b6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80033b8:	e01c      	b.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b40      	cmp	r3, #64	@ 0x40
 80033c4:	d103      	bne.n	80033ce <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f88e 	bl	80034e8 <I2C_MemoryTransmit_TXE_BTF>
}
 80033cc:	e012      	b.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	781a      	ldrb	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80033f2:	e7ff      	b.n	80033f4 <I2C_MasterTransmit_TXE+0x130>
 80033f4:	bf00      	nop
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003408:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b21      	cmp	r3, #33	@ 0x21
 8003414:	d164      	bne.n	80034e0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800341a:	b29b      	uxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	d012      	beq.n	8003446 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	781a      	ldrb	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003444:	e04c      	b.n	80034e0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2b08      	cmp	r3, #8
 800344a:	d01d      	beq.n	8003488 <I2C_MasterTransmit_BTF+0x8c>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2b20      	cmp	r3, #32
 8003450:	d01a      	beq.n	8003488 <I2C_MasterTransmit_BTF+0x8c>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003458:	d016      	beq.n	8003488 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003468:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2211      	movs	r2, #17
 800346e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2220      	movs	r2, #32
 800347c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7ff fec1 	bl	8003208 <HAL_I2C_MasterTxCpltCallback>
}
 8003486:	e02b      	b.n	80034e0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003496:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034a6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2220      	movs	r2, #32
 80034b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b40      	cmp	r3, #64	@ 0x40
 80034c0:	d107      	bne.n	80034d2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7ff fed6 	bl	800327c <HAL_I2C_MemTxCpltCallback>
}
 80034d0:	e006      	b.n	80034e0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7ff fe94 	bl	8003208 <HAL_I2C_MasterTxCpltCallback>
}
 80034e0:	bf00      	nop
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d11d      	bne.n	800353c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003504:	2b01      	cmp	r3, #1
 8003506:	d10b      	bne.n	8003520 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800350c:	b2da      	uxtb	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003518:	1c9a      	adds	r2, r3, #2
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800351e:	e077      	b.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003524:	b29b      	uxth	r3, r3
 8003526:	121b      	asrs	r3, r3, #8
 8003528:	b2da      	uxtb	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003534:	1c5a      	adds	r2, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800353a:	e069      	b.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003540:	2b01      	cmp	r3, #1
 8003542:	d10b      	bne.n	800355c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003548:	b2da      	uxtb	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003554:	1c5a      	adds	r2, r3, #1
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800355a:	e059      	b.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003560:	2b02      	cmp	r3, #2
 8003562:	d152      	bne.n	800360a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	2b22      	cmp	r3, #34	@ 0x22
 8003568:	d10d      	bne.n	8003586 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003578:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800357e:	1c5a      	adds	r2, r3, #1
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003584:	e044      	b.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800358a:	b29b      	uxth	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d015      	beq.n	80035bc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	2b21      	cmp	r3, #33	@ 0x21
 8003594:	d112      	bne.n	80035bc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359a:	781a      	ldrb	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	3b01      	subs	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80035ba:	e029      	b.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d124      	bne.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
 80035c8:	2b21      	cmp	r3, #33	@ 0x21
 80035ca:	d121      	bne.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80035da:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2220      	movs	r2, #32
 80035f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff fe3a 	bl	800327c <HAL_I2C_MemTxCpltCallback>
}
 8003608:	e002      	b.n	8003610 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7ff faca 	bl	8002ba4 <I2C_Flush_DR>
}
 8003610:	bf00      	nop
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b22      	cmp	r3, #34	@ 0x22
 800362a:	f040 80b9 	bne.w	80037a0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003632:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003638:	b29b      	uxth	r3, r3
 800363a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	2b03      	cmp	r3, #3
 8003640:	d921      	bls.n	8003686 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	691a      	ldr	r2, [r3, #16]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	b2d2      	uxtb	r2, r2
 800364e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800365e:	b29b      	uxth	r3, r3
 8003660:	3b01      	subs	r3, #1
 8003662:	b29a      	uxth	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800366c:	b29b      	uxth	r3, r3
 800366e:	2b03      	cmp	r3, #3
 8003670:	f040 8096 	bne.w	80037a0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003682:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003684:	e08c      	b.n	80037a0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368a:	2b02      	cmp	r3, #2
 800368c:	d07f      	beq.n	800378e <I2C_MasterReceive_RXNE+0x176>
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d002      	beq.n	800369a <I2C_MasterReceive_RXNE+0x82>
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d179      	bne.n	800378e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f001 fa6e 	bl	8004b7c <I2C_WaitOnSTOPRequestThroughIT>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d14c      	bne.n	8003740 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036b4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80036c4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	691a      	ldr	r2, [r3, #16]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d8:	1c5a      	adds	r2, r3, #1
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	2b40      	cmp	r3, #64	@ 0x40
 80036fe:	d10a      	bne.n	8003716 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff fdbd 	bl	800328e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003714:	e044      	b.n	80037a0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2b08      	cmp	r3, #8
 8003722:	d002      	beq.n	800372a <I2C_MasterReceive_RXNE+0x112>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2b20      	cmp	r3, #32
 8003728:	d103      	bne.n	8003732 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003730:	e002      	b.n	8003738 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2212      	movs	r2, #18
 8003736:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7ff fd6e 	bl	800321a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800373e:	e02f      	b.n	80037a0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800374e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691a      	ldr	r2, [r3, #16]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	1c5a      	adds	r2, r3, #1
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376c:	b29b      	uxth	r3, r3
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2220      	movs	r2, #32
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7ff fd8a 	bl	80032a0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800378c:	e008      	b.n	80037a0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800379c:	605a      	str	r2, [r3, #4]
}
 800379e:	e7ff      	b.n	80037a0 <I2C_MasterReceive_RXNE+0x188>
 80037a0:	bf00      	nop
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	2b04      	cmp	r3, #4
 80037be:	d11b      	bne.n	80037f8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685a      	ldr	r2, [r3, #4]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037ce:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691a      	ldr	r2, [r3, #16]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037da:	b2d2      	uxtb	r2, r2
 80037dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80037f6:	e0c4      	b.n	8003982 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d129      	bne.n	8003856 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003810:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2b04      	cmp	r3, #4
 8003816:	d00a      	beq.n	800382e <I2C_MasterReceive_BTF+0x86>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2b02      	cmp	r3, #2
 800381c:	d007      	beq.n	800382e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800382c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800384a:	b29b      	uxth	r3, r3
 800384c:	3b01      	subs	r3, #1
 800384e:	b29a      	uxth	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003854:	e095      	b.n	8003982 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d17d      	bne.n	800395c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d002      	beq.n	800386c <I2C_MasterReceive_BTF+0xc4>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2b10      	cmp	r3, #16
 800386a:	d108      	bne.n	800387e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	e016      	b.n	80038ac <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2b04      	cmp	r3, #4
 8003882:	d002      	beq.n	800388a <I2C_MasterReceive_BTF+0xe2>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2b02      	cmp	r3, #2
 8003888:	d108      	bne.n	800389c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	e007      	b.n	80038ac <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038aa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	691a      	ldr	r2, [r3, #16]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038be:	1c5a      	adds	r2, r3, #1
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	3b01      	subs	r3, #1
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	691a      	ldr	r2, [r3, #16]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	b2d2      	uxtb	r2, r2
 80038de:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	685a      	ldr	r2, [r3, #4]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003906:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2220      	movs	r2, #32
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b40      	cmp	r3, #64	@ 0x40
 800391a:	d10a      	bne.n	8003932 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7ff fcaf 	bl	800328e <HAL_I2C_MemRxCpltCallback>
}
 8003930:	e027      	b.n	8003982 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2b08      	cmp	r3, #8
 800393e:	d002      	beq.n	8003946 <I2C_MasterReceive_BTF+0x19e>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b20      	cmp	r3, #32
 8003944:	d103      	bne.n	800394e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	631a      	str	r2, [r3, #48]	@ 0x30
 800394c:	e002      	b.n	8003954 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2212      	movs	r2, #18
 8003952:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7ff fc60 	bl	800321a <HAL_I2C_MasterRxCpltCallback>
}
 800395a:	e012      	b.n	8003982 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	691a      	ldr	r2, [r3, #16]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	1c5a      	adds	r2, r3, #1
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003978:	b29b      	uxth	r3, r3
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003982:	bf00      	nop
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800398a:	b480      	push	{r7}
 800398c:	b083      	sub	sp, #12
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b40      	cmp	r3, #64	@ 0x40
 800399c:	d117      	bne.n	80039ce <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d109      	bne.n	80039ba <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039b6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80039b8:	e067      	b.n	8003a8a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	611a      	str	r2, [r3, #16]
}
 80039cc:	e05d      	b.n	8003a8a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039d6:	d133      	bne.n	8003a40 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b21      	cmp	r3, #33	@ 0x21
 80039e2:	d109      	bne.n	80039f8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	461a      	mov	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039f4:	611a      	str	r2, [r3, #16]
 80039f6:	e008      	b.n	8003a0a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	f043 0301 	orr.w	r3, r3, #1
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d004      	beq.n	8003a1c <I2C_Master_SB+0x92>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d108      	bne.n	8003a2e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d032      	beq.n	8003a8a <I2C_Master_SB+0x100>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d02d      	beq.n	8003a8a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a3c:	605a      	str	r2, [r3, #4]
}
 8003a3e:	e024      	b.n	8003a8a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10e      	bne.n	8003a66 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	11db      	asrs	r3, r3, #7
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	f003 0306 	and.w	r3, r3, #6
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	f063 030f 	orn	r3, r3, #15
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	611a      	str	r2, [r3, #16]
}
 8003a64:	e011      	b.n	8003a8a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d10d      	bne.n	8003a8a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	11db      	asrs	r3, r3, #7
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	f003 0306 	and.w	r3, r3, #6
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	f063 030e 	orn	r3, r3, #14
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	611a      	str	r2, [r3, #16]
}
 8003a8a:	bf00      	nop
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr

08003a94 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d004      	beq.n	8003aba <I2C_Master_ADD10+0x26>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d108      	bne.n	8003acc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00c      	beq.n	8003adc <I2C_Master_ADD10+0x48>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d007      	beq.n	8003adc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685a      	ldr	r2, [r3, #4]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ada:	605a      	str	r2, [r3, #4]
  }
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr

08003ae6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b091      	sub	sp, #68	@ 0x44
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003af4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afc:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b02:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b22      	cmp	r3, #34	@ 0x22
 8003b0e:	f040 8174 	bne.w	8003dfa <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10f      	bne.n	8003b3a <I2C_Master_ADDR+0x54>
 8003b1a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b1e:	2b40      	cmp	r3, #64	@ 0x40
 8003b20:	d10b      	bne.n	8003b3a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b22:	2300      	movs	r3, #0
 8003b24:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	695b      	ldr	r3, [r3, #20]
 8003b2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b38:	e16b      	b.n	8003e12 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d11d      	bne.n	8003b7e <I2C_Master_ADDR+0x98>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003b4a:	d118      	bne.n	8003b7e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b70:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	651a      	str	r2, [r3, #80]	@ 0x50
 8003b7c:	e149      	b.n	8003e12 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d113      	bne.n	8003bb0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b88:	2300      	movs	r3, #0
 8003b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bac:	601a      	str	r2, [r3, #0]
 8003bae:	e120      	b.n	8003df2 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	f040 808a 	bne.w	8003cd0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bbe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bc2:	d137      	bne.n	8003c34 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bd2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003be2:	d113      	bne.n	8003c0c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bf2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0a:	e0f2      	b.n	8003df2 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	623b      	str	r3, [r7, #32]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	623b      	str	r3, [r7, #32]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	623b      	str	r3, [r7, #32]
 8003c20:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	e0de      	b.n	8003df2 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	d02e      	beq.n	8003c98 <I2C_Master_ADDR+0x1b2>
 8003c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d02b      	beq.n	8003c98 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c42:	2b12      	cmp	r3, #18
 8003c44:	d102      	bne.n	8003c4c <I2C_Master_ADDR+0x166>
 8003c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d125      	bne.n	8003c98 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d00e      	beq.n	8003c70 <I2C_Master_ADDR+0x18a>
 8003c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d00b      	beq.n	8003c70 <I2C_Master_ADDR+0x18a>
 8003c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5a:	2b10      	cmp	r3, #16
 8003c5c:	d008      	beq.n	8003c70 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	e007      	b.n	8003c80 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c7e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c80:	2300      	movs	r3, #0
 8003c82:	61fb      	str	r3, [r7, #28]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	61fb      	str	r3, [r7, #28]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	61fb      	str	r3, [r7, #28]
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	e0ac      	b.n	8003df2 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ca6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	61bb      	str	r3, [r7, #24]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	61bb      	str	r3, [r7, #24]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	61bb      	str	r3, [r7, #24]
 8003cbc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e090      	b.n	8003df2 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d158      	bne.n	8003d8c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d021      	beq.n	8003d24 <I2C_Master_ADDR+0x23e>
 8003ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d01e      	beq.n	8003d24 <I2C_Master_ADDR+0x23e>
 8003ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce8:	2b10      	cmp	r3, #16
 8003cea:	d01b      	beq.n	8003d24 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cfa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	e012      	b.n	8003d4a <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d32:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d34:	2300      	movs	r3, #0
 8003d36:	613b      	str	r3, [r7, #16]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	613b      	str	r3, [r7, #16]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	613b      	str	r3, [r7, #16]
 8003d48:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d58:	d14b      	bne.n	8003df2 <I2C_Master_ADDR+0x30c>
 8003d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d5c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d60:	d00b      	beq.n	8003d7a <I2C_Master_ADDR+0x294>
 8003d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d008      	beq.n	8003d7a <I2C_Master_ADDR+0x294>
 8003d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d6a:	2b08      	cmp	r3, #8
 8003d6c:	d005      	beq.n	8003d7a <I2C_Master_ADDR+0x294>
 8003d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d70:	2b10      	cmp	r3, #16
 8003d72:	d002      	beq.n	8003d7a <I2C_Master_ADDR+0x294>
 8003d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d76:	2b20      	cmp	r3, #32
 8003d78:	d13b      	bne.n	8003df2 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685a      	ldr	r2, [r3, #4]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	e032      	b.n	8003df2 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d9a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003da6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003daa:	d117      	bne.n	8003ddc <I2C_Master_ADDR+0x2f6>
 8003dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003db2:	d00b      	beq.n	8003dcc <I2C_Master_ADDR+0x2e6>
 8003db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d008      	beq.n	8003dcc <I2C_Master_ADDR+0x2e6>
 8003dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dbc:	2b08      	cmp	r3, #8
 8003dbe:	d005      	beq.n	8003dcc <I2C_Master_ADDR+0x2e6>
 8003dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc2:	2b10      	cmp	r3, #16
 8003dc4:	d002      	beq.n	8003dcc <I2C_Master_ADDR+0x2e6>
 8003dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc8:	2b20      	cmp	r3, #32
 8003dca:	d107      	bne.n	8003ddc <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dda:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ddc:	2300      	movs	r3, #0
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003df8:	e00b      	b.n	8003e12 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	60bb      	str	r3, [r7, #8]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	60bb      	str	r3, [r7, #8]
 8003e0e:	68bb      	ldr	r3, [r7, #8]
}
 8003e10:	e7ff      	b.n	8003e12 <I2C_Master_ADDR+0x32c>
 8003e12:	bf00      	nop
 8003e14:	3744      	adds	r7, #68	@ 0x44
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr

08003e1c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e2a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d02b      	beq.n	8003e8e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	781a      	ldrb	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e46:	1c5a      	adds	r2, r3, #1
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	3b01      	subs	r3, #1
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d114      	bne.n	8003e8e <I2C_SlaveTransmit_TXE+0x72>
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	2b29      	cmp	r3, #41	@ 0x29
 8003e68:	d111      	bne.n	8003e8e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e78:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2221      	movs	r2, #33	@ 0x21
 8003e7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2228      	movs	r2, #40	@ 0x28
 8003e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7ff f9cf 	bl	800322c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003e8e:	bf00      	nop
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d011      	beq.n	8003ecc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	781a      	ldrb	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc80      	pop	{r7}
 8003ed4:	4770      	bx	lr

08003ed6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b084      	sub	sp, #16
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d02c      	beq.n	8003f4a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	691a      	ldr	r2, [r3, #16]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efa:	b2d2      	uxtb	r2, r2
 8003efc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f02:	1c5a      	adds	r2, r3, #1
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d114      	bne.n	8003f4a <I2C_SlaveReceive_RXNE+0x74>
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
 8003f22:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f24:	d111      	bne.n	8003f4a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f34:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2222      	movs	r2, #34	@ 0x22
 8003f3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2228      	movs	r2, #40	@ 0x28
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7ff f97a 	bl	800323e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f4a:	bf00      	nop
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d012      	beq.n	8003f8a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691a      	ldr	r2, [r3, #16]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6e:	b2d2      	uxtb	r2, r2
 8003f70:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	1c5a      	adds	r2, r3, #1
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003f8a:	bf00      	nop
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr

08003f94 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fae:	2b28      	cmp	r3, #40	@ 0x28
 8003fb0:	d127      	bne.n	8004002 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fc0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	09db      	lsrs	r3, r3, #7
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d103      	bne.n	8003fe6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	81bb      	strh	r3, [r7, #12]
 8003fe4:	e002      	b.n	8003fec <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003ff4:	89ba      	ldrh	r2, [r7, #12]
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff f928 	bl	8003250 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004000:	e00e      	b.n	8004020 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004002:	2300      	movs	r3, #0
 8004004:	60bb      	str	r3, [r7, #8]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	60bb      	str	r3, [r7, #8]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004020:	bf00      	nop
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004036:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004046:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004048:	2300      	movs	r3, #0
 800404a:	60bb      	str	r3, [r7, #8]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	60bb      	str	r3, [r7, #8]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0201 	orr.w	r2, r2, #1
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004074:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004084:	d172      	bne.n	800416c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	2b22      	cmp	r3, #34	@ 0x22
 800408a:	d002      	beq.n	8004092 <I2C_Slave_STOPF+0x6a>
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004090:	d135      	bne.n	80040fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	b29a      	uxth	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d005      	beq.n	80040b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	f043 0204 	orr.w	r2, r3, #4
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe fa4c 	bl	8002568 <HAL_DMA_GetState>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d049      	beq.n	800416a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040da:	4a69      	ldr	r2, [pc, #420]	@ (8004280 <I2C_Slave_STOPF+0x258>)
 80040dc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe f8c2 	bl	800226c <HAL_DMA_Abort_IT>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d03d      	beq.n	800416a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040f8:	4610      	mov	r0, r2
 80040fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040fc:	e035      	b.n	800416a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	b29a      	uxth	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d005      	beq.n	8004122 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	f043 0204 	orr.w	r2, r3, #4
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685a      	ldr	r2, [r3, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004130:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	4618      	mov	r0, r3
 8004138:	f7fe fa16 	bl	8002568 <HAL_DMA_GetState>
 800413c:	4603      	mov	r3, r0
 800413e:	2b01      	cmp	r3, #1
 8004140:	d014      	beq.n	800416c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004146:	4a4e      	ldr	r2, [pc, #312]	@ (8004280 <I2C_Slave_STOPF+0x258>)
 8004148:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800414e:	4618      	mov	r0, r3
 8004150:	f7fe f88c 	bl	800226c <HAL_DMA_Abort_IT>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d008      	beq.n	800416c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800415e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004164:	4610      	mov	r0, r2
 8004166:	4798      	blx	r3
 8004168:	e000      	b.n	800416c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800416a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004170:	b29b      	uxth	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d03e      	beq.n	80041f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b04      	cmp	r3, #4
 8004182:	d112      	bne.n	80041aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691a      	ldr	r2, [r3, #16]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	1c5a      	adds	r2, r3, #1
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	3b01      	subs	r3, #1
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b40      	cmp	r3, #64	@ 0x40
 80041b6:	d112      	bne.n	80041de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	691a      	ldr	r2, [r3, #16]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d005      	beq.n	80041f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	f043 0204 	orr.w	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f8b7 	bl	8004370 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004202:	e039      	b.n	8004278 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004204:	7bfb      	ldrb	r3, [r7, #15]
 8004206:	2b2a      	cmp	r3, #42	@ 0x2a
 8004208:	d109      	bne.n	800421e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2228      	movs	r2, #40	@ 0x28
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff f810 	bl	800323e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b28      	cmp	r3, #40	@ 0x28
 8004228:	d111      	bne.n	800424e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a15      	ldr	r2, [pc, #84]	@ (8004284 <I2C_Slave_STOPF+0x25c>)
 800422e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2220      	movs	r2, #32
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff f80f 	bl	800326a <HAL_I2C_ListenCpltCallback>
}
 800424c:	e014      	b.n	8004278 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004252:	2b22      	cmp	r3, #34	@ 0x22
 8004254:	d002      	beq.n	800425c <I2C_Slave_STOPF+0x234>
 8004256:	7bfb      	ldrb	r3, [r7, #15]
 8004258:	2b22      	cmp	r3, #34	@ 0x22
 800425a:	d10d      	bne.n	8004278 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2220      	movs	r2, #32
 8004266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fe ffe3 	bl	800323e <HAL_I2C_SlaveRxCpltCallback>
}
 8004278:	bf00      	nop
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	080046d9 	.word	0x080046d9
 8004284:	ffff0000 	.word	0xffff0000

08004288 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004296:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d002      	beq.n	80042aa <I2C_Slave_AF+0x22>
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	2b20      	cmp	r3, #32
 80042a8:	d129      	bne.n	80042fe <I2C_Slave_AF+0x76>
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	2b28      	cmp	r3, #40	@ 0x28
 80042ae:	d126      	bne.n	80042fe <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a2e      	ldr	r2, [pc, #184]	@ (800436c <I2C_Slave_AF+0xe4>)
 80042b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042c4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042ce:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042de:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fe ffb7 	bl	800326a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80042fc:	e031      	b.n	8004362 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80042fe:	7bfb      	ldrb	r3, [r7, #15]
 8004300:	2b21      	cmp	r3, #33	@ 0x21
 8004302:	d129      	bne.n	8004358 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a19      	ldr	r2, [pc, #100]	@ (800436c <I2C_Slave_AF+0xe4>)
 8004308:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2221      	movs	r2, #33	@ 0x21
 800430e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800432e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004338:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004348:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7fe fc2a 	bl	8002ba4 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7fe ff6b 	bl	800322c <HAL_I2C_SlaveTxCpltCallback>
}
 8004356:	e004      	b.n	8004362 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004360:	615a      	str	r2, [r3, #20]
}
 8004362:	bf00      	nop
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	ffff0000 	.word	0xffff0000

08004370 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800437e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004386:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004388:	7bbb      	ldrb	r3, [r7, #14]
 800438a:	2b10      	cmp	r3, #16
 800438c:	d002      	beq.n	8004394 <I2C_ITError+0x24>
 800438e:	7bbb      	ldrb	r3, [r7, #14]
 8004390:	2b40      	cmp	r3, #64	@ 0x40
 8004392:	d10a      	bne.n	80043aa <I2C_ITError+0x3a>
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	2b22      	cmp	r3, #34	@ 0x22
 8004398:	d107      	bne.n	80043aa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043a8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043b0:	2b28      	cmp	r3, #40	@ 0x28
 80043b2:	d107      	bne.n	80043c4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2228      	movs	r2, #40	@ 0x28
 80043be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80043c2:	e015      	b.n	80043f0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043d2:	d00a      	beq.n	80043ea <I2C_ITError+0x7a>
 80043d4:	7bfb      	ldrb	r3, [r7, #15]
 80043d6:	2b60      	cmp	r3, #96	@ 0x60
 80043d8:	d007      	beq.n	80043ea <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2220      	movs	r2, #32
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043fe:	d162      	bne.n	80044c6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800440e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004414:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b01      	cmp	r3, #1
 800441c:	d020      	beq.n	8004460 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004422:	4a6a      	ldr	r2, [pc, #424]	@ (80045cc <I2C_ITError+0x25c>)
 8004424:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800442a:	4618      	mov	r0, r3
 800442c:	f7fd ff1e 	bl	800226c <HAL_DMA_Abort_IT>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 8089 	beq.w	800454a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 0201 	bic.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2220      	movs	r2, #32
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800445a:	4610      	mov	r0, r2
 800445c:	4798      	blx	r3
 800445e:	e074      	b.n	800454a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004464:	4a59      	ldr	r2, [pc, #356]	@ (80045cc <I2C_ITError+0x25c>)
 8004466:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446c:	4618      	mov	r0, r3
 800446e:	f7fd fefd 	bl	800226c <HAL_DMA_Abort_IT>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d068      	beq.n	800454a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004482:	2b40      	cmp	r3, #64	@ 0x40
 8004484:	d10b      	bne.n	800449e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0201 	bic.w	r2, r2, #1
 80044ac:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044c0:	4610      	mov	r0, r2
 80044c2:	4798      	blx	r3
 80044c4:	e041      	b.n	800454a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b60      	cmp	r3, #96	@ 0x60
 80044d0:	d125      	bne.n	800451e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ea:	2b40      	cmp	r3, #64	@ 0x40
 80044ec:	d10b      	bne.n	8004506 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	691a      	ldr	r2, [r3, #16]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f8:	b2d2      	uxtb	r2, r2
 80044fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0201 	bic.w	r2, r2, #1
 8004514:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fe fecb 	bl	80032b2 <HAL_I2C_AbortCpltCallback>
 800451c:	e015      	b.n	800454a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004528:	2b40      	cmp	r3, #64	@ 0x40
 800452a:	d10b      	bne.n	8004544 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	691a      	ldr	r2, [r3, #16]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f7fe feab 	bl	80032a0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0301 	and.w	r3, r3, #1
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10e      	bne.n	8004578 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004560:	2b00      	cmp	r3, #0
 8004562:	d109      	bne.n	8004578 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800456a:	2b00      	cmp	r3, #0
 800456c:	d104      	bne.n	8004578 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004574:	2b00      	cmp	r3, #0
 8004576:	d007      	beq.n	8004588 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004586:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800458e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	2b04      	cmp	r3, #4
 800459a:	d113      	bne.n	80045c4 <I2C_ITError+0x254>
 800459c:	7bfb      	ldrb	r3, [r7, #15]
 800459e:	2b28      	cmp	r3, #40	@ 0x28
 80045a0:	d110      	bne.n	80045c4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a0a      	ldr	r2, [pc, #40]	@ (80045d0 <I2C_ITError+0x260>)
 80045a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fe fe53 	bl	800326a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045c4:	bf00      	nop
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	080046d9 	.word	0x080046d9
 80045d0:	ffff0000 	.word	0xffff0000

080045d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af02      	add	r7, sp, #8
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	607a      	str	r2, [r7, #4]
 80045de:	603b      	str	r3, [r7, #0]
 80045e0:	460b      	mov	r3, r1
 80045e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	2b08      	cmp	r3, #8
 80045ee:	d006      	beq.n	80045fe <I2C_MasterRequestWrite+0x2a>
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d003      	beq.n	80045fe <I2C_MasterRequestWrite+0x2a>
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045fc:	d108      	bne.n	8004610 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800460c:	601a      	str	r2, [r3, #0]
 800460e:	e00b      	b.n	8004628 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004614:	2b12      	cmp	r3, #18
 8004616:	d107      	bne.n	8004628 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004626:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	9300      	str	r3, [sp, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f8f7 	bl	8004828 <I2C_WaitOnFlagUntilTimeout>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00d      	beq.n	800465c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800464a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800464e:	d103      	bne.n	8004658 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e035      	b.n	80046c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004664:	d108      	bne.n	8004678 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004666:	897b      	ldrh	r3, [r7, #10]
 8004668:	b2db      	uxtb	r3, r3
 800466a:	461a      	mov	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004674:	611a      	str	r2, [r3, #16]
 8004676:	e01b      	b.n	80046b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004678:	897b      	ldrh	r3, [r7, #10]
 800467a:	11db      	asrs	r3, r3, #7
 800467c:	b2db      	uxtb	r3, r3
 800467e:	f003 0306 	and.w	r3, r3, #6
 8004682:	b2db      	uxtb	r3, r3
 8004684:	f063 030f 	orn	r3, r3, #15
 8004688:	b2da      	uxtb	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	490e      	ldr	r1, [pc, #56]	@ (80046d0 <I2C_MasterRequestWrite+0xfc>)
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 f940 	bl	800491c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e010      	b.n	80046c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046a6:	897b      	ldrh	r3, [r7, #10]
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4907      	ldr	r1, [pc, #28]	@ (80046d4 <I2C_MasterRequestWrite+0x100>)
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 f930 	bl	800491c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e000      	b.n	80046c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	00010008 	.word	0x00010008
 80046d4:	00010002 	.word	0x00010002

080046d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80046f2:	4b4b      	ldr	r3, [pc, #300]	@ (8004820 <I2C_DMAAbort+0x148>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	08db      	lsrs	r3, r3, #3
 80046f8:	4a4a      	ldr	r2, [pc, #296]	@ (8004824 <I2C_DMAAbort+0x14c>)
 80046fa:	fba2 2303 	umull	r2, r3, r2, r3
 80046fe:	0a1a      	lsrs	r2, r3, #8
 8004700:	4613      	mov	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4413      	add	r3, r2
 8004706:	00da      	lsls	r2, r3, #3
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d106      	bne.n	8004720 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	f043 0220 	orr.w	r2, r3, #32
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800471e:	e00a      	b.n	8004736 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	3b01      	subs	r3, #1
 8004724:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004734:	d0ea      	beq.n	800470c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004742:	2200      	movs	r2, #0
 8004744:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004752:	2200      	movs	r2, #0
 8004754:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004764:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	2200      	movs	r2, #0
 800476a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004778:	2200      	movs	r2, #0
 800477a:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004780:	2b00      	cmp	r3, #0
 8004782:	d003      	beq.n	800478c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004788:	2200      	movs	r2, #0
 800478a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f022 0201 	bic.w	r2, r2, #1
 800479a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b60      	cmp	r3, #96	@ 0x60
 80047a6:	d10e      	bne.n	80047c6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	2220      	movs	r2, #32
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2200      	movs	r2, #0
 80047bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80047be:	6978      	ldr	r0, [r7, #20]
 80047c0:	f7fe fd77 	bl	80032b2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80047c4:	e027      	b.n	8004816 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047c6:	7cfb      	ldrb	r3, [r7, #19]
 80047c8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047cc:	2b28      	cmp	r3, #40	@ 0x28
 80047ce:	d117      	bne.n	8004800 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0201 	orr.w	r2, r2, #1
 80047de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2200      	movs	r2, #0
 80047f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2228      	movs	r2, #40	@ 0x28
 80047fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80047fe:	e007      	b.n	8004810 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004810:	6978      	ldr	r0, [r7, #20]
 8004812:	f7fe fd45 	bl	80032a0 <HAL_I2C_ErrorCallback>
}
 8004816:	bf00      	nop
 8004818:	3718      	adds	r7, #24
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	20000038 	.word	0x20000038
 8004824:	14f8b589 	.word	0x14f8b589

08004828 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	603b      	str	r3, [r7, #0]
 8004834:	4613      	mov	r3, r2
 8004836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004838:	e048      	b.n	80048cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004840:	d044      	beq.n	80048cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004842:	f7fd fb7d 	bl	8001f40 <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	683a      	ldr	r2, [r7, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d302      	bcc.n	8004858 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d139      	bne.n	80048cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	0c1b      	lsrs	r3, r3, #16
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2b01      	cmp	r3, #1
 8004860:	d10d      	bne.n	800487e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	695b      	ldr	r3, [r3, #20]
 8004868:	43da      	mvns	r2, r3
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	4013      	ands	r3, r2
 800486e:	b29b      	uxth	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	bf0c      	ite	eq
 8004874:	2301      	moveq	r3, #1
 8004876:	2300      	movne	r3, #0
 8004878:	b2db      	uxtb	r3, r3
 800487a:	461a      	mov	r2, r3
 800487c:	e00c      	b.n	8004898 <I2C_WaitOnFlagUntilTimeout+0x70>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	43da      	mvns	r2, r3
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	4013      	ands	r3, r2
 800488a:	b29b      	uxth	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	bf0c      	ite	eq
 8004890:	2301      	moveq	r3, #1
 8004892:	2300      	movne	r3, #0
 8004894:	b2db      	uxtb	r3, r3
 8004896:	461a      	mov	r2, r3
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	429a      	cmp	r2, r3
 800489c:	d116      	bne.n	80048cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b8:	f043 0220 	orr.w	r2, r3, #32
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e023      	b.n	8004914 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	0c1b      	lsrs	r3, r3, #16
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d10d      	bne.n	80048f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	43da      	mvns	r2, r3
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	4013      	ands	r3, r2
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	bf0c      	ite	eq
 80048e8:	2301      	moveq	r3, #1
 80048ea:	2300      	movne	r3, #0
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	461a      	mov	r2, r3
 80048f0:	e00c      	b.n	800490c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	43da      	mvns	r2, r3
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	4013      	ands	r3, r2
 80048fe:	b29b      	uxth	r3, r3
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf0c      	ite	eq
 8004904:	2301      	moveq	r3, #1
 8004906:	2300      	movne	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	461a      	mov	r2, r3
 800490c:	79fb      	ldrb	r3, [r7, #7]
 800490e:	429a      	cmp	r2, r3
 8004910:	d093      	beq.n	800483a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
 8004928:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800492a:	e071      	b.n	8004a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800493a:	d123      	bne.n	8004984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800494a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004954:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2220      	movs	r2, #32
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004970:	f043 0204 	orr.w	r2, r3, #4
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e067      	b.n	8004a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498a:	d041      	beq.n	8004a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800498c:	f7fd fad8 	bl	8001f40 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	429a      	cmp	r2, r3
 800499a:	d302      	bcc.n	80049a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d136      	bne.n	8004a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	0c1b      	lsrs	r3, r3, #16
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d10c      	bne.n	80049c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	43da      	mvns	r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	4013      	ands	r3, r2
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	bf14      	ite	ne
 80049be:	2301      	movne	r3, #1
 80049c0:	2300      	moveq	r3, #0
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	e00b      	b.n	80049de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	43da      	mvns	r2, r3
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	4013      	ands	r3, r2
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	bf14      	ite	ne
 80049d8:	2301      	movne	r3, #1
 80049da:	2300      	moveq	r3, #0
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d016      	beq.n	8004a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fc:	f043 0220 	orr.w	r2, r3, #32
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e021      	b.n	8004a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	0c1b      	lsrs	r3, r3, #16
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d10c      	bne.n	8004a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	43da      	mvns	r2, r3
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	4013      	ands	r3, r2
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	bf14      	ite	ne
 8004a2c:	2301      	movne	r3, #1
 8004a2e:	2300      	moveq	r3, #0
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	e00b      	b.n	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	43da      	mvns	r2, r3
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	bf14      	ite	ne
 8004a46:	2301      	movne	r3, #1
 8004a48:	2300      	moveq	r3, #0
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f47f af6d 	bne.w	800492c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a68:	e034      	b.n	8004ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a6a:	68f8      	ldr	r0, [r7, #12]
 8004a6c:	f000 f8b8 	bl	8004be0 <I2C_IsAcknowledgeFailed>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e034      	b.n	8004ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a80:	d028      	beq.n	8004ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a82:	f7fd fa5d 	bl	8001f40 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d302      	bcc.n	8004a98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d11d      	bne.n	8004ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aa2:	2b80      	cmp	r3, #128	@ 0x80
 8004aa4:	d016      	beq.n	8004ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac0:	f043 0220 	orr.w	r2, r3, #32
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e007      	b.n	8004ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ade:	2b80      	cmp	r3, #128	@ 0x80
 8004ae0:	d1c3      	bne.n	8004a6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004af8:	e034      	b.n	8004b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 f870 	bl	8004be0 <I2C_IsAcknowledgeFailed>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e034      	b.n	8004b74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b10:	d028      	beq.n	8004b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b12:	f7fd fa15 	bl	8001f40 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d302      	bcc.n	8004b28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d11d      	bne.n	8004b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	f003 0304 	and.w	r3, r3, #4
 8004b32:	2b04      	cmp	r3, #4
 8004b34:	d016      	beq.n	8004b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b50:	f043 0220 	orr.w	r2, r3, #32
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e007      	b.n	8004b74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d1c3      	bne.n	8004afa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b84:	2300      	movs	r3, #0
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b88:	4b13      	ldr	r3, [pc, #76]	@ (8004bd8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	08db      	lsrs	r3, r3, #3
 8004b8e:	4a13      	ldr	r2, [pc, #76]	@ (8004bdc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004b90:	fba2 2303 	umull	r2, r3, r2, r3
 8004b94:	0a1a      	lsrs	r2, r3, #8
 8004b96:	4613      	mov	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4413      	add	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d107      	bne.n	8004bba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bae:	f043 0220 	orr.w	r2, r3, #32
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e008      	b.n	8004bcc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bc8:	d0e9      	beq.n	8004b9e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	20000038 	.word	0x20000038
 8004bdc:	14f8b589 	.word	0x14f8b589

08004be0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bf6:	d11b      	bne.n	8004c30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	f043 0204 	orr.w	r2, r3, #4
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e000      	b.n	8004c32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr

08004c3c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c48:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004c4c:	d103      	bne.n	8004c56 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c54:	e007      	b.n	8004c66 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004c5e:	d102      	bne.n	8004c66 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2208      	movs	r2, #8
 8004c64:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bc80      	pop	{r7}
 8004c6e:	4770      	bx	lr

08004c70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e272      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 8087 	beq.w	8004d9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c90:	4b92      	ldr	r3, [pc, #584]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f003 030c 	and.w	r3, r3, #12
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d00c      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c9c:	4b8f      	ldr	r3, [pc, #572]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f003 030c 	and.w	r3, r3, #12
 8004ca4:	2b08      	cmp	r3, #8
 8004ca6:	d112      	bne.n	8004cce <HAL_RCC_OscConfig+0x5e>
 8004ca8:	4b8c      	ldr	r3, [pc, #560]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cb4:	d10b      	bne.n	8004cce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb6:	4b89      	ldr	r3, [pc, #548]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d06c      	beq.n	8004d9c <HAL_RCC_OscConfig+0x12c>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d168      	bne.n	8004d9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e24c      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd6:	d106      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x76>
 8004cd8:	4b80      	ldr	r3, [pc, #512]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a7f      	ldr	r2, [pc, #508]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ce2:	6013      	str	r3, [r2, #0]
 8004ce4:	e02e      	b.n	8004d44 <HAL_RCC_OscConfig+0xd4>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10c      	bne.n	8004d08 <HAL_RCC_OscConfig+0x98>
 8004cee:	4b7b      	ldr	r3, [pc, #492]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a7a      	ldr	r2, [pc, #488]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004cf4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cf8:	6013      	str	r3, [r2, #0]
 8004cfa:	4b78      	ldr	r3, [pc, #480]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a77      	ldr	r2, [pc, #476]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d04:	6013      	str	r3, [r2, #0]
 8004d06:	e01d      	b.n	8004d44 <HAL_RCC_OscConfig+0xd4>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d10:	d10c      	bne.n	8004d2c <HAL_RCC_OscConfig+0xbc>
 8004d12:	4b72      	ldr	r3, [pc, #456]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a71      	ldr	r2, [pc, #452]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d1c:	6013      	str	r3, [r2, #0]
 8004d1e:	4b6f      	ldr	r3, [pc, #444]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a6e      	ldr	r2, [pc, #440]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	e00b      	b.n	8004d44 <HAL_RCC_OscConfig+0xd4>
 8004d2c:	4b6b      	ldr	r3, [pc, #428]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a6a      	ldr	r2, [pc, #424]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	4b68      	ldr	r3, [pc, #416]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a67      	ldr	r2, [pc, #412]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d013      	beq.n	8004d74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d4c:	f7fd f8f8 	bl	8001f40 <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d52:	e008      	b.n	8004d66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d54:	f7fd f8f4 	bl	8001f40 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b64      	cmp	r3, #100	@ 0x64
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e200      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d66:	4b5d      	ldr	r3, [pc, #372]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0f0      	beq.n	8004d54 <HAL_RCC_OscConfig+0xe4>
 8004d72:	e014      	b.n	8004d9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d74:	f7fd f8e4 	bl	8001f40 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d7c:	f7fd f8e0 	bl	8001f40 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b64      	cmp	r3, #100	@ 0x64
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e1ec      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d8e:	4b53      	ldr	r3, [pc, #332]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1f0      	bne.n	8004d7c <HAL_RCC_OscConfig+0x10c>
 8004d9a:	e000      	b.n	8004d9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d063      	beq.n	8004e72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004daa:	4b4c      	ldr	r3, [pc, #304]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f003 030c 	and.w	r3, r3, #12
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00b      	beq.n	8004dce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004db6:	4b49      	ldr	r3, [pc, #292]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f003 030c 	and.w	r3, r3, #12
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d11c      	bne.n	8004dfc <HAL_RCC_OscConfig+0x18c>
 8004dc2:	4b46      	ldr	r3, [pc, #280]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d116      	bne.n	8004dfc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dce:	4b43      	ldr	r3, [pc, #268]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d005      	beq.n	8004de6 <HAL_RCC_OscConfig+0x176>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d001      	beq.n	8004de6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e1c0      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de6:	4b3d      	ldr	r3, [pc, #244]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	4939      	ldr	r1, [pc, #228]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dfa:	e03a      	b.n	8004e72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d020      	beq.n	8004e46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e04:	4b36      	ldr	r3, [pc, #216]	@ (8004ee0 <HAL_RCC_OscConfig+0x270>)
 8004e06:	2201      	movs	r2, #1
 8004e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0a:	f7fd f899 	bl	8001f40 <HAL_GetTick>
 8004e0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e10:	e008      	b.n	8004e24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e12:	f7fd f895 	bl	8001f40 <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e1a1      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e24:	4b2d      	ldr	r3, [pc, #180]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0f0      	beq.n	8004e12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e30:	4b2a      	ldr	r3, [pc, #168]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	4927      	ldr	r1, [pc, #156]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	600b      	str	r3, [r1, #0]
 8004e44:	e015      	b.n	8004e72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e46:	4b26      	ldr	r3, [pc, #152]	@ (8004ee0 <HAL_RCC_OscConfig+0x270>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4c:	f7fd f878 	bl	8001f40 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e54:	f7fd f874 	bl	8001f40 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e180      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e66:	4b1d      	ldr	r3, [pc, #116]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f0      	bne.n	8004e54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0308 	and.w	r3, r3, #8
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d03a      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d019      	beq.n	8004eba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e86:	4b17      	ldr	r3, [pc, #92]	@ (8004ee4 <HAL_RCC_OscConfig+0x274>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e8c:	f7fd f858 	bl	8001f40 <HAL_GetTick>
 8004e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e94:	f7fd f854 	bl	8001f40 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e160      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8004edc <HAL_RCC_OscConfig+0x26c>)
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0f0      	beq.n	8004e94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004eb2:	2001      	movs	r0, #1
 8004eb4:	f000 face 	bl	8005454 <RCC_Delay>
 8004eb8:	e01c      	b.n	8004ef4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eba:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee4 <HAL_RCC_OscConfig+0x274>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec0:	f7fd f83e 	bl	8001f40 <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ec6:	e00f      	b.n	8004ee8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec8:	f7fd f83a 	bl	8001f40 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d908      	bls.n	8004ee8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e146      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
 8004eda:	bf00      	nop
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	42420000 	.word	0x42420000
 8004ee4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ee8:	4b92      	ldr	r3, [pc, #584]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1e9      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 80a6 	beq.w	800504e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f02:	2300      	movs	r3, #0
 8004f04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f06:	4b8b      	ldr	r3, [pc, #556]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10d      	bne.n	8004f2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f12:	4b88      	ldr	r3, [pc, #544]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f14:	69db      	ldr	r3, [r3, #28]
 8004f16:	4a87      	ldr	r2, [pc, #540]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f1c:	61d3      	str	r3, [r2, #28]
 8004f1e:	4b85      	ldr	r3, [pc, #532]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f26:	60bb      	str	r3, [r7, #8]
 8004f28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2e:	4b82      	ldr	r3, [pc, #520]	@ (8005138 <HAL_RCC_OscConfig+0x4c8>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d118      	bne.n	8004f6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f3a:	4b7f      	ldr	r3, [pc, #508]	@ (8005138 <HAL_RCC_OscConfig+0x4c8>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a7e      	ldr	r2, [pc, #504]	@ (8005138 <HAL_RCC_OscConfig+0x4c8>)
 8004f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f46:	f7fc fffb 	bl	8001f40 <HAL_GetTick>
 8004f4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f4c:	e008      	b.n	8004f60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f4e:	f7fc fff7 	bl	8001f40 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	2b64      	cmp	r3, #100	@ 0x64
 8004f5a:	d901      	bls.n	8004f60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e103      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f60:	4b75      	ldr	r3, [pc, #468]	@ (8005138 <HAL_RCC_OscConfig+0x4c8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0f0      	beq.n	8004f4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d106      	bne.n	8004f82 <HAL_RCC_OscConfig+0x312>
 8004f74:	4b6f      	ldr	r3, [pc, #444]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	4a6e      	ldr	r2, [pc, #440]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f7a:	f043 0301 	orr.w	r3, r3, #1
 8004f7e:	6213      	str	r3, [r2, #32]
 8004f80:	e02d      	b.n	8004fde <HAL_RCC_OscConfig+0x36e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10c      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x334>
 8004f8a:	4b6a      	ldr	r3, [pc, #424]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	4a69      	ldr	r2, [pc, #420]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f90:	f023 0301 	bic.w	r3, r3, #1
 8004f94:	6213      	str	r3, [r2, #32]
 8004f96:	4b67      	ldr	r3, [pc, #412]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	4a66      	ldr	r2, [pc, #408]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004f9c:	f023 0304 	bic.w	r3, r3, #4
 8004fa0:	6213      	str	r3, [r2, #32]
 8004fa2:	e01c      	b.n	8004fde <HAL_RCC_OscConfig+0x36e>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	2b05      	cmp	r3, #5
 8004faa:	d10c      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x356>
 8004fac:	4b61      	ldr	r3, [pc, #388]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	4a60      	ldr	r2, [pc, #384]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fb2:	f043 0304 	orr.w	r3, r3, #4
 8004fb6:	6213      	str	r3, [r2, #32]
 8004fb8:	4b5e      	ldr	r3, [pc, #376]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	4a5d      	ldr	r2, [pc, #372]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fbe:	f043 0301 	orr.w	r3, r3, #1
 8004fc2:	6213      	str	r3, [r2, #32]
 8004fc4:	e00b      	b.n	8004fde <HAL_RCC_OscConfig+0x36e>
 8004fc6:	4b5b      	ldr	r3, [pc, #364]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	4a5a      	ldr	r2, [pc, #360]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fcc:	f023 0301 	bic.w	r3, r3, #1
 8004fd0:	6213      	str	r3, [r2, #32]
 8004fd2:	4b58      	ldr	r3, [pc, #352]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fd4:	6a1b      	ldr	r3, [r3, #32]
 8004fd6:	4a57      	ldr	r2, [pc, #348]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8004fd8:	f023 0304 	bic.w	r3, r3, #4
 8004fdc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d015      	beq.n	8005012 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fe6:	f7fc ffab 	bl	8001f40 <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fec:	e00a      	b.n	8005004 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fee:	f7fc ffa7 	bl	8001f40 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d901      	bls.n	8005004 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e0b1      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005004:	4b4b      	ldr	r3, [pc, #300]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8005006:	6a1b      	ldr	r3, [r3, #32]
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d0ee      	beq.n	8004fee <HAL_RCC_OscConfig+0x37e>
 8005010:	e014      	b.n	800503c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005012:	f7fc ff95 	bl	8001f40 <HAL_GetTick>
 8005016:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005018:	e00a      	b.n	8005030 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800501a:	f7fc ff91 	bl	8001f40 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005028:	4293      	cmp	r3, r2
 800502a:	d901      	bls.n	8005030 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e09b      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005030:	4b40      	ldr	r3, [pc, #256]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1ee      	bne.n	800501a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800503c:	7dfb      	ldrb	r3, [r7, #23]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d105      	bne.n	800504e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005042:	4b3c      	ldr	r3, [pc, #240]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	4a3b      	ldr	r2, [pc, #236]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 8005048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800504c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	2b00      	cmp	r3, #0
 8005054:	f000 8087 	beq.w	8005166 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005058:	4b36      	ldr	r3, [pc, #216]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f003 030c 	and.w	r3, r3, #12
 8005060:	2b08      	cmp	r3, #8
 8005062:	d061      	beq.n	8005128 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	2b02      	cmp	r3, #2
 800506a:	d146      	bne.n	80050fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800506c:	4b33      	ldr	r3, [pc, #204]	@ (800513c <HAL_RCC_OscConfig+0x4cc>)
 800506e:	2200      	movs	r2, #0
 8005070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005072:	f7fc ff65 	bl	8001f40 <HAL_GetTick>
 8005076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005078:	e008      	b.n	800508c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800507a:	f7fc ff61 	bl	8001f40 <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	2b02      	cmp	r3, #2
 8005086:	d901      	bls.n	800508c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e06d      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800508c:	4b29      	ldr	r3, [pc, #164]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1f0      	bne.n	800507a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050a0:	d108      	bne.n	80050b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050a2:	4b24      	ldr	r3, [pc, #144]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	4921      	ldr	r1, [pc, #132]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a19      	ldr	r1, [r3, #32]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c4:	430b      	orrs	r3, r1
 80050c6:	491b      	ldr	r1, [pc, #108]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050cc:	4b1b      	ldr	r3, [pc, #108]	@ (800513c <HAL_RCC_OscConfig+0x4cc>)
 80050ce:	2201      	movs	r2, #1
 80050d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d2:	f7fc ff35 	bl	8001f40 <HAL_GetTick>
 80050d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050d8:	e008      	b.n	80050ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050da:	f7fc ff31 	bl	8001f40 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e03d      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050ec:	4b11      	ldr	r3, [pc, #68]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0f0      	beq.n	80050da <HAL_RCC_OscConfig+0x46a>
 80050f8:	e035      	b.n	8005166 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050fa:	4b10      	ldr	r3, [pc, #64]	@ (800513c <HAL_RCC_OscConfig+0x4cc>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005100:	f7fc ff1e 	bl	8001f40 <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005108:	f7fc ff1a 	bl	8001f40 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e026      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800511a:	4b06      	ldr	r3, [pc, #24]	@ (8005134 <HAL_RCC_OscConfig+0x4c4>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1f0      	bne.n	8005108 <HAL_RCC_OscConfig+0x498>
 8005126:	e01e      	b.n	8005166 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	69db      	ldr	r3, [r3, #28]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d107      	bne.n	8005140 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e019      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
 8005134:	40021000 	.word	0x40021000
 8005138:	40007000 	.word	0x40007000
 800513c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005140:	4b0b      	ldr	r3, [pc, #44]	@ (8005170 <HAL_RCC_OscConfig+0x500>)
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	429a      	cmp	r2, r3
 8005152:	d106      	bne.n	8005162 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800515e:	429a      	cmp	r2, r3
 8005160:	d001      	beq.n	8005166 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e000      	b.n	8005168 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3718      	adds	r7, #24
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40021000 	.word	0x40021000

08005174 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e0d0      	b.n	800532a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005188:	4b6a      	ldr	r3, [pc, #424]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0307 	and.w	r3, r3, #7
 8005190:	683a      	ldr	r2, [r7, #0]
 8005192:	429a      	cmp	r2, r3
 8005194:	d910      	bls.n	80051b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005196:	4b67      	ldr	r3, [pc, #412]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f023 0207 	bic.w	r2, r3, #7
 800519e:	4965      	ldr	r1, [pc, #404]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051a6:	4b63      	ldr	r3, [pc, #396]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0307 	and.w	r3, r3, #7
 80051ae:	683a      	ldr	r2, [r7, #0]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d001      	beq.n	80051b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e0b8      	b.n	800532a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0302 	and.w	r3, r3, #2
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d020      	beq.n	8005206 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0304 	and.w	r3, r3, #4
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d005      	beq.n	80051dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051d0:	4b59      	ldr	r3, [pc, #356]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	4a58      	ldr	r2, [pc, #352]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80051d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80051da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0308 	and.w	r3, r3, #8
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051e8:	4b53      	ldr	r3, [pc, #332]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	4a52      	ldr	r2, [pc, #328]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80051ee:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80051f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051f4:	4b50      	ldr	r3, [pc, #320]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	494d      	ldr	r1, [pc, #308]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 8005202:	4313      	orrs	r3, r2
 8005204:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d040      	beq.n	8005294 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d107      	bne.n	800522a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800521a:	4b47      	ldr	r3, [pc, #284]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d115      	bne.n	8005252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e07f      	b.n	800532a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	2b02      	cmp	r3, #2
 8005230:	d107      	bne.n	8005242 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005232:	4b41      	ldr	r3, [pc, #260]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d109      	bne.n	8005252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e073      	b.n	800532a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005242:	4b3d      	ldr	r3, [pc, #244]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e06b      	b.n	800532a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005252:	4b39      	ldr	r3, [pc, #228]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f023 0203 	bic.w	r2, r3, #3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	4936      	ldr	r1, [pc, #216]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 8005260:	4313      	orrs	r3, r2
 8005262:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005264:	f7fc fe6c 	bl	8001f40 <HAL_GetTick>
 8005268:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526a:	e00a      	b.n	8005282 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800526c:	f7fc fe68 	bl	8001f40 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800527a:	4293      	cmp	r3, r2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e053      	b.n	800532a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005282:	4b2d      	ldr	r3, [pc, #180]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f003 020c 	and.w	r2, r3, #12
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	429a      	cmp	r2, r3
 8005292:	d1eb      	bne.n	800526c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005294:	4b27      	ldr	r3, [pc, #156]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0307 	and.w	r3, r3, #7
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d210      	bcs.n	80052c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052a2:	4b24      	ldr	r3, [pc, #144]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f023 0207 	bic.w	r2, r3, #7
 80052aa:	4922      	ldr	r1, [pc, #136]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052b2:	4b20      	ldr	r3, [pc, #128]	@ (8005334 <HAL_RCC_ClockConfig+0x1c0>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0307 	and.w	r3, r3, #7
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d001      	beq.n	80052c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e032      	b.n	800532a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d008      	beq.n	80052e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052d0:	4b19      	ldr	r3, [pc, #100]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	4916      	ldr	r1, [pc, #88]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0308 	and.w	r3, r3, #8
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d009      	beq.n	8005302 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052ee:	4b12      	ldr	r3, [pc, #72]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	00db      	lsls	r3, r3, #3
 80052fc:	490e      	ldr	r1, [pc, #56]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80052fe:	4313      	orrs	r3, r2
 8005300:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005302:	f000 f821 	bl	8005348 <HAL_RCC_GetSysClockFreq>
 8005306:	4602      	mov	r2, r0
 8005308:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	091b      	lsrs	r3, r3, #4
 800530e:	f003 030f 	and.w	r3, r3, #15
 8005312:	490a      	ldr	r1, [pc, #40]	@ (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005314:	5ccb      	ldrb	r3, [r1, r3]
 8005316:	fa22 f303 	lsr.w	r3, r2, r3
 800531a:	4a09      	ldr	r2, [pc, #36]	@ (8005340 <HAL_RCC_ClockConfig+0x1cc>)
 800531c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800531e:	4b09      	ldr	r3, [pc, #36]	@ (8005344 <HAL_RCC_ClockConfig+0x1d0>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4618      	mov	r0, r3
 8005324:	f7fc fdca 	bl	8001ebc <HAL_InitTick>

  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3710      	adds	r7, #16
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40022000 	.word	0x40022000
 8005338:	40021000 	.word	0x40021000
 800533c:	08006484 	.word	0x08006484
 8005340:	20000038 	.word	0x20000038
 8005344:	2000003c 	.word	0x2000003c

08005348 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005348:	b480      	push	{r7}
 800534a:	b087      	sub	sp, #28
 800534c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800534e:	2300      	movs	r3, #0
 8005350:	60fb      	str	r3, [r7, #12]
 8005352:	2300      	movs	r3, #0
 8005354:	60bb      	str	r3, [r7, #8]
 8005356:	2300      	movs	r3, #0
 8005358:	617b      	str	r3, [r7, #20]
 800535a:	2300      	movs	r3, #0
 800535c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800535e:	2300      	movs	r3, #0
 8005360:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005362:	4b1e      	ldr	r3, [pc, #120]	@ (80053dc <HAL_RCC_GetSysClockFreq+0x94>)
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f003 030c 	and.w	r3, r3, #12
 800536e:	2b04      	cmp	r3, #4
 8005370:	d002      	beq.n	8005378 <HAL_RCC_GetSysClockFreq+0x30>
 8005372:	2b08      	cmp	r3, #8
 8005374:	d003      	beq.n	800537e <HAL_RCC_GetSysClockFreq+0x36>
 8005376:	e027      	b.n	80053c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005378:	4b19      	ldr	r3, [pc, #100]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800537a:	613b      	str	r3, [r7, #16]
      break;
 800537c:	e027      	b.n	80053ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	0c9b      	lsrs	r3, r3, #18
 8005382:	f003 030f 	and.w	r3, r3, #15
 8005386:	4a17      	ldr	r2, [pc, #92]	@ (80053e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005388:	5cd3      	ldrb	r3, [r2, r3]
 800538a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d010      	beq.n	80053b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005396:	4b11      	ldr	r3, [pc, #68]	@ (80053dc <HAL_RCC_GetSysClockFreq+0x94>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	0c5b      	lsrs	r3, r3, #17
 800539c:	f003 0301 	and.w	r3, r3, #1
 80053a0:	4a11      	ldr	r2, [pc, #68]	@ (80053e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80053a2:	5cd3      	ldrb	r3, [r2, r3]
 80053a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a0d      	ldr	r2, [pc, #52]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80053aa:	fb03 f202 	mul.w	r2, r3, r2
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b4:	617b      	str	r3, [r7, #20]
 80053b6:	e004      	b.n	80053c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a0c      	ldr	r2, [pc, #48]	@ (80053ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80053bc:	fb02 f303 	mul.w	r3, r2, r3
 80053c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	613b      	str	r3, [r7, #16]
      break;
 80053c6:	e002      	b.n	80053ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053c8:	4b05      	ldr	r3, [pc, #20]	@ (80053e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80053ca:	613b      	str	r3, [r7, #16]
      break;
 80053cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053ce:	693b      	ldr	r3, [r7, #16]
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	371c      	adds	r7, #28
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bc80      	pop	{r7}
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40021000 	.word	0x40021000
 80053e0:	007a1200 	.word	0x007a1200
 80053e4:	0800649c 	.word	0x0800649c
 80053e8:	080064ac 	.word	0x080064ac
 80053ec:	003d0900 	.word	0x003d0900

080053f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053f4:	4b02      	ldr	r3, [pc, #8]	@ (8005400 <HAL_RCC_GetHCLKFreq+0x10>)
 80053f6:	681b      	ldr	r3, [r3, #0]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr
 8005400:	20000038 	.word	0x20000038

08005404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005408:	f7ff fff2 	bl	80053f0 <HAL_RCC_GetHCLKFreq>
 800540c:	4602      	mov	r2, r0
 800540e:	4b05      	ldr	r3, [pc, #20]	@ (8005424 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	0a1b      	lsrs	r3, r3, #8
 8005414:	f003 0307 	and.w	r3, r3, #7
 8005418:	4903      	ldr	r1, [pc, #12]	@ (8005428 <HAL_RCC_GetPCLK1Freq+0x24>)
 800541a:	5ccb      	ldrb	r3, [r1, r3]
 800541c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005420:	4618      	mov	r0, r3
 8005422:	bd80      	pop	{r7, pc}
 8005424:	40021000 	.word	0x40021000
 8005428:	08006494 	.word	0x08006494

0800542c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005430:	f7ff ffde 	bl	80053f0 <HAL_RCC_GetHCLKFreq>
 8005434:	4602      	mov	r2, r0
 8005436:	4b05      	ldr	r3, [pc, #20]	@ (800544c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	0adb      	lsrs	r3, r3, #11
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	4903      	ldr	r1, [pc, #12]	@ (8005450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005442:	5ccb      	ldrb	r3, [r1, r3]
 8005444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005448:	4618      	mov	r0, r3
 800544a:	bd80      	pop	{r7, pc}
 800544c:	40021000 	.word	0x40021000
 8005450:	08006494 	.word	0x08006494

08005454 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800545c:	4b0a      	ldr	r3, [pc, #40]	@ (8005488 <RCC_Delay+0x34>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a0a      	ldr	r2, [pc, #40]	@ (800548c <RCC_Delay+0x38>)
 8005462:	fba2 2303 	umull	r2, r3, r2, r3
 8005466:	0a5b      	lsrs	r3, r3, #9
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	fb02 f303 	mul.w	r3, r2, r3
 800546e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005470:	bf00      	nop
  }
  while (Delay --);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	1e5a      	subs	r2, r3, #1
 8005476:	60fa      	str	r2, [r7, #12]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1f9      	bne.n	8005470 <RCC_Delay+0x1c>
}
 800547c:	bf00      	nop
 800547e:	bf00      	nop
 8005480:	3714      	adds	r7, #20
 8005482:	46bd      	mov	sp, r7
 8005484:	bc80      	pop	{r7}
 8005486:	4770      	bx	lr
 8005488:	20000038 	.word	0x20000038
 800548c:	10624dd3 	.word	0x10624dd3

08005490 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e076      	b.n	8005590 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d108      	bne.n	80054bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054b2:	d009      	beq.n	80054c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	61da      	str	r2, [r3, #28]
 80054ba:	e005      	b.n	80054c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d106      	bne.n	80054e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7fc fa64 	bl	80019b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005510:	431a      	orrs	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800551a:	431a      	orrs	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	431a      	orrs	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	431a      	orrs	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	699b      	ldr	r3, [r3, #24]
 8005534:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005538:	431a      	orrs	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	69db      	ldr	r3, [r3, #28]
 800553e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a1b      	ldr	r3, [r3, #32]
 8005548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800554c:	ea42 0103 	orr.w	r1, r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005554:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	0c1a      	lsrs	r2, r3, #16
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f002 0204 	and.w	r2, r2, #4
 800556e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	69da      	ldr	r2, [r3, #28]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800557e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3708      	adds	r7, #8
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	099b      	lsrs	r3, r3, #6
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10f      	bne.n	80055dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00a      	beq.n	80055dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	099b      	lsrs	r3, r3, #6
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d004      	beq.n	80055dc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	4798      	blx	r3
    return;
 80055da:	e0be      	b.n	800575a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	085b      	lsrs	r3, r3, #1
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00a      	beq.n	80055fe <HAL_SPI_IRQHandler+0x66>
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	09db      	lsrs	r3, r3, #7
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d004      	beq.n	80055fe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	4798      	blx	r3
    return;
 80055fc:	e0ad      	b.n	800575a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	095b      	lsrs	r3, r3, #5
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d106      	bne.n	8005618 <HAL_SPI_IRQHandler+0x80>
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	099b      	lsrs	r3, r3, #6
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 80a1 	beq.w	800575a <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	095b      	lsrs	r3, r3, #5
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	2b00      	cmp	r3, #0
 8005622:	f000 809a 	beq.w	800575a <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	099b      	lsrs	r3, r3, #6
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d023      	beq.n	800567a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b03      	cmp	r3, #3
 800563c:	d011      	beq.n	8005662 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005642:	f043 0204 	orr.w	r2, r3, #4
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800564a:	2300      	movs	r3, #0
 800564c:	617b      	str	r3, [r7, #20]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	617b      	str	r3, [r7, #20]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	617b      	str	r3, [r7, #20]
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	e00b      	b.n	800567a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005662:	2300      	movs	r3, #0
 8005664:	613b      	str	r3, [r7, #16]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	613b      	str	r3, [r7, #16]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	613b      	str	r3, [r7, #16]
 8005676:	693b      	ldr	r3, [r7, #16]
        return;
 8005678:	e06f      	b.n	800575a <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	095b      	lsrs	r3, r3, #5
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d014      	beq.n	80056b0 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568a:	f043 0201 	orr.w	r2, r3, #1
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005692:	2300      	movs	r3, #0
 8005694:	60fb      	str	r3, [r7, #12]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	60fb      	str	r3, [r7, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056ac:	601a      	str	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d04f      	beq.n	8005758 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	685a      	ldr	r2, [r3, #4]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80056c6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d104      	bne.n	80056e4 <HAL_SPI_IRQHandler+0x14c>
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d034      	beq.n	800574e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 0203 	bic.w	r2, r2, #3
 80056f2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d011      	beq.n	8005720 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005700:	4a17      	ldr	r2, [pc, #92]	@ (8005760 <HAL_SPI_IRQHandler+0x1c8>)
 8005702:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005708:	4618      	mov	r0, r3
 800570a:	f7fc fdaf 	bl	800226c <HAL_DMA_Abort_IT>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d005      	beq.n	8005720 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005718:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005724:	2b00      	cmp	r3, #0
 8005726:	d016      	beq.n	8005756 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800572c:	4a0c      	ldr	r2, [pc, #48]	@ (8005760 <HAL_SPI_IRQHandler+0x1c8>)
 800572e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005734:	4618      	mov	r0, r3
 8005736:	f7fc fd99 	bl	800226c <HAL_DMA_Abort_IT>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00a      	beq.n	8005756 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005744:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800574c:	e003      	b.n	8005756 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f808 	bl	8005764 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005754:	e000      	b.n	8005758 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8005756:	bf00      	nop
    return;
 8005758:	bf00      	nop
  }
}
 800575a:	3720      	adds	r7, #32
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	08005777 	.word	0x08005777

08005764 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	bc80      	pop	{r7}
 8005774:	4770      	bx	lr

08005776 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b084      	sub	sp, #16
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005782:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f7ff ffe7 	bl	8005764 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005796:	bf00      	nop
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b082      	sub	sp, #8
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e041      	b.n	8005834 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d106      	bne.n	80057ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f7fc faaf 	bl	8001d28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2202      	movs	r2, #2
 80057ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	3304      	adds	r3, #4
 80057da:	4619      	mov	r1, r3
 80057dc:	4610      	mov	r0, r2
 80057de:	f000 fa5b 	bl	8005c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2201      	movs	r2, #1
 80057fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b01      	cmp	r3, #1
 800584e:	d001      	beq.n	8005854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e03a      	b.n	80058ca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68da      	ldr	r2, [r3, #12]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a18      	ldr	r2, [pc, #96]	@ (80058d4 <HAL_TIM_Base_Start_IT+0x98>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d00e      	beq.n	8005894 <HAL_TIM_Base_Start_IT+0x58>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800587e:	d009      	beq.n	8005894 <HAL_TIM_Base_Start_IT+0x58>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a14      	ldr	r2, [pc, #80]	@ (80058d8 <HAL_TIM_Base_Start_IT+0x9c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d004      	beq.n	8005894 <HAL_TIM_Base_Start_IT+0x58>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a13      	ldr	r2, [pc, #76]	@ (80058dc <HAL_TIM_Base_Start_IT+0xa0>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d111      	bne.n	80058b8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2b06      	cmp	r3, #6
 80058a4:	d010      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f042 0201 	orr.w	r2, r2, #1
 80058b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b6:	e007      	b.n	80058c8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0201 	orr.w	r2, r2, #1
 80058c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3714      	adds	r7, #20
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bc80      	pop	{r7}
 80058d2:	4770      	bx	lr
 80058d4:	40012c00 	.word	0x40012c00
 80058d8:	40000400 	.word	0x40000400
 80058dc:	40000800 	.word	0x40000800

080058e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d020      	beq.n	8005944 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d01b      	beq.n	8005944 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0202 	mvn.w	r2, #2
 8005914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f998 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 8005930:	e005      	b.n	800593e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f98b 	bl	8005c4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 f99a 	bl	8005c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	f003 0304 	and.w	r3, r3, #4
 800594a:	2b00      	cmp	r3, #0
 800594c:	d020      	beq.n	8005990 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f003 0304 	and.w	r3, r3, #4
 8005954:	2b00      	cmp	r3, #0
 8005956:	d01b      	beq.n	8005990 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f06f 0204 	mvn.w	r2, #4
 8005960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2202      	movs	r2, #2
 8005966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f972 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 800597c:	e005      	b.n	800598a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f965 	bl	8005c4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 f974 	bl	8005c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f003 0308 	and.w	r3, r3, #8
 8005996:	2b00      	cmp	r3, #0
 8005998:	d020      	beq.n	80059dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f003 0308 	and.w	r3, r3, #8
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01b      	beq.n	80059dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0208 	mvn.w	r2, #8
 80059ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2204      	movs	r2, #4
 80059b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f94c 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 80059c8:	e005      	b.n	80059d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f93f 	bl	8005c4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 f94e 	bl	8005c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	f003 0310 	and.w	r3, r3, #16
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d020      	beq.n	8005a28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f003 0310 	and.w	r3, r3, #16
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d01b      	beq.n	8005a28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f06f 0210 	mvn.w	r2, #16
 80059f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2208      	movs	r2, #8
 80059fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d003      	beq.n	8005a16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f926 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 8005a14:	e005      	b.n	8005a22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f919 	bl	8005c4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f928 	bl	8005c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00c      	beq.n	8005a4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f003 0301 	and.w	r3, r3, #1
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f06f 0201 	mvn.w	r2, #1
 8005a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7fb fcd1 	bl	80013ee <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00c      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d007      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fa7f 	bl	8005f6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00c      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d007      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 f8f8 	bl	8005c84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	f003 0320 	and.w	r3, r3, #32
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00c      	beq.n	8005ab8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0320 	and.w	r3, r3, #32
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d007      	beq.n	8005ab8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f06f 0220 	mvn.w	r2, #32
 8005ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 fa52 	bl	8005f5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ab8:	bf00      	nop
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_TIM_ConfigClockSource+0x1c>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e0b4      	b.n	8005c46 <HAL_TIM_ConfigClockSource+0x186>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005afa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68ba      	ldr	r2, [r7, #8]
 8005b0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b14:	d03e      	beq.n	8005b94 <HAL_TIM_ConfigClockSource+0xd4>
 8005b16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b1a:	f200 8087 	bhi.w	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b22:	f000 8086 	beq.w	8005c32 <HAL_TIM_ConfigClockSource+0x172>
 8005b26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b2a:	d87f      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b2c:	2b70      	cmp	r3, #112	@ 0x70
 8005b2e:	d01a      	beq.n	8005b66 <HAL_TIM_ConfigClockSource+0xa6>
 8005b30:	2b70      	cmp	r3, #112	@ 0x70
 8005b32:	d87b      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b34:	2b60      	cmp	r3, #96	@ 0x60
 8005b36:	d050      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x11a>
 8005b38:	2b60      	cmp	r3, #96	@ 0x60
 8005b3a:	d877      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b3c:	2b50      	cmp	r3, #80	@ 0x50
 8005b3e:	d03c      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0xfa>
 8005b40:	2b50      	cmp	r3, #80	@ 0x50
 8005b42:	d873      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b44:	2b40      	cmp	r3, #64	@ 0x40
 8005b46:	d058      	beq.n	8005bfa <HAL_TIM_ConfigClockSource+0x13a>
 8005b48:	2b40      	cmp	r3, #64	@ 0x40
 8005b4a:	d86f      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b4c:	2b30      	cmp	r3, #48	@ 0x30
 8005b4e:	d064      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x15a>
 8005b50:	2b30      	cmp	r3, #48	@ 0x30
 8005b52:	d86b      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b54:	2b20      	cmp	r3, #32
 8005b56:	d060      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x15a>
 8005b58:	2b20      	cmp	r3, #32
 8005b5a:	d867      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d05c      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x15a>
 8005b60:	2b10      	cmp	r3, #16
 8005b62:	d05a      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x15a>
 8005b64:	e062      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b76:	f000 f974 	bl	8005e62 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	609a      	str	r2, [r3, #8]
      break;
 8005b92:	e04f      	b.n	8005c34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ba4:	f000 f95d 	bl	8005e62 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bb6:	609a      	str	r2, [r3, #8]
      break;
 8005bb8:	e03c      	b.n	8005c34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	f000 f8d4 	bl	8005d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2150      	movs	r1, #80	@ 0x50
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f000 f92b 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 8005bd8:	e02c      	b.n	8005c34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005be6:	461a      	mov	r2, r3
 8005be8:	f000 f8f2 	bl	8005dd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2160      	movs	r1, #96	@ 0x60
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f000 f91b 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 8005bf8:	e01c      	b.n	8005c34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c06:	461a      	mov	r2, r3
 8005c08:	f000 f8b4 	bl	8005d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2140      	movs	r1, #64	@ 0x40
 8005c12:	4618      	mov	r0, r3
 8005c14:	f000 f90b 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 8005c18:	e00c      	b.n	8005c34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4619      	mov	r1, r3
 8005c24:	4610      	mov	r0, r2
 8005c26:	f000 f902 	bl	8005e2e <TIM_ITRx_SetConfig>
      break;
 8005c2a:	e003      	b.n	8005c34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c30:	e000      	b.n	8005c34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bc80      	pop	{r7}
 8005c5e:	4770      	bx	lr

08005c60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bc80      	pop	{r7}
 8005c70:	4770      	bx	lr

08005c72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr

08005c84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr
	...

08005c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a2f      	ldr	r2, [pc, #188]	@ (8005d68 <TIM_Base_SetConfig+0xd0>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d00b      	beq.n	8005cc8 <TIM_Base_SetConfig+0x30>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cb6:	d007      	beq.n	8005cc8 <TIM_Base_SetConfig+0x30>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a2c      	ldr	r2, [pc, #176]	@ (8005d6c <TIM_Base_SetConfig+0xd4>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d003      	beq.n	8005cc8 <TIM_Base_SetConfig+0x30>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a2b      	ldr	r2, [pc, #172]	@ (8005d70 <TIM_Base_SetConfig+0xd8>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d108      	bne.n	8005cda <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a22      	ldr	r2, [pc, #136]	@ (8005d68 <TIM_Base_SetConfig+0xd0>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d00b      	beq.n	8005cfa <TIM_Base_SetConfig+0x62>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ce8:	d007      	beq.n	8005cfa <TIM_Base_SetConfig+0x62>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a1f      	ldr	r2, [pc, #124]	@ (8005d6c <TIM_Base_SetConfig+0xd4>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d003      	beq.n	8005cfa <TIM_Base_SetConfig+0x62>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8005d70 <TIM_Base_SetConfig+0xd8>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d108      	bne.n	8005d0c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	689a      	ldr	r2, [r3, #8]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a0d      	ldr	r2, [pc, #52]	@ (8005d68 <TIM_Base_SetConfig+0xd0>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d103      	bne.n	8005d40 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	691a      	ldr	r2, [r3, #16]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d005      	beq.n	8005d5e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	f023 0201 	bic.w	r2, r3, #1
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	611a      	str	r2, [r3, #16]
  }
}
 8005d5e:	bf00      	nop
 8005d60:	3714      	adds	r7, #20
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bc80      	pop	{r7}
 8005d66:	4770      	bx	lr
 8005d68:	40012c00 	.word	0x40012c00
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	40000800 	.word	0x40000800

08005d74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b087      	sub	sp, #28
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	f023 0201 	bic.w	r2, r3, #1
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	011b      	lsls	r3, r3, #4
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	f023 030a 	bic.w	r3, r3, #10
 8005db0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	621a      	str	r2, [r3, #32]
}
 8005dc6:	bf00      	nop
 8005dc8:	371c      	adds	r7, #28
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bc80      	pop	{r7}
 8005dce:	4770      	bx	lr

08005dd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b087      	sub	sp, #28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	f023 0210 	bic.w	r2, r3, #16
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	031b      	lsls	r3, r3, #12
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	011b      	lsls	r3, r3, #4
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	621a      	str	r2, [r3, #32]
}
 8005e24:	bf00      	nop
 8005e26:	371c      	adds	r7, #28
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bc80      	pop	{r7}
 8005e2c:	4770      	bx	lr

08005e2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b085      	sub	sp, #20
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
 8005e36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	f043 0307 	orr.w	r3, r3, #7
 8005e50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	609a      	str	r2, [r3, #8]
}
 8005e58:	bf00      	nop
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bc80      	pop	{r7}
 8005e60:	4770      	bx	lr

08005e62 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e62:	b480      	push	{r7}
 8005e64:	b087      	sub	sp, #28
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	60f8      	str	r0, [r7, #12]
 8005e6a:	60b9      	str	r1, [r7, #8]
 8005e6c:	607a      	str	r2, [r7, #4]
 8005e6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e7c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	021a      	lsls	r2, r3, #8
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	431a      	orrs	r2, r3
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	609a      	str	r2, [r3, #8]
}
 8005e96:	bf00      	nop
 8005e98:	371c      	adds	r7, #28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bc80      	pop	{r7}
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d101      	bne.n	8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	e046      	b.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ede:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a16      	ldr	r2, [pc, #88]	@ (8005f50 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00e      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f04:	d009      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a12      	ldr	r2, [pc, #72]	@ (8005f54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d004      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a10      	ldr	r2, [pc, #64]	@ (8005f58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d10c      	bne.n	8005f34 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3714      	adds	r7, #20
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bc80      	pop	{r7}
 8005f4e:	4770      	bx	lr
 8005f50:	40012c00 	.word	0x40012c00
 8005f54:	40000400 	.word	0x40000400
 8005f58:	40000800 	.word	0x40000800

08005f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f64:	bf00      	nop
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bc80      	pop	{r7}
 8005f6c:	4770      	bx	lr

08005f6e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b083      	sub	sp, #12
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr

08005f80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d101      	bne.n	8005f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e042      	b.n	8006018 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d106      	bne.n	8005fac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fb ff0e 	bl	8001dc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2224      	movs	r2, #36	@ 0x24
 8005fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68da      	ldr	r2, [r3, #12]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 f82b 	bl	8006020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695a      	ldr	r2, [r3, #20]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fe8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ff8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2220      	movs	r2, #32
 800600c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3708      	adds	r7, #8
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68da      	ldr	r2, [r3, #12]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	430a      	orrs	r2, r1
 800603c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	689a      	ldr	r2, [r3, #8]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	431a      	orrs	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	4313      	orrs	r3, r2
 800604e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800605a:	f023 030c 	bic.w	r3, r3, #12
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	6812      	ldr	r2, [r2, #0]
 8006062:	68b9      	ldr	r1, [r7, #8]
 8006064:	430b      	orrs	r3, r1
 8006066:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	699a      	ldr	r2, [r3, #24]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a2c      	ldr	r2, [pc, #176]	@ (8006134 <UART_SetConfig+0x114>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d103      	bne.n	8006090 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006088:	f7ff f9d0 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 800608c:	60f8      	str	r0, [r7, #12]
 800608e:	e002      	b.n	8006096 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006090:	f7ff f9b8 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8006094:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	4613      	mov	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4413      	add	r3, r2
 800609e:	009a      	lsls	r2, r3, #2
 80060a0:	441a      	add	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ac:	4a22      	ldr	r2, [pc, #136]	@ (8006138 <UART_SetConfig+0x118>)
 80060ae:	fba2 2303 	umull	r2, r3, r2, r3
 80060b2:	095b      	lsrs	r3, r3, #5
 80060b4:	0119      	lsls	r1, r3, #4
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	4613      	mov	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	009a      	lsls	r2, r3, #2
 80060c0:	441a      	add	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80060cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006138 <UART_SetConfig+0x118>)
 80060ce:	fba3 0302 	umull	r0, r3, r3, r2
 80060d2:	095b      	lsrs	r3, r3, #5
 80060d4:	2064      	movs	r0, #100	@ 0x64
 80060d6:	fb00 f303 	mul.w	r3, r0, r3
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	011b      	lsls	r3, r3, #4
 80060de:	3332      	adds	r3, #50	@ 0x32
 80060e0:	4a15      	ldr	r2, [pc, #84]	@ (8006138 <UART_SetConfig+0x118>)
 80060e2:	fba2 2303 	umull	r2, r3, r2, r3
 80060e6:	095b      	lsrs	r3, r3, #5
 80060e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060ec:	4419      	add	r1, r3
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	4613      	mov	r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4413      	add	r3, r2
 80060f6:	009a      	lsls	r2, r3, #2
 80060f8:	441a      	add	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	fbb2 f2f3 	udiv	r2, r2, r3
 8006104:	4b0c      	ldr	r3, [pc, #48]	@ (8006138 <UART_SetConfig+0x118>)
 8006106:	fba3 0302 	umull	r0, r3, r3, r2
 800610a:	095b      	lsrs	r3, r3, #5
 800610c:	2064      	movs	r0, #100	@ 0x64
 800610e:	fb00 f303 	mul.w	r3, r0, r3
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	011b      	lsls	r3, r3, #4
 8006116:	3332      	adds	r3, #50	@ 0x32
 8006118:	4a07      	ldr	r2, [pc, #28]	@ (8006138 <UART_SetConfig+0x118>)
 800611a:	fba2 2303 	umull	r2, r3, r2, r3
 800611e:	095b      	lsrs	r3, r3, #5
 8006120:	f003 020f 	and.w	r2, r3, #15
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	440a      	add	r2, r1
 800612a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800612c:	bf00      	nop
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40013800 	.word	0x40013800
 8006138:	51eb851f 	.word	0x51eb851f

0800613c <malloc>:
 800613c:	4b02      	ldr	r3, [pc, #8]	@ (8006148 <malloc+0xc>)
 800613e:	4601      	mov	r1, r0
 8006140:	6818      	ldr	r0, [r3, #0]
 8006142:	f000 b82d 	b.w	80061a0 <_malloc_r>
 8006146:	bf00      	nop
 8006148:	20000044 	.word	0x20000044

0800614c <free>:
 800614c:	4b02      	ldr	r3, [pc, #8]	@ (8006158 <free+0xc>)
 800614e:	4601      	mov	r1, r0
 8006150:	6818      	ldr	r0, [r3, #0]
 8006152:	f000 b8f5 	b.w	8006340 <_free_r>
 8006156:	bf00      	nop
 8006158:	20000044 	.word	0x20000044

0800615c <sbrk_aligned>:
 800615c:	b570      	push	{r4, r5, r6, lr}
 800615e:	4e0f      	ldr	r6, [pc, #60]	@ (800619c <sbrk_aligned+0x40>)
 8006160:	460c      	mov	r4, r1
 8006162:	6831      	ldr	r1, [r6, #0]
 8006164:	4605      	mov	r5, r0
 8006166:	b911      	cbnz	r1, 800616e <sbrk_aligned+0x12>
 8006168:	f000 f8ae 	bl	80062c8 <_sbrk_r>
 800616c:	6030      	str	r0, [r6, #0]
 800616e:	4621      	mov	r1, r4
 8006170:	4628      	mov	r0, r5
 8006172:	f000 f8a9 	bl	80062c8 <_sbrk_r>
 8006176:	1c43      	adds	r3, r0, #1
 8006178:	d103      	bne.n	8006182 <sbrk_aligned+0x26>
 800617a:	f04f 34ff 	mov.w	r4, #4294967295
 800617e:	4620      	mov	r0, r4
 8006180:	bd70      	pop	{r4, r5, r6, pc}
 8006182:	1cc4      	adds	r4, r0, #3
 8006184:	f024 0403 	bic.w	r4, r4, #3
 8006188:	42a0      	cmp	r0, r4
 800618a:	d0f8      	beq.n	800617e <sbrk_aligned+0x22>
 800618c:	1a21      	subs	r1, r4, r0
 800618e:	4628      	mov	r0, r5
 8006190:	f000 f89a 	bl	80062c8 <_sbrk_r>
 8006194:	3001      	adds	r0, #1
 8006196:	d1f2      	bne.n	800617e <sbrk_aligned+0x22>
 8006198:	e7ef      	b.n	800617a <sbrk_aligned+0x1e>
 800619a:	bf00      	nop
 800619c:	20000290 	.word	0x20000290

080061a0 <_malloc_r>:
 80061a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061a4:	1ccd      	adds	r5, r1, #3
 80061a6:	f025 0503 	bic.w	r5, r5, #3
 80061aa:	3508      	adds	r5, #8
 80061ac:	2d0c      	cmp	r5, #12
 80061ae:	bf38      	it	cc
 80061b0:	250c      	movcc	r5, #12
 80061b2:	2d00      	cmp	r5, #0
 80061b4:	4606      	mov	r6, r0
 80061b6:	db01      	blt.n	80061bc <_malloc_r+0x1c>
 80061b8:	42a9      	cmp	r1, r5
 80061ba:	d904      	bls.n	80061c6 <_malloc_r+0x26>
 80061bc:	230c      	movs	r3, #12
 80061be:	6033      	str	r3, [r6, #0]
 80061c0:	2000      	movs	r0, #0
 80061c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800629c <_malloc_r+0xfc>
 80061ca:	f000 f869 	bl	80062a0 <__malloc_lock>
 80061ce:	f8d8 3000 	ldr.w	r3, [r8]
 80061d2:	461c      	mov	r4, r3
 80061d4:	bb44      	cbnz	r4, 8006228 <_malloc_r+0x88>
 80061d6:	4629      	mov	r1, r5
 80061d8:	4630      	mov	r0, r6
 80061da:	f7ff ffbf 	bl	800615c <sbrk_aligned>
 80061de:	1c43      	adds	r3, r0, #1
 80061e0:	4604      	mov	r4, r0
 80061e2:	d158      	bne.n	8006296 <_malloc_r+0xf6>
 80061e4:	f8d8 4000 	ldr.w	r4, [r8]
 80061e8:	4627      	mov	r7, r4
 80061ea:	2f00      	cmp	r7, #0
 80061ec:	d143      	bne.n	8006276 <_malloc_r+0xd6>
 80061ee:	2c00      	cmp	r4, #0
 80061f0:	d04b      	beq.n	800628a <_malloc_r+0xea>
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	4639      	mov	r1, r7
 80061f6:	4630      	mov	r0, r6
 80061f8:	eb04 0903 	add.w	r9, r4, r3
 80061fc:	f000 f864 	bl	80062c8 <_sbrk_r>
 8006200:	4581      	cmp	r9, r0
 8006202:	d142      	bne.n	800628a <_malloc_r+0xea>
 8006204:	6821      	ldr	r1, [r4, #0]
 8006206:	4630      	mov	r0, r6
 8006208:	1a6d      	subs	r5, r5, r1
 800620a:	4629      	mov	r1, r5
 800620c:	f7ff ffa6 	bl	800615c <sbrk_aligned>
 8006210:	3001      	adds	r0, #1
 8006212:	d03a      	beq.n	800628a <_malloc_r+0xea>
 8006214:	6823      	ldr	r3, [r4, #0]
 8006216:	442b      	add	r3, r5
 8006218:	6023      	str	r3, [r4, #0]
 800621a:	f8d8 3000 	ldr.w	r3, [r8]
 800621e:	685a      	ldr	r2, [r3, #4]
 8006220:	bb62      	cbnz	r2, 800627c <_malloc_r+0xdc>
 8006222:	f8c8 7000 	str.w	r7, [r8]
 8006226:	e00f      	b.n	8006248 <_malloc_r+0xa8>
 8006228:	6822      	ldr	r2, [r4, #0]
 800622a:	1b52      	subs	r2, r2, r5
 800622c:	d420      	bmi.n	8006270 <_malloc_r+0xd0>
 800622e:	2a0b      	cmp	r2, #11
 8006230:	d917      	bls.n	8006262 <_malloc_r+0xc2>
 8006232:	1961      	adds	r1, r4, r5
 8006234:	42a3      	cmp	r3, r4
 8006236:	6025      	str	r5, [r4, #0]
 8006238:	bf18      	it	ne
 800623a:	6059      	strne	r1, [r3, #4]
 800623c:	6863      	ldr	r3, [r4, #4]
 800623e:	bf08      	it	eq
 8006240:	f8c8 1000 	streq.w	r1, [r8]
 8006244:	5162      	str	r2, [r4, r5]
 8006246:	604b      	str	r3, [r1, #4]
 8006248:	4630      	mov	r0, r6
 800624a:	f000 f82f 	bl	80062ac <__malloc_unlock>
 800624e:	f104 000b 	add.w	r0, r4, #11
 8006252:	1d23      	adds	r3, r4, #4
 8006254:	f020 0007 	bic.w	r0, r0, #7
 8006258:	1ac2      	subs	r2, r0, r3
 800625a:	bf1c      	itt	ne
 800625c:	1a1b      	subne	r3, r3, r0
 800625e:	50a3      	strne	r3, [r4, r2]
 8006260:	e7af      	b.n	80061c2 <_malloc_r+0x22>
 8006262:	6862      	ldr	r2, [r4, #4]
 8006264:	42a3      	cmp	r3, r4
 8006266:	bf0c      	ite	eq
 8006268:	f8c8 2000 	streq.w	r2, [r8]
 800626c:	605a      	strne	r2, [r3, #4]
 800626e:	e7eb      	b.n	8006248 <_malloc_r+0xa8>
 8006270:	4623      	mov	r3, r4
 8006272:	6864      	ldr	r4, [r4, #4]
 8006274:	e7ae      	b.n	80061d4 <_malloc_r+0x34>
 8006276:	463c      	mov	r4, r7
 8006278:	687f      	ldr	r7, [r7, #4]
 800627a:	e7b6      	b.n	80061ea <_malloc_r+0x4a>
 800627c:	461a      	mov	r2, r3
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	42a3      	cmp	r3, r4
 8006282:	d1fb      	bne.n	800627c <_malloc_r+0xdc>
 8006284:	2300      	movs	r3, #0
 8006286:	6053      	str	r3, [r2, #4]
 8006288:	e7de      	b.n	8006248 <_malloc_r+0xa8>
 800628a:	230c      	movs	r3, #12
 800628c:	4630      	mov	r0, r6
 800628e:	6033      	str	r3, [r6, #0]
 8006290:	f000 f80c 	bl	80062ac <__malloc_unlock>
 8006294:	e794      	b.n	80061c0 <_malloc_r+0x20>
 8006296:	6005      	str	r5, [r0, #0]
 8006298:	e7d6      	b.n	8006248 <_malloc_r+0xa8>
 800629a:	bf00      	nop
 800629c:	20000294 	.word	0x20000294

080062a0 <__malloc_lock>:
 80062a0:	4801      	ldr	r0, [pc, #4]	@ (80062a8 <__malloc_lock+0x8>)
 80062a2:	f000 b84b 	b.w	800633c <__retarget_lock_acquire_recursive>
 80062a6:	bf00      	nop
 80062a8:	200003d4 	.word	0x200003d4

080062ac <__malloc_unlock>:
 80062ac:	4801      	ldr	r0, [pc, #4]	@ (80062b4 <__malloc_unlock+0x8>)
 80062ae:	f000 b846 	b.w	800633e <__retarget_lock_release_recursive>
 80062b2:	bf00      	nop
 80062b4:	200003d4 	.word	0x200003d4

080062b8 <memset>:
 80062b8:	4603      	mov	r3, r0
 80062ba:	4402      	add	r2, r0
 80062bc:	4293      	cmp	r3, r2
 80062be:	d100      	bne.n	80062c2 <memset+0xa>
 80062c0:	4770      	bx	lr
 80062c2:	f803 1b01 	strb.w	r1, [r3], #1
 80062c6:	e7f9      	b.n	80062bc <memset+0x4>

080062c8 <_sbrk_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	2300      	movs	r3, #0
 80062cc:	4d05      	ldr	r5, [pc, #20]	@ (80062e4 <_sbrk_r+0x1c>)
 80062ce:	4604      	mov	r4, r0
 80062d0:	4608      	mov	r0, r1
 80062d2:	602b      	str	r3, [r5, #0]
 80062d4:	f7fb fc4e 	bl	8001b74 <_sbrk>
 80062d8:	1c43      	adds	r3, r0, #1
 80062da:	d102      	bne.n	80062e2 <_sbrk_r+0x1a>
 80062dc:	682b      	ldr	r3, [r5, #0]
 80062de:	b103      	cbz	r3, 80062e2 <_sbrk_r+0x1a>
 80062e0:	6023      	str	r3, [r4, #0]
 80062e2:	bd38      	pop	{r3, r4, r5, pc}
 80062e4:	200003d0 	.word	0x200003d0

080062e8 <__errno>:
 80062e8:	4b01      	ldr	r3, [pc, #4]	@ (80062f0 <__errno+0x8>)
 80062ea:	6818      	ldr	r0, [r3, #0]
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	20000044 	.word	0x20000044

080062f4 <__libc_init_array>:
 80062f4:	b570      	push	{r4, r5, r6, lr}
 80062f6:	2600      	movs	r6, #0
 80062f8:	4d0c      	ldr	r5, [pc, #48]	@ (800632c <__libc_init_array+0x38>)
 80062fa:	4c0d      	ldr	r4, [pc, #52]	@ (8006330 <__libc_init_array+0x3c>)
 80062fc:	1b64      	subs	r4, r4, r5
 80062fe:	10a4      	asrs	r4, r4, #2
 8006300:	42a6      	cmp	r6, r4
 8006302:	d109      	bne.n	8006318 <__libc_init_array+0x24>
 8006304:	f000 f864 	bl	80063d0 <_init>
 8006308:	2600      	movs	r6, #0
 800630a:	4d0a      	ldr	r5, [pc, #40]	@ (8006334 <__libc_init_array+0x40>)
 800630c:	4c0a      	ldr	r4, [pc, #40]	@ (8006338 <__libc_init_array+0x44>)
 800630e:	1b64      	subs	r4, r4, r5
 8006310:	10a4      	asrs	r4, r4, #2
 8006312:	42a6      	cmp	r6, r4
 8006314:	d105      	bne.n	8006322 <__libc_init_array+0x2e>
 8006316:	bd70      	pop	{r4, r5, r6, pc}
 8006318:	f855 3b04 	ldr.w	r3, [r5], #4
 800631c:	4798      	blx	r3
 800631e:	3601      	adds	r6, #1
 8006320:	e7ee      	b.n	8006300 <__libc_init_array+0xc>
 8006322:	f855 3b04 	ldr.w	r3, [r5], #4
 8006326:	4798      	blx	r3
 8006328:	3601      	adds	r6, #1
 800632a:	e7f2      	b.n	8006312 <__libc_init_array+0x1e>
 800632c:	080064b0 	.word	0x080064b0
 8006330:	080064b0 	.word	0x080064b0
 8006334:	080064b0 	.word	0x080064b0
 8006338:	080064b4 	.word	0x080064b4

0800633c <__retarget_lock_acquire_recursive>:
 800633c:	4770      	bx	lr

0800633e <__retarget_lock_release_recursive>:
 800633e:	4770      	bx	lr

08006340 <_free_r>:
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	4605      	mov	r5, r0
 8006344:	2900      	cmp	r1, #0
 8006346:	d040      	beq.n	80063ca <_free_r+0x8a>
 8006348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800634c:	1f0c      	subs	r4, r1, #4
 800634e:	2b00      	cmp	r3, #0
 8006350:	bfb8      	it	lt
 8006352:	18e4      	addlt	r4, r4, r3
 8006354:	f7ff ffa4 	bl	80062a0 <__malloc_lock>
 8006358:	4a1c      	ldr	r2, [pc, #112]	@ (80063cc <_free_r+0x8c>)
 800635a:	6813      	ldr	r3, [r2, #0]
 800635c:	b933      	cbnz	r3, 800636c <_free_r+0x2c>
 800635e:	6063      	str	r3, [r4, #4]
 8006360:	6014      	str	r4, [r2, #0]
 8006362:	4628      	mov	r0, r5
 8006364:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006368:	f7ff bfa0 	b.w	80062ac <__malloc_unlock>
 800636c:	42a3      	cmp	r3, r4
 800636e:	d908      	bls.n	8006382 <_free_r+0x42>
 8006370:	6820      	ldr	r0, [r4, #0]
 8006372:	1821      	adds	r1, r4, r0
 8006374:	428b      	cmp	r3, r1
 8006376:	bf01      	itttt	eq
 8006378:	6819      	ldreq	r1, [r3, #0]
 800637a:	685b      	ldreq	r3, [r3, #4]
 800637c:	1809      	addeq	r1, r1, r0
 800637e:	6021      	streq	r1, [r4, #0]
 8006380:	e7ed      	b.n	800635e <_free_r+0x1e>
 8006382:	461a      	mov	r2, r3
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	b10b      	cbz	r3, 800638c <_free_r+0x4c>
 8006388:	42a3      	cmp	r3, r4
 800638a:	d9fa      	bls.n	8006382 <_free_r+0x42>
 800638c:	6811      	ldr	r1, [r2, #0]
 800638e:	1850      	adds	r0, r2, r1
 8006390:	42a0      	cmp	r0, r4
 8006392:	d10b      	bne.n	80063ac <_free_r+0x6c>
 8006394:	6820      	ldr	r0, [r4, #0]
 8006396:	4401      	add	r1, r0
 8006398:	1850      	adds	r0, r2, r1
 800639a:	4283      	cmp	r3, r0
 800639c:	6011      	str	r1, [r2, #0]
 800639e:	d1e0      	bne.n	8006362 <_free_r+0x22>
 80063a0:	6818      	ldr	r0, [r3, #0]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	4408      	add	r0, r1
 80063a6:	6010      	str	r0, [r2, #0]
 80063a8:	6053      	str	r3, [r2, #4]
 80063aa:	e7da      	b.n	8006362 <_free_r+0x22>
 80063ac:	d902      	bls.n	80063b4 <_free_r+0x74>
 80063ae:	230c      	movs	r3, #12
 80063b0:	602b      	str	r3, [r5, #0]
 80063b2:	e7d6      	b.n	8006362 <_free_r+0x22>
 80063b4:	6820      	ldr	r0, [r4, #0]
 80063b6:	1821      	adds	r1, r4, r0
 80063b8:	428b      	cmp	r3, r1
 80063ba:	bf01      	itttt	eq
 80063bc:	6819      	ldreq	r1, [r3, #0]
 80063be:	685b      	ldreq	r3, [r3, #4]
 80063c0:	1809      	addeq	r1, r1, r0
 80063c2:	6021      	streq	r1, [r4, #0]
 80063c4:	6063      	str	r3, [r4, #4]
 80063c6:	6054      	str	r4, [r2, #4]
 80063c8:	e7cb      	b.n	8006362 <_free_r+0x22>
 80063ca:	bd38      	pop	{r3, r4, r5, pc}
 80063cc:	20000294 	.word	0x20000294

080063d0 <_init>:
 80063d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063d2:	bf00      	nop
 80063d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063d6:	bc08      	pop	{r3}
 80063d8:	469e      	mov	lr, r3
 80063da:	4770      	bx	lr

080063dc <_fini>:
 80063dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063de:	bf00      	nop
 80063e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063e2:	bc08      	pop	{r3}
 80063e4:	469e      	mov	lr, r3
 80063e6:	4770      	bx	lr
