{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649937108364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649937108365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 19:51:44 2022 " "Processing started: Thu Apr 14 19:51:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649937108365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649937108365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c DE2_115 " "Command: quartus_sta lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649937108365 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1649937108440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1649937108601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649937108646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649937108646 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1649937109039 ""}
{ "Info" "ISTA_SDC_FOUND" "Altpll/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Altpll/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1649937109106 ""}
{ "Info" "ISTA_SDC_FOUND" "../NTUEE-DCLAB-Materials/lab3/src/DE2_115/DE2_115.sdc " "Reading SDC File: '../NTUEE-DCLAB-Materials/lab3/src/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1649937109113 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109115 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109115 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1649937109116 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudDSP:dsp0\|slow_counter\[0\] AUD_DACLRCK " "Register Top:top0\|AudDSP:dsp0\|slow_counter\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1649937109121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1649937109121 "|DE2_115|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp0\|daclrck~1 KEY\[3\] " "Latch Top:top0\|AudDSP:dsp0\|daclrck~1 is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1649937109121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1649937109121 "|DE2_115|KEY[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109386 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1649937109388 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1649937109403 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109422 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109423 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109424 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109426 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109432 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109432 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109433 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109433 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1649937109435 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649937109435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.860 " "Worst-case setup slack is -7.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.860            -172.642 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -7.860            -172.642 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.391            -371.190 AUD_BCLK  " "   -4.391            -371.190 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.735               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   36.735               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937109437 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109440 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.387               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.404               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 AUD_BCLK  " "    0.440               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937109445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649937109451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649937109453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.819 " "Worst-case minimum pulse width slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.096               0.000 AUD_BCLK  " "   41.096               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.373               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.373               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.761               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.761               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937109458 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109607 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937109608 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1649937109621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1649937109650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1649937110177 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudDSP:dsp0\|slow_counter\[0\] AUD_DACLRCK " "Register Top:top0\|AudDSP:dsp0\|slow_counter\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1649937110272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1649937110272 "|DE2_115|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp0\|daclrck~1 KEY\[3\] " "Latch Top:top0\|AudDSP:dsp0\|daclrck~1 is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1649937110272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1649937110272 "|DE2_115|KEY[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110274 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110291 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110292 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110292 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1649937110294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649937110294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.226 " "Worst-case setup slack is -7.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.226            -158.011 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -7.226            -158.011 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.138            -349.949 AUD_BCLK  " "   -4.138            -349.949 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.147               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   37.147               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937110300 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110303 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.340               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937110311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649937110317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649937110324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.799 " "Worst-case minimum pulse width slack is 9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.151               0.000 AUD_BCLK  " "   41.151               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.357               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.357               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.755               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.755               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937110331 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110531 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110532 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1649937110548 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudDSP:dsp0\|slow_counter\[0\] AUD_DACLRCK " "Register Top:top0\|AudDSP:dsp0\|slow_counter\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1649937110889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1649937110889 "|DE2_115|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp0\|daclrck~1 KEY\[3\] " "Latch Top:top0\|AudDSP:dsp0\|daclrck~1 is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1649937110889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1649937110889 "|DE2_115|KEY[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110891 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110893 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110894 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110894 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110895 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1649937110896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649937110896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.005 " "Worst-case setup slack is -4.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.005             -88.469 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -4.005             -88.469 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.779            -147.523 AUD_BCLK  " "   -1.779            -147.523 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.157               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   39.157               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937110904 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110906 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937110907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.001 " "Worst-case hold slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 AUD_BCLK  " "   -0.001              -0.001 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.172               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.179               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937110916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649937110925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649937110932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.655               0.000 AUD_BCLK  " "   40.655               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.420               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.420               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.773               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.773               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649937110940 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937111151 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1649937111151 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649937111929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649937111930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649937112122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 19:51:52 2022 " "Processing ended: Thu Apr 14 19:51:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649937112122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649937112122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649937112122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649937112122 ""}
