WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500045 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500046 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500046 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 13308288 heartbeat IPC: 0.92522 cumulative IPC: 0.92522 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 24181353 heartbeat IPC: 0.919705 cumulative IPC: 0.922454 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 35124611 heartbeat IPC: 0.913805 cumulative IPC: 0.919553 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 46058242 heartbeat IPC: 0.91461 cumulative IPC: 0.918312 (Simulation time: 0 hr 4 min 40 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 57008929 heartbeat IPC: 0.913185 cumulative IPC: 0.917282 (Simulation time: 0 hr 5 min 45 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 54508884 cumulative IPC: 0.917282 (Simulation time: 0 hr 5 min 45 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 54508884 (Simulation time: 0 hr 5 min 45 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.917282 instructions: 50000001 cycles: 54508884
CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1113491  HIT:     318880  MISS:     794611
LLC LOAD         ACCESS:     664541  HIT:       2202  MISS:     662339
LLC RFO          ACCESS:        972  HIT:        151  MISS:        821
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     439180  HIT:     315933  MISS:     123247
LLC TRANSLATION  ACCESS:       8798  HIT:        594  MISS:       8204
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 294.186 cycles
cpu0_DTLB TOTAL       ACCESS:   10281488  HIT:    9624552  MISS:     656936
cpu0_DTLB LOAD         ACCESS:   10281488  HIT:    9624552  MISS:     656936
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.3106 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15710599  HIT:   11288650  MISS:    4421949
cpu0_L1D LOAD         ACCESS:   12146562  HIT:    7871676  MISS:    4274886
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3525775  HIT:    3416970  MISS:     108805
cpu0_L1D TRANSLATION  ACCESS:      38262  HIT:          4  MISS:      38258
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 57.966 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1223383  HIT:     531879  MISS:     691504
cpu0_L2C LOAD         ACCESS:     723370  HIT:      58829  MISS:     664541
cpu0_L2C RFO          ACCESS:      25897  HIT:      24925  MISS:        972
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     454945  HIT:     437752  MISS:      17193
cpu0_L2C TRANSLATION  ACCESS:      19171  HIT:      10373  MISS:       8798
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 358.543 cycles
cpu0_STLB TOTAL       ACCESS:     170212  HIT:     151059  MISS:      19153
cpu0_STLB LOAD         ACCESS:     170212  HIT:     151059  MISS:      19153
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 281.545 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      65808
  ROW_BUFFER_MISS:     605509
 AVG DBUS CONGESTED CYCLE:    3.93702
 WQ ROW_BUFFER_HIT:     117920
  ROW_BUFFER_MISS:     321035  FULL:          0

