<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › iop_dmc_in_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>iop_dmc_in_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_dmc_in_defs_h</span>
<span class="cp">#define __iop_dmc_in_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_dmc_in.r</span>
<span class="cm"> *     id:           iop_dmc_in.r,v 1.26 2005/02/16 09:14:17 niklaspa Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:45 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile iop_dmc_in_defs.h ../../inst/io_proc/rtl/iop_dmc_in.r</span>
<span class="cm"> *      id: $Id: iop_dmc_in_defs.h,v 1.5 2005/04/24 18:31:05 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope iop_dmc_in */</span>

<span class="cm">/* Register rw_cfg, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sth_intr</span>     <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">last_dis_dif</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>       <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_cfg 0</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_cfg 0</span>

<span class="cm">/* Register rw_ctrl, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dif_en</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dif_dis</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stream_clr</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">29</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_ctrl 4</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_ctrl 4</span>

<span class="cm">/* Register r_stat, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dif_en</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_r_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_stat 8</span>

<span class="cm">/* Register rw_stream_cmd, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span> <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_stream_cmd</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_stream_cmd 12</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_stream_cmd 12</span>

<span class="cm">/* Register rw_stream_wr_data, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_dmc_in_rw_stream_wr_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_stream_wr_data 16</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_stream_wr_data 16</span>

<span class="cm">/* Register rw_stream_wr_data_last, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_dmc_in_rw_stream_wr_data_last</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_stream_wr_data_last 20</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_stream_wr_data_last 20</span>

<span class="cm">/* Register rw_stream_ctrl, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eop</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wait</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">keep_md</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_stream_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_stream_ctrl 24</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_stream_ctrl 24</span>

<span class="cm">/* Register r_stream_stat, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sth</span>            <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>         <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">full</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">last_pkt</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_md_valid</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt_md_valid</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group_md_valid</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stream_busy</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd_rdy</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span>         <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_r_stream_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_stream_stat 28</span>

<span class="cm">/* Register r_data_descr, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stat</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span>   <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_r_data_descr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_data_descr 32</span>

<span class="cm">/* Register r_ctxt_descr, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stat</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md0</span>  <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_r_ctxt_descr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_ctxt_descr 36</span>

<span class="cm">/* Register r_ctxt_descr_md1, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_dmc_in_r_ctxt_descr_md1</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_ctxt_descr_md1 40</span>

<span class="cm">/* Register r_ctxt_descr_md2, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_dmc_in_r_ctxt_descr_md2</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_ctxt_descr_md2 44</span>

<span class="cm">/* Register r_group_descr, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stat</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span>   <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_r_group_descr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_group_descr 56</span>

<span class="cm">/* Register rw_data_descr, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_data_descr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_data_descr 60</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_data_descr 60</span>

<span class="cm">/* Register rw_ctxt_descr, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md0</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_ctxt_descr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_ctxt_descr 64</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_ctxt_descr 64</span>

<span class="cm">/* Register rw_ctxt_descr_md1, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_dmc_in_rw_ctxt_descr_md1</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_ctxt_descr_md1 68</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_ctxt_descr_md1 68</span>

<span class="cm">/* Register rw_ctxt_descr_md2, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_iop_dmc_in_rw_ctxt_descr_md2</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_ctxt_descr_md2 72</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_ctxt_descr_md2 72</span>

<span class="cm">/* Register rw_group_descr, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_group_descr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_group_descr 84</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_group_descr 84</span>

<span class="cm">/* Register rw_intr_mask, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group_md</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd_rdy</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sth</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">full</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_intr_mask 88</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_intr_mask 88</span>

<span class="cm">/* Register rw_ack_intr, scope iop_dmc_in, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group_md</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd_rdy</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sth</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">full</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_rw_ack_intr 92</span>
<span class="cp">#define REG_WR_ADDR_iop_dmc_in_rw_ack_intr 92</span>

<span class="cm">/* Register r_intr, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group_md</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd_rdy</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sth</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">full</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_intr 96</span>

<span class="cm">/* Register r_masked_intr, scope iop_dmc_in, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt_md</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group_md</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd_rdy</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sth</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">full</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_dmc_in_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_dmc_in_r_masked_intr 100</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_iop_dmc_in_ack_pkt</span>                  <span class="o">=</span> <span class="mh">0x00000100</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_array</span>                    <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_burst</span>                    <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_copy_next</span>                <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_copy_up</span>                  <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_dis_c</span>                    <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_dis_g</span>                    <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_lim1</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_lim16</span>                    <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_lim2</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_lim32</span>                    <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_lim4</span>                     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_lim64</span>                    <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_lim8</span>                     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_c</span>                   <span class="o">=</span> <span class="mh">0x00000200</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_c_n</span>                 <span class="o">=</span> <span class="mh">0x00000280</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_c_next</span>              <span class="o">=</span> <span class="mh">0x00000240</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_d</span>                   <span class="o">=</span> <span class="mh">0x00000140</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_g</span>                   <span class="o">=</span> <span class="mh">0x00000300</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_g_down</span>              <span class="o">=</span> <span class="mh">0x000003c0</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_g_next</span>              <span class="o">=</span> <span class="mh">0x00000340</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_load_g_up</span>                <span class="o">=</span> <span class="mh">0x00000380</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_next_en</span>                  <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_next_pkt</span>                 <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_no</span>                       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_restore</span>                  <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_cfg_default</span>           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_ctxt_descr_default</span>    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_ctxt_descr_md1_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_ctxt_descr_md2_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_data_descr_default</span>    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_group_descr_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_intr_mask_default</span>     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_rw_stream_ctrl_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_save_down</span>                <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_save_up</span>                  <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_set_reg</span>                  <span class="o">=</span> <span class="mh">0x00000050</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_set_w_size1</span>              <span class="o">=</span> <span class="mh">0x00000190</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_set_w_size2</span>              <span class="o">=</span> <span class="mh">0x000001a0</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_set_w_size4</span>              <span class="o">=</span> <span class="mh">0x000001c0</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_store_c</span>                  <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_store_descr</span>              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_store_g</span>                  <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_store_md</span>                 <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_update_down</span>              <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_iop_dmc_in_yes</span>                      <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __iop_dmc_in_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
