INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.ip_user_files/ipstatic/blk_mem_gen_v8_3_0/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_0
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_0_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_0_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_0_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_0
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.ip_user_files/ipstatic/xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_10/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd" into library xbip_dsp48_macro_v3_0_10
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_10/hdl/xbip_dsp48_macro_v3_0.vhd" into library xbip_dsp48_macro_v3_0_10
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/psi_mem/sim/psi_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity psi_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/invpsi_mem/sim/invpsi_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invpsi_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/rlwe_p_mem/sim/rlwe_p_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rlwe_p_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/rlwe_a_mem/sim/rlwe_a_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rlwe_a_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/rlwe_r2_mem/sim/rlwe_r2_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rlwe_r2_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_low/sim/ROM8x1024_low.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_low
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_invpsi_high/sim/ROM8x1024_invpsi_high.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_invpsi_high
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_psi_low/sim/ROM8x1024_psi_low.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_psi_low
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_psi_high/sim/ROM8x1024_psi_high.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_psi_high
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_a_low/sim/ROM8x1024_a_low.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_a_low
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_a_high/sim/ROM8x1024_a_high.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_a_high
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_p_low/sim/ROM8x1024_p_low.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_p_low
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_p_high/sim/ROM8x1024_p_high.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_p_high
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_r2_low/sim/ROM8x1024_r2_low.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_r2_low
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/ROM8x1024_r2_high/sim/ROM8x1024_r2_high.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM8x1024_r2_high
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/ip/Register_RAM/sim/Register_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/vivado_hls_mod_12289.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vivado_hls_mod_12289
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/trivium_core_rub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trivium_rub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/red_12289.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity red_12289
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/Add_Error.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Error
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/bin_sample.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin_sample
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/PWMul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PWMul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/fwd_ntt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fwd_ntt
WARNING: [VRFC 10-280] actual for formal port sel is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/fwd_ntt.vhd:84]
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/fwd_ntt.vhd:85]
WARNING: [VRFC 10-280] actual for formal port b is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/fwd_ntt.vhd:86]
WARNING: [VRFC 10-280] actual for formal port c is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/fwd_ntt.vhd:87]
WARNING: [VRFC 10-280] actual for formal port d is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/fwd_ntt.vhd:88]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/RingLWE_Enc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RingLWE_Enc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/NewHope_Server.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NewHope_Server
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/NewHope_Client.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NewHope_Client
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/abs_mod.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity abs_mod
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/RAM16x1024.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM16x1024
WARNING: [VRFC 10-280] actual for formal port wea is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/RAM16x1024.vhd:78]
WARNING: [VRFC 10-280] actual for formal port dina is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/RAM16x1024.vhd:80]
WARNING: [VRFC 10-280] actual for formal port web is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/RAM16x1024.vhd:84]
WARNING: [VRFC 10-280] actual for formal port dinb is neither a static name nor a globally static expression [C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/RAM16x1024.vhd:86]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/iota.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iota
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/Keccak1600.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Keccak1600
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/rho.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rho
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/pi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/StateMachine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity StateMachine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/chi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity chi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/theta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity theta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/RegisterFDRE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFDRE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/gen_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_a
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/ErrorMessageAdderCompressor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ErrorMessageAdderCompressor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sources_1/new/SubMul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SubMul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sim_1/new/Test_RLWE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_RLWE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sim_1/new/Test_NewHope.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_NewHope
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sim_1/new/NTT_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NTT_TB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sim_1/new/NTT_BWD_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NTT_BWD_TB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Toder/Documents/HardwareProjects/NewHope/NewHope.srcs/sim_1/new/Test_RLWE_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_RLWE_Dec
