#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 19:30:46 2019
# Process ID: 4464
# Current directory: C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13808 C:\Users\YangZhen\Documents\VivadoProject\USTC-RVSoC-master\USTC-RVSoC-master\hardware\Vivado\ATIX7\RISC-V\RISC-V.xpr
# Log file: C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/vivado.log
# Journal file: C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.xpr
open_hw
update_compile_order -fileset sources_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.runs/impl_1/Artix_SoC_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.runs/impl_1/Artix_SoC_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
close [ open C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/new/SPKER.v w ]
add_files C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/new/SPKER.v
close [ open C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/new/SPEAKER.v w ]
add_files C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/new/SPEAKER.v
close [ open C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/new/F_CODE.v w ]
add_files C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/new/F_CODE.v
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir c:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {32} CONFIG.input_options {registered} CONFIG.coefficient_file {C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/music.coe}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  c:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 8 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.ip_user_files -ipstatic_source_dir C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/modeltech64_10.6e/vivado2018.3_lib} {questa=C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.cache/compile_simlib/questa} {riviera=C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.cache/compile_simlib/riviera} {activehdl=C:/Users/YangZhen/Documents/VivadoProject/USTC-RVSoC-master/USTC-RVSoC-master/hardware/Vivado/ATIX7/RISC-V/RISC-V.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
