Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 13:00:31 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.864    -1168.502                    673                 2638        0.103        0.000                      0                 2638        4.500        0.000                       0                  1093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.864    -1168.502                    673                 2638        0.103        0.000                      0                 2638        4.500        0.000                       0                  1093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          673  Failing Endpoints,  Worst Slack       -2.864ns,  Total Violation    -1168.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[320]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 2.950ns (23.249%)  route 9.738ns (76.750%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.869    17.905    sigma/rf/M_rf_wd[0]
    SLICE_X52Y21         FDRE                                         r  sigma/rf/M_r_q_reg[320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.440    14.845    sigma/rf/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  sigma/rf/M_r_q_reg[320]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X52Y21         FDRE (Setup_fdre_C_D)       -0.028    15.041    sigma/rf/M_r_q_reg[320]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.851ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 2.950ns (23.345%)  route 9.687ns (76.655%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.818    17.853    sigma/rf/M_rf_wd[0]
    SLICE_X51Y21         FDRE                                         r  sigma/rf/M_r_q_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.440    14.845    sigma/rf/clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  sigma/rf/M_r_q_reg[432]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)       -0.067    15.002    sigma/rf/M_r_q_reg[432]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                 -2.851    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.666ns  (logic 2.950ns (23.291%)  route 9.716ns (76.709%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.847    17.882    sigma/rf/M_rf_wd[0]
    SLICE_X54Y23         FDRE                                         r  sigma/rf/M_r_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.437    14.842    sigma/rf/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  sigma/rf/M_r_q_reg[48]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)       -0.030    15.036    sigma/rf/M_r_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -17.882    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.815ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 2.950ns (23.345%)  route 9.687ns (76.655%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.818    17.853    sigma/rf/M_rf_wd[0]
    SLICE_X50Y21         FDRE                                         r  sigma/rf/M_r_q_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.440    14.845    sigma/rf/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  sigma/rf/M_r_q_reg[256]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)       -0.031    15.038    sigma/rf/M_r_q_reg[256]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                 -2.815    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.950ns (23.482%)  route 9.613ns (76.518%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.744    17.779    sigma/rf/M_rf_wd[0]
    SLICE_X51Y25         FDRE                                         r  sigma/rf/M_r_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.435    14.840    sigma/rf/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  sigma/rf/M_r_q_reg[208]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)       -0.081    14.983    sigma/rf/M_r_q_reg[208]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.780ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.950ns (23.482%)  route 9.613ns (76.518%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.744    17.779    sigma/rf/M_rf_wd[0]
    SLICE_X51Y26         FDRE                                         r  sigma/rf/M_r_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.437    14.842    sigma/rf/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  sigma/rf/M_r_q_reg[80]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)       -0.067    14.999    sigma/rf/M_r_q_reg[80]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                 -2.780    

Slack (VIOLATED) :        -2.778ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.612ns  (logic 2.950ns (23.390%)  route 9.662ns (76.610%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.793    17.829    sigma/rf/M_rf_wd[0]
    SLICE_X54Y24         FDRE                                         r  sigma/rf/M_r_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.435    14.840    sigma/rf/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  sigma/rf/M_r_q_reg[16]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)       -0.013    15.051    sigma/rf/M_r_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -17.829    
  -------------------------------------------------------------------
                         slack                                 -2.778    

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.557ns  (logic 2.950ns (23.492%)  route 9.607ns (76.508%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.738    17.774    sigma/rf/M_rf_wd[0]
    SLICE_X50Y24         FDRE                                         r  sigma/rf/M_r_q_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.435    14.840    sigma/rf/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  sigma/rf/M_r_q_reg[240]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)       -0.045    15.019    sigma/rf/M_r_q_reg[240]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.774    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.754ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.559ns  (logic 2.950ns (23.489%)  route 9.609ns (76.511%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.740    17.776    sigma/rf/M_rf_wd[0]
    SLICE_X47Y23         FDRE                                         r  sigma/rf/M_r_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.433    14.838    sigma/rf/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  sigma/rf/M_r_q_reg[0]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)       -0.040    15.022    sigma/rf/M_r_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                 -2.754    

Slack (VIOLATED) :        -2.744ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 2.950ns (23.482%)  route 9.613ns (76.518%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.632     5.216    sigma/pc/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=200, routed)         1.650     7.323    sigma/pc/M_pc_ia[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.447 r  sigma/pc/M_pc_d0_carry__2_i_27/O
                         net (fo=1, routed)           0.655     8.102    sigma/pc/M_pc_d0_carry__2_i_27_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.660     8.886    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.010 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.495     9.505    sigma/pc/M_instructions_id__0[11]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.629 r  sigma/pc/ram_reg_i_278/O
                         net (fo=128, routed)         1.310    10.939    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.063 r  sigma/rf/ram_reg_i_263/O
                         net (fo=1, routed)           0.634    11.698    sigma/rf/ram_reg_i_263_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  sigma/rf/ram_reg_i_139/O
                         net (fo=2, routed)           0.594    12.416    sigma/pc/M_r_q[492]_i_10
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.540 r  sigma/pc/M_r_q[353]_i_9/O
                         net (fo=54, routed)          0.395    12.935    sigma/pc/M_pc_q_reg[2]_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.059 r  sigma/pc/M_r_q[483]_i_8/O
                         net (fo=1, routed)           0.000    13.059    sigma/pc/M_r_q[483]_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  sigma/pc/M_r_q_reg[483]_i_4/O[2]
                         net (fo=2, routed)           0.447    14.086    sigma/rf/O[2]
    SLICE_X52Y20         LUT4 (Prop_lut4_I2_O)        0.302    14.388 f  sigma/rf/M_r_q[480]_i_16/O
                         net (fo=1, routed)           0.638    15.027    sigma/rf/M_r_q[480]_i_16_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.124    15.151 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.733    15.883    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.124    16.007 f  sigma/rf/M_r_q[480]_i_13/O
                         net (fo=1, routed)           0.161    16.168    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.292 r  sigma/pc/M_r_q[480]_i_11/O
                         net (fo=2, routed)           0.324    16.617    sigma/pc/M_r_q[480]_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.741 f  sigma/pc/M_r_q[480]_i_5/O
                         net (fo=1, routed)           0.171    16.912    sigma/pc/M_r_q[480]_i_5_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.036 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.744    17.779    sigma/rf/M_rf_wd[0]
    SLICE_X50Y26         FDRE                                         r  sigma/rf/M_r_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.437    14.842    sigma/rf/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  sigma/rf/M_r_q_reg[192]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)       -0.031    15.035    sigma/rf/M_r_q_reg[192]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                 -2.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.800    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.563     1.507    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sigma/arith/rand/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sigma/arith/rand/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.063     1.711    sigma/arith/rand/M_x_q[7]
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.756 r  sigma/arith/rand/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.756    sigma/arith/rand/M_w_q[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  sigma/arith/rand/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.833     2.023    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sigma/arith/rand/M_w_q_reg[7]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.121     1.641    sigma/arith/rand/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.564     1.508    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  sigma/arith/rand/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sigma/arith/rand/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.075     1.724    sigma/arith/rand/M_x_q[9]
    SLICE_X46Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.769 r  sigma/arith/rand/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.769    sigma/arith/rand/M_w_q[9]_i_1_n_0
    SLICE_X46Y44         FDSE                                         r  sigma/arith/rand/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.834     2.024    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X46Y44         FDSE                                         r  sigma/arith/rand/M_w_q_reg[9]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X46Y44         FDSE (Hold_fdse_C_D)         0.121     1.642    sigma/arith/rand/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.562     1.506    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  sigma/arith/rand/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sigma/arith/rand/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.077     1.724    sigma/arith/rand/M_x_q[8]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.769 r  sigma/arith/rand/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.769    sigma/arith/rand/M_w_q[8]_i_1_n_0
    SLICE_X42Y41         FDSE                                         r  sigma/arith/rand/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.832     2.022    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X42Y41         FDSE                                         r  sigma/arith/rand/M_w_q_reg[8]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y41         FDSE (Hold_fdse_C_D)         0.121     1.640    sigma/arith/rand/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.563     1.507    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X47Y41         FDSE                                         r  sigma/arith/rand/M_x_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sigma/arith/rand/M_x_q_reg[11]/Q
                         net (fo=4, routed)           0.087     1.734    sigma/arith/rand/M_x_q[11]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  sigma/arith/rand/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.779    sigma/arith/rand/M_w_q[11]_i_1_n_0
    SLICE_X46Y41         FDSE                                         r  sigma/arith/rand/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.833     2.023    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X46Y41         FDSE                                         r  sigma/arith/rand/M_w_q_reg[11]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y41         FDSE (Hold_fdse_C_D)         0.121     1.641    sigma/arith/rand/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.800    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.051    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[21]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.563     1.507    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X47Y41         FDSE                                         r  sigma/arith/rand/M_x_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sigma/arith/rand/M_x_q_reg[11]/Q
                         net (fo=4, routed)           0.089     1.736    sigma/arith/rand/M_x_q[11]
    SLICE_X46Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.781 r  sigma/arith/rand/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    sigma/arith/rand/M_w_q[3]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  sigma/arith/rand/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.833     2.023    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  sigma/arith/rand/M_w_q_reg[3]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.121     1.641    sigma/arith/rand/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.563     1.507    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sigma/arith/rand/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sigma/arith/rand/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.098     1.746    sigma/arith/rand/M_x_q[26]
    SLICE_X42Y43         LUT5 (Prop_lut5_I3_O)        0.048     1.794 r  sigma/arith/rand/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.794    sigma/arith/rand/M_w_q[18]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  sigma/arith/rand/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.833     2.023    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sigma/arith/rand/M_w_q_reg[18]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.133     1.653    sigma/arith/rand/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.564     1.508    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  sigma/arith/rand/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sigma/arith/rand/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.069     1.718    sigma/arith/rand/M_x_q[31]
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  sigma/arith/rand/M_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.763    sigma/arith/rand/M_w_q[23]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  sigma/arith/rand/M_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.834     2.024    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  sigma/arith/rand/M_w_q_reg[23]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     1.613    sigma/arith/rand/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.562     1.506    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  sigma/arith/rand/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sigma/arith/rand/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.098     1.745    sigma/arith/rand/M_x_q[27]
    SLICE_X42Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.790 r  sigma/arith/rand/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.790    sigma/arith/rand/M_w_q[19]_i_1_n_0
    SLICE_X42Y41         FDSE                                         r  sigma/arith/rand/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.832     2.022    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X42Y41         FDSE                                         r  sigma/arith/rand/M_w_q_reg[19]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y41         FDSE (Hold_fdse_C_D)         0.120     1.639    sigma/arith/rand/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6    sigma/data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y44   sigma/arith/rand/M_z_q_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X40Y40   sigma/arith/rand/M_z_q_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43   sigma/arith/rand/M_z_q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y43   sigma/arith/rand/M_z_q_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X43Y41   sigma/arith/rand/M_z_q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y44   sigma/arith/rand/M_z_q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y45   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y47   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43   sigma/arith/rand/M_z_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y27   sigma/rf/M_r_q_reg[415]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y44   sigma/button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y44   sigma/button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y47   sigma/button_cond_gen_0[1].button_cond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y47   sigma/button_cond_gen_0[1].button_cond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y43   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y43   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26   sigma/rf/M_r_q_reg[427]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26   sigma/rf/M_r_q_reg[428]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43   sigma/arith/rand/M_z_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y45   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y47   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y47   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y40   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y38   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37   sigma/button_cond_gen_0[6].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37   sigma/button_cond_gen_0[6].button_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37   sigma/button_cond_gen_0[6].button_cond/M_ctr_q_reg[7]/C



