INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugur/Desktop/lab_03/lab_03.srcs/sources_1/new/modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-311] analyzing module or2
INFO: [VRFC 10-311] analyzing module decoder2_4
INFO: [VRFC 10-311] analyzing module test_bench_decoder_2_4
INFO: [VRFC 10-311] analyzing module mux2_1
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ugur/Desktop/lab_03/lab_03.srcs/sources_1/new/modules.sv:88]
INFO: [VRFC 10-311] analyzing module mux4_1
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ugur/Desktop/lab_03/lab_03.srcs/sources_1/new/modules.sv:102]
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2458] undeclared symbol m4, assumed default net type wire [/home/ugur/Desktop/lab_03/lab_03.srcs/sources_1/new/modules.sv:118]
INFO: [VRFC 10-311] analyzing module testbench_mux_8_1
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ugur/Desktop/lab_03/lab_03.srcs/sources_1/new/modules.sv:227]
INFO: [VRFC 10-311] analyzing module F
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/ugur/Desktop/lab_03/lab_03.srcs/sources_1/new/modules.sv:244]
