Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 14 00:09:18 2019
| Host         : DESKTOP-M9BES7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaTOP_timing_summary_routed.rpt -pb vgaTOP_timing_summary_routed.pb -rpx vgaTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaTOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.827        0.000                      0                  734        0.070        0.000                      0                  734        4.500        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.827        0.000                      0                  640        0.070        0.000                      0                  640        4.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.288        0.000                      0                   94        0.675        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 5.626ns (61.470%)  route 3.526ns (38.530%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[7])
                                                      3.841    12.288 r  counter1/P[7]
                         net (fo=7, routed)           0.951    13.239    display/P[7]
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.363 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.190    13.553    display/counterB[7]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.938 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.938    display/counterB_reg[7]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.052 r  display/counterB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.052    display/counterB_reg[11]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.386 r  display/counterB_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.386    display_n_38
    SLICE_X53Y99         FDRE                                         r  counterB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.928    clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  counterB_reg[13]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X53Y99         FDRE (Setup_fdre_C_D)        0.062    15.213    counterB_reg[13]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 5.746ns (62.811%)  route 3.402ns (37.189%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    12.288 r  counter1/P[3]
                         net (fo=6, routed)           1.017    13.305    display/P[3]
    SLICE_X56Y96         LUT5 (Prop_lut5_I1_O)        0.124    13.429 r  display/counter[7]_i_9/O
                         net (fo=1, routed)           0.000    13.429    display/counter[7]_i_9_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.942 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  display/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.059    display/counter_reg[11]_i_1_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.382 r  display/counter_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.382    display_n_24
    SLICE_X56Y98         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.929    clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.109    15.261    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 5.515ns (60.997%)  route 3.526ns (39.003%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[7])
                                                      3.841    12.288 r  counter1/P[7]
                         net (fo=7, routed)           0.951    13.239    display/P[7]
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.363 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.190    13.553    display/counterB[7]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.938 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.938    display/counterB_reg[7]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.052 r  display/counterB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.052    display/counterB_reg[11]_i_1_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.275 r  display/counterB_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.275    display_n_39
    SLICE_X53Y99         FDRE                                         r  counterB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.928    clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  counterB_reg[12]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X53Y99         FDRE (Setup_fdre_C_D)        0.062    15.213    counterB_reg[12]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 5.512ns (60.984%)  route 3.526ns (39.016%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[7])
                                                      3.841    12.288 r  counter1/P[7]
                         net (fo=7, routed)           0.951    13.239    display/P[7]
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.363 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.190    13.553    display/counterB[7]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.938 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.938    display/counterB_reg[7]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.272 r  display/counterB_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.272    display_n_42
    SLICE_X53Y98         FDRE                                         r  counterB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.928    clk_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  counterB_reg[9]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X53Y98         FDRE (Setup_fdre_C_D)        0.062    15.213    counterB_reg[9]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 5.491ns (60.893%)  route 3.526ns (39.107%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[7])
                                                      3.841    12.288 r  counter1/P[7]
                         net (fo=7, routed)           0.951    13.239    display/P[7]
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.363 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.190    13.553    display/counterB[7]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.938 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.938    display/counterB_reg[7]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.251 r  display/counterB_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.251    display_n_40
    SLICE_X53Y98         FDRE                                         r  counterB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.928    clk_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  counterB_reg[11]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X53Y98         FDRE (Setup_fdre_C_D)        0.062    15.213    counterB_reg[11]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 5.642ns (62.383%)  route 3.402ns (37.616%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    12.288 r  counter1/P[3]
                         net (fo=6, routed)           1.017    13.305    display/P[3]
    SLICE_X56Y96         LUT5 (Prop_lut5_I1_O)        0.124    13.429 r  display/counter[7]_i_9/O
                         net (fo=1, routed)           0.000    13.429    display/counter[7]_i_9_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.942 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  display/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.059    display/counter_reg[11]_i_1_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  display/counter_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.278    display_n_25
    SLICE_X56Y98         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.929    clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.109    15.261    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 5.629ns (62.329%)  route 3.402ns (37.671%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    12.288 r  counter1/P[3]
                         net (fo=6, routed)           1.017    13.305    display/P[3]
    SLICE_X56Y96         LUT5 (Prop_lut5_I1_O)        0.124    13.429 r  display/counter[7]_i_9/O
                         net (fo=1, routed)           0.000    13.429    display/counter[7]_i_9_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.942 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.265 r  display/counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.265    display_n_28
    SLICE_X56Y97         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.929    clk_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.109    15.261    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 5.621ns (62.296%)  route 3.402ns (37.704%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    12.288 r  counter1/P[3]
                         net (fo=6, routed)           1.017    13.305    display/P[3]
    SLICE_X56Y96         LUT5 (Prop_lut5_I1_O)        0.124    13.429 r  display/counter[7]_i_9/O
                         net (fo=1, routed)           0.000    13.429    display/counter[7]_i_9_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.942 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.257 r  display/counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.257    display_n_26
    SLICE_X56Y97         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.929    clk_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.109    15.261    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 5.417ns (60.569%)  route 3.526ns (39.431%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[7])
                                                      3.841    12.288 r  counter1/P[7]
                         net (fo=7, routed)           0.951    13.239    display/P[7]
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.363 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.190    13.553    display/counterB[7]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.938 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.938    display/counterB_reg[7]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.177 r  display/counterB_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.177    display_n_41
    SLICE_X53Y98         FDRE                                         r  counterB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.928    clk_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  counterB_reg[10]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X53Y98         FDRE (Setup_fdre_C_D)        0.062    15.213    counterB_reg[10]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 5.401ns (60.499%)  route 3.526ns (39.501%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.631     5.234    display/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  display/v_count_reg[7]/Q
                         net (fo=19, routed)          0.936     6.626    display/v_count[7]
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.750 f  display/counter1_i_13/O
                         net (fo=9, routed)           0.477     7.227    display/counter1_i_13_n_0
    SLICE_X58Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  display/counter1_i_11/O
                         net (fo=3, routed)           0.335     7.686    display/counter1_i_11_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.810 r  display/counter1_i_1/O
                         net (fo=5, routed)           0.637     8.447    A[13]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[7])
                                                      3.841    12.288 r  counter1/P[7]
                         net (fo=7, routed)           0.951    13.239    display/P[7]
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.363 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.190    13.553    display/counterB[7]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.938 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.938    display/counterB_reg[7]_i_1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.161 r  display/counterB_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.161    display_n_43
    SLICE_X53Y98         FDRE                                         r  counterB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.928    clk_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  counterB_reg[8]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X53Y98         FDRE (Setup_fdre_C_D)        0.062    15.213    counterB_reg[8]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  1.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 display/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.633%)  route 0.230ns (52.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    display/clk_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  display/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  display/v_count_reg[0]/Q
                         net (fo=12, routed)          0.230     1.874    display/v_count[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  display/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.919    display/v_count[5]_i_2_n_0
    SLICE_X61Y99         FDRE                                         r  display/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.838     2.003    display/clk_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  display/v_count_reg[5]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.092     1.849    display/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 counterB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.084%)  route 0.444ns (75.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  counterB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  counterB_reg[3]/Q
                         net (fo=8, routed)           0.444     2.069    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y41         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.875     2.040    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.978    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 aB_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.914%)  route 0.193ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X74Y106        FDCE                                         r  aB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.164     1.674 r  aB_reg[7]/Q
                         net (fo=4, routed)           0.193     1.868    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y42         RAMB18E1                                     r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.902     2.067    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.588    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.771    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.716%)  route 0.133ns (27.284%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X67Y99         FDCE                                         r  j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  j_reg[19]/Q
                         net (fo=3, routed)           0.133     1.762    j_reg[19]
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    j_reg[16]_i_1_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  j_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    j_reg[20]_i_1_n_7
    SLICE_X67Y100        FDCE                                         r  j_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X67Y100        FDCE                                         r  j_reg[20]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDCE (Hold_fdce_C_D)         0.105     1.859    j_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 counterB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.784%)  route 0.478ns (77.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  counterB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  counterB_reg[4]/Q
                         net (fo=8, routed)           0.478     2.103    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y40         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.875     2.040    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.978    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 counterB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.729%)  route 0.479ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  counterB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  counterB_reg[1]/Q
                         net (fo=8, routed)           0.479     2.104    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y40         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.875     2.040    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.978    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.318%)  route 0.133ns (26.682%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X67Y99         FDCE                                         r  j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  j_reg[19]/Q
                         net (fo=3, routed)           0.133     1.762    j_reg[19]
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    j_reg[16]_i_1_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  j_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    j_reg[20]_i_1_n_5
    SLICE_X67Y100        FDCE                                         r  j_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X67Y100        FDCE                                         r  j_reg[22]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDCE (Hold_fdce_C_D)         0.105     1.859    j_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 counterB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.549%)  route 0.484ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  counterB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  counterB_reg[1]/Q
                         net (fo=8, routed)           0.484     2.109    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y41         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.875     2.040    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.978    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 display/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.246ns (47.652%)  route 0.270ns (52.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    display/clk_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  display/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.148     1.628 r  display/v_count_reg[1]/Q
                         net (fo=13, routed)          0.270     1.899    display/v_count[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I3_O)        0.098     1.997 r  display/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.997    display/v_count[3]_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  display/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.838     2.003    display/clk_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  display/v_count_reg[3]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.107     1.864    display/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 counterB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.402%)  route 0.488ns (77.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  counterB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  counterB_reg[2]/Q
                         net (fo=8, routed)           0.488     2.113    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y41         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.875     2.040    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.978    frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22   frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22   frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96   counterB_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96   counterB_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96   counterB_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y95   display/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y95   display/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y98   display/v_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y98   display/v_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y98   display/v_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y99   display/v_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y99   display/v_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y97   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y97   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y98   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y98   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y97   counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y97   counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100  display/v_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y100  display/v_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y103  VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y103  VGA_B_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.322%)  route 2.586ns (81.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          2.059     8.385    aB[13]_i_3_n_0
    SLICE_X68Y92         FDCE                                         f  aA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.511    14.934    clk_IBUF_BUFG
    SLICE_X68Y92         FDCE                                         r  aA_reg[0]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X68Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    aA_reg[0]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.322%)  route 2.586ns (81.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          2.059     8.385    aB[13]_i_3_n_0
    SLICE_X68Y92         FDCE                                         f  aA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.511    14.934    clk_IBUF_BUFG
    SLICE_X68Y92         FDCE                                         r  aA_reg[1]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X68Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    aA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.322%)  route 2.586ns (81.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          2.059     8.385    aB[13]_i_3_n_0
    SLICE_X68Y92         FDCE                                         f  aA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.511    14.934    clk_IBUF_BUFG
    SLICE_X68Y92         FDCE                                         r  aA_reg[2]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X68Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    aA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.580ns (18.322%)  route 2.586ns (81.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          2.059     8.385    aB[13]_i_3_n_0
    SLICE_X68Y92         FDCE                                         f  aA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.511    14.934    clk_IBUF_BUFG
    SLICE_X68Y92         FDCE                                         r  aA_reg[3]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X68Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    aA_reg[3]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.175%)  route 2.445ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          1.919     8.244    aB[13]_i_3_n_0
    SLICE_X68Y93         FDCE                                         f  aA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.512    14.935    clk_IBUF_BUFG
    SLICE_X68Y93         FDCE                                         r  aA_reg[4]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X68Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    aA_reg[4]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.175%)  route 2.445ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          1.919     8.244    aB[13]_i_3_n_0
    SLICE_X68Y93         FDCE                                         f  aA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.512    14.935    clk_IBUF_BUFG
    SLICE_X68Y93         FDCE                                         r  aA_reg[5]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X68Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    aA_reg[5]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.175%)  route 2.445ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          1.919     8.244    aB[13]_i_3_n_0
    SLICE_X68Y93         FDCE                                         f  aA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.512    14.935    clk_IBUF_BUFG
    SLICE_X68Y93         FDCE                                         r  aA_reg[6]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X68Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    aA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.175%)  route 2.445ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          1.919     8.244    aB[13]_i_3_n_0
    SLICE_X68Y93         FDCE                                         f  aA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.512    14.935    clk_IBUF_BUFG
    SLICE_X68Y93         FDCE                                         r  aA_reg[7]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X68Y93         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    aA_reg[7]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.580ns (20.132%)  route 2.301ns (79.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          1.775     8.100    aB[13]_i_3_n_0
    SLICE_X68Y95         FDCE                                         f  aA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.512    14.935    clk_IBUF_BUFG
    SLICE_X68Y95         FDCE                                         r  aA_reg[12]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    aA_reg[12]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aA_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.580ns (20.132%)  route 2.301ns (79.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.675 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.526     6.202    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.326 f  aB[13]_i_3/O
                         net (fo=94, routed)          1.775     8.100    aB[13]_i_3_n_0
    SLICE_X68Y95         FDCE                                         f  aA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.512    14.935    clk_IBUF_BUFG
    SLICE_X68Y95         FDCE                                         r  aA_reg[13]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    aA_reg[13]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  6.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetBlockSad_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.056%)  route 0.394ns (67.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.205     2.062    aB[13]_i_3_n_0
    SLICE_X71Y104        FDPE                                         f  resetBlockSad_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
                         clock pessimism             -0.517     1.481    
    SLICE_X71Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     1.386    resetBlockSad_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.526%)  route 0.678ns (78.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.489     2.345    aB[13]_i_3_n_0
    SLICE_X67Y99         FDCE                                         f  j_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y99         FDCE                                         r  j_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.526%)  route 0.678ns (78.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.489     2.345    aB[13]_i_3_n_0
    SLICE_X67Y99         FDCE                                         f  j_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y99         FDCE                                         r  j_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.526%)  route 0.678ns (78.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.489     2.345    aB[13]_i_3_n_0
    SLICE_X67Y99         FDCE                                         f  j_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y99         FDCE                                         r  j_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.526%)  route 0.678ns (78.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.489     2.345    aB[13]_i_3_n_0
    SLICE_X67Y99         FDCE                                         f  j_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y99         FDCE                                         r  j_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.402%)  route 0.683ns (78.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.494     2.350    aB[13]_i_3_n_0
    SLICE_X67Y98         FDCE                                         f  j_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y98         FDCE                                         r  j_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.402%)  route 0.683ns (78.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.494     2.350    aB[13]_i_3_n_0
    SLICE_X67Y98         FDCE                                         f  j_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y98         FDCE                                         r  j_reg[13]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.402%)  route 0.683ns (78.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.494     2.350    aB[13]_i_3_n_0
    SLICE_X67Y98         FDCE                                         f  j_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y98         FDCE                                         r  j_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.402%)  route 0.683ns (78.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.494     2.350    aB[13]_i_3_n_0
    SLICE_X67Y98         FDCE                                         f  j_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X67Y98         FDCE                                         r  j_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X67Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    j_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 resetBlockSad_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.168%)  route 0.474ns (71.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X71Y104        FDPE                                         r  resetBlockSad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  resetBlockSad_reg/Q
                         net (fo=4, routed)           0.189     1.812    resetBlockSad
    SLICE_X71Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.857 f  aB[13]_i_3/O
                         net (fo=94, routed)          0.285     2.142    aB[13]_i_3_n_0
    SLICE_X72Y104        FDCE                                         f  i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X72Y104        FDCE                                         r  i_reg[24]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X72Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.687    





