#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e40effd1a0 .scope module, "tb" "tb" 2 5;
 .timescale 0 0;
v0x55e40f01f750_0 .net "clk", 0 0, v0x55e40effc080_0;  1 drivers
v0x55e40f01f810_0 .net "raddr_rs1", 4 0, v0x55e40f01f230_0;  1 drivers
v0x55e40f01f8d0_0 .net "raddr_rs2", 4 0, v0x55e40f01f300_0;  1 drivers
v0x55e40f01f9c0_0 .net "rdata_rs1", 31 0, L_0x55e40f0301d0;  1 drivers
v0x55e40f01fad0_0 .net "rdata_rs2", 31 0, L_0x55e40f030730;  1 drivers
v0x55e40f01fc30_0 .net "waddr_rd", 4 0, v0x55e40f01f4c0_0;  1 drivers
v0x55e40f01fd40_0 .net "wdata_rd", 31 0, v0x55e40f01f590_0;  1 drivers
v0x55e40f01fe50_0 .net "we", 0 0, v0x55e40f01f3f0_0;  1 drivers
S_0x55e40effd320 .scope module, "clkg" "clkgen" 2 16, 3 3 0, S_0x55e40effd1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v0x55e40effc080_0 .var "clk", 0 0;
S_0x55e40f01d750 .scope module, "regfile" "register_file" 2 17, 4 2 0, S_0x55e40effd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "raddr_rs1"
    .port_info 2 /INPUT 5 "raddr_rs2"
    .port_info 3 /INPUT 5 "waddr_rd"
    .port_info 4 /INPUT 32 "wdata_rd"
    .port_info 5 /INPUT 1 "we"
    .port_info 6 /OUTPUT 32 "rdata_rs1"
    .port_info 7 /OUTPUT 32 "rdata_rs2"
L_0x7f1f6a603018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55e40f01da10_0 .net/2u *"_s0", 4 0, L_0x7f1f6a603018;  1 drivers
L_0x7f1f6a6030a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e40f01db10_0 .net *"_s11", 1 0, L_0x7f1f6a6030a8;  1 drivers
L_0x7f1f6a6030f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55e40f01dbf0_0 .net/2u *"_s14", 4 0, L_0x7f1f6a6030f0;  1 drivers
v0x55e40f01dcb0_0 .net *"_s16", 0 0, L_0x55e40f030390;  1 drivers
L_0x7f1f6a603138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e40f01dd70_0 .net/2u *"_s18", 31 0, L_0x7f1f6a603138;  1 drivers
v0x55e40f01dea0_0 .net *"_s2", 0 0, L_0x55e40f01ff40;  1 drivers
v0x55e40f01df60_0 .net *"_s20", 31 0, L_0x55e40f0304d0;  1 drivers
v0x55e40f01e040_0 .net *"_s22", 6 0, L_0x55e40f0305b0;  1 drivers
L_0x7f1f6a603180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e40f01e120_0 .net *"_s25", 1 0, L_0x7f1f6a603180;  1 drivers
L_0x7f1f6a603060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e40f01e200_0 .net/2u *"_s4", 31 0, L_0x7f1f6a603060;  1 drivers
v0x55e40f01e2e0_0 .net *"_s6", 31 0, L_0x55e40f030040;  1 drivers
v0x55e40f01e3c0_0 .net *"_s8", 6 0, L_0x55e40f0300e0;  1 drivers
v0x55e40f01e4a0_0 .net "clk", 0 0, v0x55e40effc080_0;  alias, 1 drivers
v0x55e40f01e540_0 .net "raddr_rs1", 4 0, v0x55e40f01f230_0;  alias, 1 drivers
v0x55e40f01e600_0 .net "raddr_rs2", 4 0, v0x55e40f01f300_0;  alias, 1 drivers
v0x55e40f01e6e0_0 .net "rdata_rs1", 31 0, L_0x55e40f0301d0;  alias, 1 drivers
v0x55e40f01e7c0_0 .net "rdata_rs2", 31 0, L_0x55e40f030730;  alias, 1 drivers
v0x55e40f01e8a0 .array "reg_file", 0 31, 31 0;
v0x55e40f01e960_0 .net "waddr_rd", 4 0, v0x55e40f01f4c0_0;  alias, 1 drivers
v0x55e40f01ea40_0 .net "wdata_rd", 31 0, v0x55e40f01f590_0;  alias, 1 drivers
v0x55e40f01eb20_0 .net "we", 0 0, v0x55e40f01f3f0_0;  alias, 1 drivers
E_0x55e40efee3f0 .event posedge, v0x55e40effc080_0;
L_0x55e40f01ff40 .cmp/eq 5, v0x55e40f01f230_0, L_0x7f1f6a603018;
L_0x55e40f030040 .array/port v0x55e40f01e8a0, L_0x55e40f0300e0;
L_0x55e40f0300e0 .concat [ 5 2 0 0], v0x55e40f01f230_0, L_0x7f1f6a6030a8;
L_0x55e40f0301d0 .functor MUXZ 32, L_0x55e40f030040, L_0x7f1f6a603060, L_0x55e40f01ff40, C4<>;
L_0x55e40f030390 .cmp/eq 5, v0x55e40f01f300_0, L_0x7f1f6a6030f0;
L_0x55e40f0304d0 .array/port v0x55e40f01e8a0, L_0x55e40f0305b0;
L_0x55e40f0305b0 .concat [ 5 2 0 0], v0x55e40f01f300_0, L_0x7f1f6a603180;
L_0x55e40f030730 .functor MUXZ 32, L_0x55e40f0304d0, L_0x7f1f6a603138, L_0x55e40f030390, C4<>;
S_0x55e40f01ece0 .scope module, "test" "testbench" 2 26, 5 2 0, S_0x55e40effd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "data_rs1"
    .port_info 2 /INPUT 32 "data_rs2"
    .port_info 3 /OUTPUT 5 "read_addr_rs1"
    .port_info 4 /OUTPUT 5 "read_addr_rs2"
    .port_info 5 /OUTPUT 5 "write_addr_rd"
    .port_info 6 /OUTPUT 1 "we"
    .port_info 7 /OUTPUT 32 "write_data_rd"
v0x55e40f01ef80_0 .net "clk", 0 0, v0x55e40effc080_0;  alias, 1 drivers
v0x55e40f01f070_0 .net "data_rs1", 31 0, L_0x55e40f0301d0;  alias, 1 drivers
v0x55e40f01f130_0 .net "data_rs2", 31 0, L_0x55e40f030730;  alias, 1 drivers
v0x55e40f01f230_0 .var "read_addr_rs1", 4 0;
v0x55e40f01f300_0 .var "read_addr_rs2", 4 0;
v0x55e40f01f3f0_0 .var "we", 0 0;
v0x55e40f01f4c0_0 .var "write_addr_rd", 4 0;
v0x55e40f01f590_0 .var "write_data_rd", 31 0;
    .scope S_0x55e40effd320;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e40effc080_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55e40effd320;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0x55e40effc080_0;
    %inv;
    %store/vec4 v0x55e40effc080_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e40f01d750;
T_2 ;
    %wait E_0x55e40efee3f0;
    %load/vec4 v0x55e40f01eb20_0;
    %load/vec4 v0x55e40f01e960_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55e40f01ea40_0;
    %load/vec4 v0x55e40f01e960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e40f01e8a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e40f01ece0;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e40f01f230_0, 0;
    %delay 1, 0;
    %load/vec4 v0x55e40f01f070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 5 17 "$display", "testing reading x0: passed" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 5 19 "$display", "testing x0: failed, data_rs1 = %h", v0x55e40f01f070_0 {0 0 0};
T_3.1 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55e40f01f4c0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x55e40f01f590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e40f01f3f0_0, 0;
    %wait E_0x55e40efee3f0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55e40f01f300_0, 0;
    %delay 1, 0;
    %load/vec4 v0x55e40f01f130_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 5 30 "$display", "testing writing x1: passed, data_rs2 = %h", v0x55e40f01f130_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 5 32 "$display", "testing writing x1: failed, data_rs2 = %h", v0x55e40f01f130_0 {0 0 0};
T_3.3 ;
    %vpi_call 5 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "reg_file_test.v";
    "./../clk_gen.v";
    "./../reg_file.v";
    "./reg_file_tb.v";
