#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("frame_0_Addr_A", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("frame_0_EN_A", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("frame_0_WEN_A", 1, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("frame_0_Din_A", 8, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("frame_0_Dout_A", 8, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_0_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("frame_0_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("frame_1_Addr_A", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("frame_1_EN_A", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("frame_1_WEN_A", 1, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("frame_1_Din_A", 8, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("frame_1_Dout_A", 8, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_1_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("frame_1_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("frame_2_Addr_A", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("frame_2_EN_A", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("frame_2_WEN_A", 1, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("frame_2_Din_A", 8, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("frame_2_Dout_A", 8, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_2_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("frame_2_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("frame_3_Addr_A", 32, hls_out, 3, "bram", "MemPortADDR2", 1),
	Port_Property("frame_3_EN_A", 1, hls_out, 3, "bram", "MemPortCE2", 1),
	Port_Property("frame_3_WEN_A", 1, hls_out, 3, "bram", "MemPortWE2", 1),
	Port_Property("frame_3_Din_A", 8, hls_out, 3, "bram", "MemPortDIN2", 1),
	Port_Property("frame_3_Dout_A", 8, hls_in, 3, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_3_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("frame_3_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("frame_4_Addr_A", 32, hls_out, 4, "bram", "MemPortADDR2", 1),
	Port_Property("frame_4_EN_A", 1, hls_out, 4, "bram", "MemPortCE2", 1),
	Port_Property("frame_4_WEN_A", 1, hls_out, 4, "bram", "MemPortWE2", 1),
	Port_Property("frame_4_Din_A", 8, hls_out, 4, "bram", "MemPortDIN2", 1),
	Port_Property("frame_4_Dout_A", 8, hls_in, 4, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_4_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("frame_4_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("frame_5_Addr_A", 32, hls_out, 5, "bram", "MemPortADDR2", 1),
	Port_Property("frame_5_EN_A", 1, hls_out, 5, "bram", "MemPortCE2", 1),
	Port_Property("frame_5_WEN_A", 1, hls_out, 5, "bram", "MemPortWE2", 1),
	Port_Property("frame_5_Din_A", 8, hls_out, 5, "bram", "MemPortDIN2", 1),
	Port_Property("frame_5_Dout_A", 8, hls_in, 5, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_5_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("frame_5_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("frame_6_Addr_A", 32, hls_out, 6, "bram", "MemPortADDR2", 1),
	Port_Property("frame_6_EN_A", 1, hls_out, 6, "bram", "MemPortCE2", 1),
	Port_Property("frame_6_WEN_A", 1, hls_out, 6, "bram", "MemPortWE2", 1),
	Port_Property("frame_6_Din_A", 8, hls_out, 6, "bram", "MemPortDIN2", 1),
	Port_Property("frame_6_Dout_A", 8, hls_in, 6, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_6_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("frame_6_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("frame_7_Addr_A", 32, hls_out, 7, "bram", "MemPortADDR2", 1),
	Port_Property("frame_7_EN_A", 1, hls_out, 7, "bram", "MemPortCE2", 1),
	Port_Property("frame_7_WEN_A", 1, hls_out, 7, "bram", "MemPortWE2", 1),
	Port_Property("frame_7_Din_A", 8, hls_out, 7, "bram", "MemPortDIN2", 1),
	Port_Property("frame_7_Dout_A", 8, hls_in, 7, "bram", "MemPortDOUT2", 1),
	Port_Property("frame_7_Clk_A", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("frame_7_Rst_A", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 5, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 5, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "detect_and_recognize";
