// Seed: 2288416104
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1
    , id_12, id_13,
    output tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri0 id_10
);
  assign id_5 = id_8;
  assign id_7 = 1;
  uwire id_14 = id_13 - 1'b0 >= id_8;
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_12, id_14
  );
endmodule
