Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Aug 31 12:06:17 2018
| Host             : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file div2_power_routed.rpt -pb div2_power_summary_routed.pb -rpx div2_power_routed.rpx
| Design           : div2
| Device           : xc7k160tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.121        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.011        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      268 |       --- |             --- |
|   LUT as Logic |    <0.001 |       69 |    101400 |            0.07 |
|   Register     |    <0.001 |      158 |    202800 |            0.08 |
|   CARRY4       |    <0.001 |        4 |     25350 |            0.02 |
|   Others       |     0.000 |       37 |       --- |             --- |
| Signals        |     0.001 |      331 |       --- |             --- |
| DSPs           |     0.002 |        3 |       600 |            0.50 |
| Static Power   |     0.110 |          |           |                 |
| Total          |     0.121 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.051 |       0.011 |      0.040 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             2.5 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| div2                                           |     0.011 |
|   div2_fmul_32ns_32bkb_U1                      |     0.011 |
|     div2_ap_fmul_6_max_dsp_32_u                |     0.009 |
|       U0                                       |     0.009 |
|         i_synth                                |     0.009 |
|           MULT.OP                              |     0.009 |
|             EXP                                |     0.003 |
|               COND_DET_A                       |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL    |    <0.001 |
|                   i_pipe                       |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL   |    <0.001 |
|                   i_pipe                       |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET   |    <0.001 |
|                   CARRY_ZERO_DET               |    <0.001 |
|               COND_DET_B                       |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL   |    <0.001 |
|                   i_pipe                       |    <0.001 |
|               EXP_ADD.C_CHAIN                  |    <0.001 |
|                 Q_DEL                          |    <0.001 |
|                   i_pipe                       |    <0.001 |
|               EXP_PRE_RND_DEL                  |    <0.001 |
|                 i_pipe                         |    <0.001 |
|               FLOW_UP_DEL                      |     0.000 |
|                 i_pipe                         |     0.000 |
|               IP_SIGN_DELAY                    |    <0.001 |
|                 i_pipe                         |    <0.001 |
|               PROD_DELAY                       |    <0.001 |
|                 i_pipe                         |    <0.001 |
|               SIGN_UP_DELAY                    |    <0.001 |
|                 i_pipe                         |    <0.001 |
|               SIG_DELAY                        |    <0.001 |
|                 i_pipe                         |    <0.001 |
|               STATE_DEC_DELAY                  |    <0.001 |
|                 i_pipe                         |    <0.001 |
|               STATE_DELAY                      |    <0.001 |
|                 i_pipe                         |    <0.001 |
|             MULT                               |     0.001 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT |     0.001 |
|                 DSP1                           |    <0.001 |
|                 DSP2                           |    <0.001 |
|                 ZD0_DEL                        |    <0.001 |
|                   i_pipe                       |    <0.001 |
|             OP                                 |     0.001 |
|             R_AND_R                            |     0.003 |
|               LAT_OPT.FULL.R_AND_R             |     0.003 |
|                 DSP48E1_SGL_EXP_IP.EXP_DEL     |    <0.001 |
|                   i_pipe                       |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD |     0.001 |
|                 EXP_SEL_DEL                    |    <0.001 |
|                   i_pipe                       |    <0.001 |
|                 MANT_DEL                       |     0.001 |
|                   i_pipe                       |     0.001 |
|                 NORM_DEL                       |    <0.001 |
|                   i_pipe                       |    <0.001 |
|                 SEL_DEL                        |    <0.001 |
|                   i_pipe                       |    <0.001 |
+------------------------------------------------+-----------+


