
F446RE_NODO_WAV_FILE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d04  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08008ed4  08008ed4  00018ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009024  08009024  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08009024  08009024  00019024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800902c  0800902c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800902c  0800902c  0001902c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009030  08009030  00019030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08009034  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001250  20000070  080090a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012c0  080090a4  000212c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001222a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c24  00000000  00000000  000322ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  00034ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d58  00000000  00000000  00035d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f66  00000000  00000000  00036ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000140c4  00000000  00000000  0005aa3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfc12  00000000  00000000  0006eb02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013e714  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f18  00000000  00000000  0013e764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ebc 	.word	0x08008ebc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08008ebc 	.word	0x08008ebc

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002e4:	f000 b974 	b.w	80005d0 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	4604      	mov	r4, r0
 8000308:	468e      	mov	lr, r1
 800030a:	2b00      	cmp	r3, #0
 800030c:	d14d      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030e:	428a      	cmp	r2, r1
 8000310:	4694      	mov	ip, r2
 8000312:	d969      	bls.n	80003e8 <__udivmoddi4+0xe8>
 8000314:	fab2 f282 	clz	r2, r2
 8000318:	b152      	cbz	r2, 8000330 <__udivmoddi4+0x30>
 800031a:	fa01 f302 	lsl.w	r3, r1, r2
 800031e:	f1c2 0120 	rsb	r1, r2, #32
 8000322:	fa20 f101 	lsr.w	r1, r0, r1
 8000326:	fa0c fc02 	lsl.w	ip, ip, r2
 800032a:	ea41 0e03 	orr.w	lr, r1, r3
 800032e:	4094      	lsls	r4, r2
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	0c21      	lsrs	r1, r4, #16
 8000336:	fbbe f6f8 	udiv	r6, lr, r8
 800033a:	fa1f f78c 	uxth.w	r7, ip
 800033e:	fb08 e316 	mls	r3, r8, r6, lr
 8000342:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000346:	fb06 f107 	mul.w	r1, r6, r7
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000356:	f080 811f 	bcs.w	8000598 <__udivmoddi4+0x298>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 811c 	bls.w	8000598 <__udivmoddi4+0x298>
 8000360:	3e02      	subs	r6, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a5b      	subs	r3, r3, r1
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb3 f0f8 	udiv	r0, r3, r8
 800036c:	fb08 3310 	mls	r3, r8, r0, r3
 8000370:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000374:	fb00 f707 	mul.w	r7, r0, r7
 8000378:	42a7      	cmp	r7, r4
 800037a:	d90a      	bls.n	8000392 <__udivmoddi4+0x92>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000384:	f080 810a 	bcs.w	800059c <__udivmoddi4+0x29c>
 8000388:	42a7      	cmp	r7, r4
 800038a:	f240 8107 	bls.w	800059c <__udivmoddi4+0x29c>
 800038e:	4464      	add	r4, ip
 8000390:	3802      	subs	r0, #2
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	1be4      	subs	r4, r4, r7
 8000398:	2600      	movs	r6, #0
 800039a:	b11d      	cbz	r5, 80003a4 <__udivmoddi4+0xa4>
 800039c:	40d4      	lsrs	r4, r2
 800039e:	2300      	movs	r3, #0
 80003a0:	e9c5 4300 	strd	r4, r3, [r5]
 80003a4:	4631      	mov	r1, r6
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0xc2>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80ef 	beq.w	8000592 <__udivmoddi4+0x292>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x160>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xd4>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80f9 	bhi.w	80005c6 <__udivmoddi4+0x2c6>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0303 	sbc.w	r3, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	469e      	mov	lr, r3
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0e0      	beq.n	80003a4 <__udivmoddi4+0xa4>
 80003e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003e6:	e7dd      	b.n	80003a4 <__udivmoddi4+0xa4>
 80003e8:	b902      	cbnz	r2, 80003ec <__udivmoddi4+0xec>
 80003ea:	deff      	udf	#255	; 0xff
 80003ec:	fab2 f282 	clz	r2, r2
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	f040 8092 	bne.w	800051a <__udivmoddi4+0x21a>
 80003f6:	eba1 010c 	sub.w	r1, r1, ip
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2601      	movs	r6, #1
 8000404:	0c20      	lsrs	r0, r4, #16
 8000406:	fbb1 f3f7 	udiv	r3, r1, r7
 800040a:	fb07 1113 	mls	r1, r7, r3, r1
 800040e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000412:	fb0e f003 	mul.w	r0, lr, r3
 8000416:	4288      	cmp	r0, r1
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x12c>
 800041a:	eb1c 0101 	adds.w	r1, ip, r1
 800041e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x12a>
 8000424:	4288      	cmp	r0, r1
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2c0>
 800042a:	4643      	mov	r3, r8
 800042c:	1a09      	subs	r1, r1, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb1 f0f7 	udiv	r0, r1, r7
 8000434:	fb07 1110 	mls	r1, r7, r0, r1
 8000438:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x156>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x154>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2ca>
 8000454:	4608      	mov	r0, r1
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800045e:	e79c      	b.n	800039a <__udivmoddi4+0x9a>
 8000460:	f1c6 0720 	rsb	r7, r6, #32
 8000464:	40b3      	lsls	r3, r6
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa20 f407 	lsr.w	r4, r0, r7
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	431c      	orrs	r4, r3
 8000478:	40f9      	lsrs	r1, r7
 800047a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047e:	fa00 f306 	lsl.w	r3, r0, r6
 8000482:	fbb1 f8f9 	udiv	r8, r1, r9
 8000486:	0c20      	lsrs	r0, r4, #16
 8000488:	fa1f fe8c 	uxth.w	lr, ip
 800048c:	fb09 1118 	mls	r1, r9, r8, r1
 8000490:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000494:	fb08 f00e 	mul.w	r0, r8, lr
 8000498:	4288      	cmp	r0, r1
 800049a:	fa02 f206 	lsl.w	r2, r2, r6
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b8>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2bc>
 80004ac:	4288      	cmp	r0, r1
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2bc>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4461      	add	r1, ip
 80004b8:	1a09      	subs	r1, r1, r0
 80004ba:	b2a4      	uxth	r4, r4
 80004bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c0:	fb09 1110 	mls	r1, r9, r0, r1
 80004c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004cc:	458e      	cmp	lr, r1
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1e2>
 80004d0:	eb1c 0101 	adds.w	r1, ip, r1
 80004d4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2b4>
 80004da:	458e      	cmp	lr, r1
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2b4>
 80004de:	3802      	subs	r0, #2
 80004e0:	4461      	add	r1, ip
 80004e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004e6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ea:	eba1 010e 	sub.w	r1, r1, lr
 80004ee:	42a1      	cmp	r1, r4
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46a6      	mov	lr, r4
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x2a4>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x2a0>
 80004f8:	b15d      	cbz	r5, 8000512 <__udivmoddi4+0x212>
 80004fa:	ebb3 0208 	subs.w	r2, r3, r8
 80004fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000502:	fa01 f707 	lsl.w	r7, r1, r7
 8000506:	fa22 f306 	lsr.w	r3, r2, r6
 800050a:	40f1      	lsrs	r1, r6
 800050c:	431f      	orrs	r7, r3
 800050e:	e9c5 7100 	strd	r7, r1, [r5]
 8000512:	2600      	movs	r6, #0
 8000514:	4631      	mov	r1, r6
 8000516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	40d8      	lsrs	r0, r3
 8000520:	fa0c fc02 	lsl.w	ip, ip, r2
 8000524:	fa21 f303 	lsr.w	r3, r1, r3
 8000528:	4091      	lsls	r1, r2
 800052a:	4301      	orrs	r1, r0
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb3 f0f7 	udiv	r0, r3, r7
 8000538:	fb07 3610 	mls	r6, r7, r0, r3
 800053c:	0c0b      	lsrs	r3, r1, #16
 800053e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000542:	fb00 f60e 	mul.w	r6, r0, lr
 8000546:	429e      	cmp	r6, r3
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x260>
 800054e:	eb1c 0303 	adds.w	r3, ip, r3
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b8>
 8000558:	429e      	cmp	r6, r3
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b8>
 800055c:	3802      	subs	r0, #2
 800055e:	4463      	add	r3, ip
 8000560:	1b9b      	subs	r3, r3, r6
 8000562:	b289      	uxth	r1, r1
 8000564:	fbb3 f6f7 	udiv	r6, r3, r7
 8000568:	fb07 3316 	mls	r3, r7, r6, r3
 800056c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000570:	fb06 f30e 	mul.w	r3, r6, lr
 8000574:	428b      	cmp	r3, r1
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x28a>
 8000578:	eb1c 0101 	adds.w	r1, ip, r1
 800057c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000582:	428b      	cmp	r3, r1
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000586:	3e02      	subs	r6, #2
 8000588:	4461      	add	r1, ip
 800058a:	1ac9      	subs	r1, r1, r3
 800058c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0x104>
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e705      	b.n	80003a4 <__udivmoddi4+0xa4>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e3      	b.n	8000364 <__udivmoddi4+0x64>
 800059c:	4618      	mov	r0, r3
 800059e:	e6f8      	b.n	8000392 <__udivmoddi4+0x92>
 80005a0:	454b      	cmp	r3, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f8>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f8>
 80005b0:	4646      	mov	r6, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x28a>
 80005b4:	4620      	mov	r0, r4
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1e2>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x260>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b8>
 80005c0:	3b02      	subs	r3, #2
 80005c2:	4461      	add	r1, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x12c>
 80005c6:	4630      	mov	r0, r6
 80005c8:	e709      	b.n	80003de <__udivmoddi4+0xde>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x156>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	f5ad 5d89 	sub.w	sp, sp, #4384	; 0x1120
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f000 fd05 	bl	8000fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e2:	f000 f881 	bl	80006e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e6:	f000 f973 	bl	80008d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ea:	f000 f949 	bl	8000880 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 80005ee:	f000 f8fb 	bl	80007e8 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80005f2:	f005 f8dd 	bl	80057b0 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 80005f6:	f000 f919 	bl	800082c <MX_USART2_UART_Init>
  MX_CRC_Init();
 80005fa:	f000 f8e1 	bl	80007c0 <MX_CRC_Init>
//  BYTE work[_MAX_SS];


  do
  {
	  res = f_mount(&SDFatFS, SDPath, 1);
 80005fe:	2201      	movs	r2, #1
 8000600:	4936      	ldr	r1, [pc, #216]	; (80006dc <main+0x108>)
 8000602:	4837      	ldr	r0, [pc, #220]	; (80006e0 <main+0x10c>)
 8000604:	f007 f97e 	bl	8007904 <f_mount>
 8000608:	4603      	mov	r3, r0
 800060a:	f507 5289 	add.w	r2, r7, #4384	; 0x1120
 800060e:	f102 0215 	add.w	r2, r2, #21
 8000612:	7013      	strb	r3, [r2, #0]
  }
  while( res != FR_OK);
 8000614:	f507 5389 	add.w	r3, r7, #4384	; 0x1120
 8000618:	f103 0315 	add.w	r3, r3, #21
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d1ed      	bne.n	80005fe <main+0x2a>

  do
  {
	  res = Format_SD();
 8000622:	f000 fa1f 	bl	8000a64 <Format_SD>
 8000626:	4603      	mov	r3, r0
 8000628:	f507 5289 	add.w	r2, r7, #4384	; 0x1120
 800062c:	f102 0215 	add.w	r2, r2, #21
 8000630:	7013      	strb	r3, [r2, #0]
  }
  while (res != FR_OK);
 8000632:	f507 5389 	add.w	r3, r7, #4384	; 0x1120
 8000636:	f103 0315 	add.w	r3, r3, #21
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d1f0      	bne.n	8000622 <main+0x4e>
  uint16_t count;


  while (1)
  {
	  HAL_Delay(1);
 8000640:	2001      	movs	r0, #1
 8000642:	f000 fd45 	bl	80010d0 <HAL_Delay>
	  sprintf(filename, "%sr_%05d.wav", SDPath, count++);
 8000646:	f507 5389 	add.w	r3, r7, #4384	; 0x1120
 800064a:	f103 0316 	add.w	r3, r3, #22
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	1c5a      	adds	r2, r3, #1
 8000652:	f507 5189 	add.w	r1, r7, #4384	; 0x1120
 8000656:	f101 0116 	add.w	r1, r1, #22
 800065a:	800a      	strh	r2, [r1, #0]
 800065c:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 8000660:	f100 0014 	add.w	r0, r0, #20
 8000664:	4a1d      	ldr	r2, [pc, #116]	; (80006dc <main+0x108>)
 8000666:	491f      	ldr	r1, [pc, #124]	; (80006e4 <main+0x110>)
 8000668:	f008 f8aa 	bl	80087c0 <siprintf>
	  do
	  {
	  res = f_open(&fil, filename, FA_CREATE_ALWAYS|FA_WRITE);
 800066c:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8000670:	f101 0114 	add.w	r1, r1, #20
 8000674:	f107 0318 	add.w	r3, r7, #24
 8000678:	3b14      	subs	r3, #20
 800067a:	220a      	movs	r2, #10
 800067c:	4618      	mov	r0, r3
 800067e:	f007 f987 	bl	8007990 <f_open>
 8000682:	4603      	mov	r3, r0
 8000684:	f507 5289 	add.w	r2, r7, #4384	; 0x1120
 8000688:	f102 0215 	add.w	r2, r2, #21
 800068c:	7013      	strb	r3, [r2, #0]
	  }
	  while(res != FR_OK);
 800068e:	f507 5389 	add.w	r3, r7, #4384	; 0x1120
 8000692:	f103 0315 	add.w	r3, r3, #21
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d1e7      	bne.n	800066c <main+0x98>
//	  while(res != FR_EXIST) res = f_open(&fp, filename, FA_CREATE_ALWAYS|FA_WRITE);
//	  res = fwrite_wav_header(&fp, 48000, 16, 2);
//	  while(res != FR_EXIST) res = f_open(&fil, "FILE1.TXT", FA_CREATE_ALWAYS|FA_WRITE);
	  res = fwrite_wav_header(&fil, 48000, 16, 2);
 800069c:	f107 0018 	add.w	r0, r7, #24
 80006a0:	3814      	subs	r0, #20
 80006a2:	2302      	movs	r3, #2
 80006a4:	2210      	movs	r2, #16
 80006a6:	f64b 3180 	movw	r1, #48000	; 0xbb80
 80006aa:	f000 f977 	bl	800099c <fwrite_wav_header>
 80006ae:	4603      	mov	r3, r0
 80006b0:	f507 5289 	add.w	r2, r7, #4384	; 0x1120
 80006b4:	f102 0215 	add.w	r2, r2, #21
 80006b8:	7013      	strb	r3, [r2, #0]
	  res = f_close(&fil);
 80006ba:	f107 0318 	add.w	r3, r7, #24
 80006be:	3b14      	subs	r3, #20
 80006c0:	4618      	mov	r0, r3
 80006c2:	f007 fd43 	bl	800814c <f_close>
 80006c6:	4603      	mov	r3, r0
 80006c8:	f507 5289 	add.w	r2, r7, #4384	; 0x1120
 80006cc:	f102 0215 	add.w	r2, r2, #21
 80006d0:	7013      	strb	r3, [r2, #0]

	  HAL_Delay(1000);
 80006d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006d6:	f000 fcfb 	bl	80010d0 <HAL_Delay>
	  HAL_Delay(1);
 80006da:	e7b1      	b.n	8000640 <main+0x6c>
 80006dc:	20000244 	.word	0x20000244
 80006e0:	20000248 	.word	0x20000248
 80006e4:	08008ed4 	.word	0x08008ed4

080006e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b094      	sub	sp, #80	; 0x50
 80006ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	2234      	movs	r2, #52	; 0x34
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f007 ff6a 	bl	80085d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fc:	f107 0308 	add.w	r3, r7, #8
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800070c:	2300      	movs	r3, #0
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	4b29      	ldr	r3, [pc, #164]	; (80007b8 <SystemClock_Config+0xd0>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000714:	4a28      	ldr	r2, [pc, #160]	; (80007b8 <SystemClock_Config+0xd0>)
 8000716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800071a:	6413      	str	r3, [r2, #64]	; 0x40
 800071c:	4b26      	ldr	r3, [pc, #152]	; (80007b8 <SystemClock_Config+0xd0>)
 800071e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000724:	607b      	str	r3, [r7, #4]
 8000726:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000728:	2300      	movs	r3, #0
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	4b23      	ldr	r3, [pc, #140]	; (80007bc <SystemClock_Config+0xd4>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000734:	4a21      	ldr	r2, [pc, #132]	; (80007bc <SystemClock_Config+0xd4>)
 8000736:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800073a:	6013      	str	r3, [r2, #0]
 800073c:	4b1f      	ldr	r3, [pc, #124]	; (80007bc <SystemClock_Config+0xd4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000744:	603b      	str	r3, [r7, #0]
 8000746:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000748:	2302      	movs	r3, #2
 800074a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800074c:	2301      	movs	r3, #1
 800074e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000750:	2310      	movs	r3, #16
 8000752:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000758:	2300      	movs	r3, #0
 800075a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800075c:	2308      	movs	r3, #8
 800075e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000760:	2332      	movs	r3, #50	; 0x32
 8000762:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000764:	2302      	movs	r3, #2
 8000766:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000768:	2305      	movs	r3, #5
 800076a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800076c:	2302      	movs	r3, #2
 800076e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 031c 	add.w	r3, r7, #28
 8000774:	4618      	mov	r0, r3
 8000776:	f002 f929 	bl	80029cc <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000780:	f000 f9d6 	bl	8000b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000788:	2302      	movs	r3, #2
 800078a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000794:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	2101      	movs	r1, #1
 80007a0:	4618      	mov	r0, r3
 80007a2:	f001 fa9f 	bl	8001ce4 <HAL_RCC_ClockConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80007ac:	f000 f9c0 	bl	8000b30 <Error_Handler>
  }
}
 80007b0:	bf00      	nop
 80007b2:	3750      	adds	r7, #80	; 0x50
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000

080007c0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80007c4:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <MX_CRC_Init+0x20>)
 80007c6:	4a07      	ldr	r2, [pc, #28]	; (80007e4 <MX_CRC_Init+0x24>)
 80007c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_CRC_Init+0x20>)
 80007cc:	f000 fdb5 	bl	800133a <HAL_CRC_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80007d6:	f000 f9ab 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	2000008c 	.word	0x2000008c
 80007e4:	40023000 	.word	0x40023000

080007e8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80007ec:	4b0d      	ldr	r3, [pc, #52]	; (8000824 <MX_SDIO_SD_Init+0x3c>)
 80007ee:	4a0e      	ldr	r2, [pc, #56]	; (8000828 <MX_SDIO_SD_Init+0x40>)
 80007f0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80007f2:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <MX_SDIO_SD_Init+0x3c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <MX_SDIO_SD_Init+0x3c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80007fe:	4b09      	ldr	r3, [pc, #36]	; (8000824 <MX_SDIO_SD_Init+0x3c>)
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000804:	4b07      	ldr	r3, [pc, #28]	; (8000824 <MX_SDIO_SD_Init+0x3c>)
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <MX_SDIO_SD_Init+0x3c>)
 800080c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000810:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8000812:	4b04      	ldr	r3, [pc, #16]	; (8000824 <MX_SDIO_SD_Init+0x3c>)
 8000814:	2202      	movs	r2, #2
 8000816:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	20000094 	.word	0x20000094
 8000828:	40012c00 	.word	0x40012c00

0800082c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000830:	4b11      	ldr	r3, [pc, #68]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000832:	4a12      	ldr	r2, [pc, #72]	; (800087c <MX_USART2_UART_Init+0x50>)
 8000834:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000836:	4b10      	ldr	r3, [pc, #64]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000838:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800083c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800084a:	4b0b      	ldr	r3, [pc, #44]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000850:	4b09      	ldr	r3, [pc, #36]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000852:	220c      	movs	r2, #12
 8000854:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000856:	4b08      	ldr	r3, [pc, #32]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000864:	f003 ff6f 	bl	8004746 <HAL_UART_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800086e:	f000 f95f 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200001d8 	.word	0x200001d8
 800087c:	40004400 	.word	0x40004400

08000880 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <MX_DMA_Init+0x4c>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a0f      	ldr	r2, [pc, #60]	; (80008cc <MX_DMA_Init+0x4c>)
 8000890:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <MX_DMA_Init+0x4c>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2100      	movs	r1, #0
 80008a6:	203b      	movs	r0, #59	; 0x3b
 80008a8:	f000 fd11 	bl	80012ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80008ac:	203b      	movs	r0, #59	; 0x3b
 80008ae:	f000 fd2a 	bl	8001306 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2100      	movs	r1, #0
 80008b6:	2045      	movs	r0, #69	; 0x45
 80008b8:	f000 fd09 	bl	80012ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80008bc:	2045      	movs	r0, #69	; 0x45
 80008be:	f000 fd22 	bl	8001306 <HAL_NVIC_EnableIRQ>

}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40023800 	.word	0x40023800

080008d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	; 0x28
 80008d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d6:	f107 0314 	add.w	r3, r7, #20
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	613b      	str	r3, [r7, #16]
 80008ea:	4b2a      	ldr	r3, [pc, #168]	; (8000994 <MX_GPIO_Init+0xc4>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	4a29      	ldr	r2, [pc, #164]	; (8000994 <MX_GPIO_Init+0xc4>)
 80008f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008f4:	6313      	str	r3, [r2, #48]	; 0x30
 80008f6:	4b27      	ldr	r3, [pc, #156]	; (8000994 <MX_GPIO_Init+0xc4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	4b23      	ldr	r3, [pc, #140]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a22      	ldr	r2, [pc, #136]	; (8000994 <MX_GPIO_Init+0xc4>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60bb      	str	r3, [r7, #8]
 8000922:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	4a1b      	ldr	r2, [pc, #108]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000928:	f043 0302 	orr.w	r3, r3, #2
 800092c:	6313      	str	r3, [r2, #48]	; 0x30
 800092e:	4b19      	ldr	r3, [pc, #100]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	f003 0302 	and.w	r3, r3, #2
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	607b      	str	r3, [r7, #4]
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	4a14      	ldr	r2, [pc, #80]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000944:	f043 0304 	orr.w	r3, r3, #4
 8000948:	6313      	str	r3, [r2, #48]	; 0x30
 800094a:	4b12      	ldr	r3, [pc, #72]	; (8000994 <MX_GPIO_Init+0xc4>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	f003 0304 	and.w	r3, r3, #4
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	603b      	str	r3, [r7, #0]
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <MX_GPIO_Init+0xc4>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a0d      	ldr	r2, [pc, #52]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000960:	f043 0308 	orr.w	r3, r3, #8
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <MX_GPIO_Init+0xc4>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0308 	and.w	r3, r3, #8
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000972:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000978:	2300      	movs	r3, #0
 800097a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	4804      	ldr	r0, [pc, #16]	; (8000998 <MX_GPIO_Init+0xc8>)
 8000988:	f001 f800 	bl	800198c <HAL_GPIO_Init>

}
 800098c:	bf00      	nop
 800098e:	3728      	adds	r7, #40	; 0x28
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40023800 	.word	0x40023800
 8000998:	40020400 	.word	0x40020400

0800099c <fwrite_wav_header>:

/* USER CODE BEGIN 4 */
FRESULT fwrite_wav_header(FIL* file, uint16_t sampleRate, uint8_t bitsPerSample, uint8_t channels) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b08e      	sub	sp, #56	; 0x38
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	4608      	mov	r0, r1
 80009a6:	4611      	mov	r1, r2
 80009a8:	461a      	mov	r2, r3
 80009aa:	4603      	mov	r3, r0
 80009ac:	807b      	strh	r3, [r7, #2]
 80009ae:	460b      	mov	r3, r1
 80009b0:	707b      	strb	r3, [r7, #1]
 80009b2:	4613      	mov	r3, r2
 80009b4:	703b      	strb	r3, [r7, #0]
	UINT bw;
	WAVE_HEADER wave_header;
	wave_header.riff[0] = 'R';wave_header.riff[1] = 'I';
 80009b6:	2352      	movs	r3, #82	; 0x52
 80009b8:	723b      	strb	r3, [r7, #8]
 80009ba:	2349      	movs	r3, #73	; 0x49
 80009bc:	727b      	strb	r3, [r7, #9]
	wave_header.riff[2] = 'F';wave_header.riff[3] = 'F';
 80009be:	2346      	movs	r3, #70	; 0x46
 80009c0:	72bb      	strb	r3, [r7, #10]
 80009c2:	2346      	movs	r3, #70	; 0x46
 80009c4:	72fb      	strb	r3, [r7, #11]
	wave_header.size = (uint32_t)0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
	wave_header.wave[0] = 'W';wave_header.wave[1] = 'A';
 80009ca:	2357      	movs	r3, #87	; 0x57
 80009cc:	743b      	strb	r3, [r7, #16]
 80009ce:	2341      	movs	r3, #65	; 0x41
 80009d0:	747b      	strb	r3, [r7, #17]
	wave_header.wave[2] = 'V';wave_header.wave[3] = 'E';
 80009d2:	2356      	movs	r3, #86	; 0x56
 80009d4:	74bb      	strb	r3, [r7, #18]
 80009d6:	2345      	movs	r3, #69	; 0x45
 80009d8:	74fb      	strb	r3, [r7, #19]
	wave_header.fmt[0] = 'f';wave_header.fmt[1] = 'm';
 80009da:	2366      	movs	r3, #102	; 0x66
 80009dc:	753b      	strb	r3, [r7, #20]
 80009de:	236d      	movs	r3, #109	; 0x6d
 80009e0:	757b      	strb	r3, [r7, #21]
	wave_header.fmt[2] = 't';wave_header.fmt[3] = ' ';
 80009e2:	2374      	movs	r3, #116	; 0x74
 80009e4:	75bb      	strb	r3, [r7, #22]
 80009e6:	2320      	movs	r3, #32
 80009e8:	75fb      	strb	r3, [r7, #23]
	wave_header.fmt_size = 16;
 80009ea:	2310      	movs	r3, #16
 80009ec:	61bb      	str	r3, [r7, #24]
	wave_header.format = 1; // PCM
 80009ee:	2301      	movs	r3, #1
 80009f0:	83bb      	strh	r3, [r7, #28]
	wave_header.channels = channels; // channels
 80009f2:	783b      	ldrb	r3, [r7, #0]
 80009f4:	b29b      	uxth	r3, r3
 80009f6:	83fb      	strh	r3, [r7, #30]
	wave_header.sampleRate=sampleRate;  // sample rate
 80009f8:	887b      	ldrh	r3, [r7, #2]
 80009fa:	623b      	str	r3, [r7, #32]
	wave_header.rbc = sampleRate*bitsPerSample*channels/8;
 80009fc:	887b      	ldrh	r3, [r7, #2]
 80009fe:	787a      	ldrb	r2, [r7, #1]
 8000a00:	fb02 f303 	mul.w	r3, r2, r3
 8000a04:	783a      	ldrb	r2, [r7, #0]
 8000a06:	fb02 f303 	mul.w	r3, r2, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	da00      	bge.n	8000a10 <fwrite_wav_header+0x74>
 8000a0e:	3307      	adds	r3, #7
 8000a10:	10db      	asrs	r3, r3, #3
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
	wave_header.bc =  bitsPerSample*channels/8;
 8000a14:	787b      	ldrb	r3, [r7, #1]
 8000a16:	783a      	ldrb	r2, [r7, #0]
 8000a18:	fb02 f303 	mul.w	r3, r2, r3
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	da00      	bge.n	8000a22 <fwrite_wav_header+0x86>
 8000a20:	3307      	adds	r3, #7
 8000a22:	10db      	asrs	r3, r3, #3
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	853b      	strh	r3, [r7, #40]	; 0x28
	wave_header.bitsPerSample = bitsPerSample; //bitsPerSample
 8000a28:	787b      	ldrb	r3, [r7, #1]
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	857b      	strh	r3, [r7, #42]	; 0x2a
	wave_header.data[0] = 'd'; wave_header.data[1] = 'a';
 8000a2e:	2364      	movs	r3, #100	; 0x64
 8000a30:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8000a34:	2361      	movs	r3, #97	; 0x61
 8000a36:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	wave_header.data[2] = 't'; wave_header.data[3] = 'a';
 8000a3a:	2374      	movs	r3, #116	; 0x74
 8000a3c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000a40:	2361      	movs	r3, #97	; 0x61
 8000a42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	wave_header.data_size = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	633b      	str	r3, [r7, #48]	; 0x30
	return f_write(file, (uint8_t*)&wave_header, sizeof(wave_header), &bw);
 8000a4a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a4e:	f107 0108 	add.w	r1, r7, #8
 8000a52:	222c      	movs	r2, #44	; 0x2c
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f007 f967 	bl	8007d28 <f_write>
 8000a5a:	4603      	mov	r3, r0
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3738      	adds	r7, #56	; 0x38
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <Format_SD>:

FRESULT Format_SD (void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08e      	sub	sp, #56	; 0x38
 8000a68:	af00      	add	r7, sp, #0
    DIR dir;
    static FILINFO fno;
    static FRESULT fresult;

    char *path = malloc(20*sizeof (char));
 8000a6a:	2014      	movs	r0, #20
 8000a6c:	f007 fda0 	bl	80085b0 <malloc>
 8000a70:	4603      	mov	r3, r0
 8000a72:	637b      	str	r3, [r7, #52]	; 0x34
    sprintf (path, "%s","/");
 8000a74:	4a28      	ldr	r2, [pc, #160]	; (8000b18 <Format_SD+0xb4>)
 8000a76:	4929      	ldr	r1, [pc, #164]	; (8000b1c <Format_SD+0xb8>)
 8000a78:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000a7a:	f007 fea1 	bl	80087c0 <siprintf>

    fresult = f_opendir(&dir, path);                       /* Open the directory */
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000a82:	4618      	mov	r0, r3
 8000a84:	f007 fb8c 	bl	80081a0 <f_opendir>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	4b24      	ldr	r3, [pc, #144]	; (8000b20 <Format_SD+0xbc>)
 8000a8e:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 8000a90:	4b23      	ldr	r3, [pc, #140]	; (8000b20 <Format_SD+0xbc>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d136      	bne.n	8000b06 <Format_SD+0xa2>
    {
        for (;;)
        {
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	4922      	ldr	r1, [pc, #136]	; (8000b24 <Format_SD+0xc0>)
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f007 fc18 	bl	80082d2 <f_readdir>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b1e      	ldr	r3, [pc, #120]	; (8000b20 <Format_SD+0xbc>)
 8000aa8:	701a      	strb	r2, [r3, #0]
            if (fresult != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8000aaa:	4b1d      	ldr	r3, [pc, #116]	; (8000b20 <Format_SD+0xbc>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d125      	bne.n	8000afe <Format_SD+0x9a>
 8000ab2:	4b1c      	ldr	r3, [pc, #112]	; (8000b24 <Format_SD+0xc0>)
 8000ab4:	7a5b      	ldrb	r3, [r3, #9]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d021      	beq.n	8000afe <Format_SD+0x9a>
            if (fno.fattrib & AM_DIR)     /* It is a directory */
 8000aba:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <Format_SD+0xc0>)
 8000abc:	7a1b      	ldrb	r3, [r3, #8]
 8000abe:	f003 0310 	and.w	r3, r3, #16
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d011      	beq.n	8000aea <Format_SD+0x86>
            {
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 8000ac6:	4918      	ldr	r1, [pc, #96]	; (8000b28 <Format_SD+0xc4>)
 8000ac8:	4818      	ldr	r0, [pc, #96]	; (8000b2c <Format_SD+0xc8>)
 8000aca:	f7ff fba1 	bl	8000210 <strcmp>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d012      	beq.n	8000afa <Format_SD+0x96>
            	fresult = f_unlink(fno.fname);
 8000ad4:	4814      	ldr	r0, [pc, #80]	; (8000b28 <Format_SD+0xc4>)
 8000ad6:	f007 fc39 	bl	800834c <f_unlink>
 8000ada:	4603      	mov	r3, r0
 8000adc:	461a      	mov	r2, r3
 8000ade:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <Format_SD+0xbc>)
 8000ae0:	701a      	strb	r2, [r3, #0]
            	if (fresult == FR_DENIED) continue;
 8000ae2:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <Format_SD+0xbc>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b07      	cmp	r3, #7
 8000ae8:	e7d6      	b.n	8000a98 <Format_SD+0x34>
            }
            else
            {   /* It is a file. */
               fresult = f_unlink(fno.fname);
 8000aea:	480f      	ldr	r0, [pc, #60]	; (8000b28 <Format_SD+0xc4>)
 8000aec:	f007 fc2e 	bl	800834c <f_unlink>
 8000af0:	4603      	mov	r3, r0
 8000af2:	461a      	mov	r2, r3
 8000af4:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <Format_SD+0xbc>)
 8000af6:	701a      	strb	r2, [r3, #0]
 8000af8:	e7ce      	b.n	8000a98 <Format_SD+0x34>
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 8000afa:	bf00      	nop
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 8000afc:	e7cc      	b.n	8000a98 <Format_SD+0x34>
            }
        }
        f_closedir(&dir);
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	4618      	mov	r0, r3
 8000b02:	f007 fbc0 	bl	8008286 <f_closedir>
    }
    free(path);
 8000b06:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000b08:	f007 fd5a 	bl	80085c0 <free>
    return fresult;
 8000b0c:	4b04      	ldr	r3, [pc, #16]	; (8000b20 <Format_SD+0xbc>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3738      	adds	r7, #56	; 0x38
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	08008ee4 	.word	0x08008ee4
 8000b1c:	08008ee8 	.word	0x08008ee8
 8000b20:	2000021c 	.word	0x2000021c
 8000b24:	20000220 	.word	0x20000220
 8000b28:	20000229 	.word	0x20000229
 8000b2c:	08008eec 	.word	0x08008eec

08000b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b34:	b672      	cpsid	i
}
 8000b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <Error_Handler+0x8>
	...

08000b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <HAL_MspInit+0x4c>)
 8000b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b4a:	4a0f      	ldr	r2, [pc, #60]	; (8000b88 <HAL_MspInit+0x4c>)
 8000b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b50:	6453      	str	r3, [r2, #68]	; 0x44
 8000b52:	4b0d      	ldr	r3, [pc, #52]	; (8000b88 <HAL_MspInit+0x4c>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	603b      	str	r3, [r7, #0]
 8000b62:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <HAL_MspInit+0x4c>)
 8000b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b66:	4a08      	ldr	r2, [pc, #32]	; (8000b88 <HAL_MspInit+0x4c>)
 8000b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b6e:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <HAL_MspInit+0x4c>)
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b76:	603b      	str	r3, [r7, #0]
 8000b78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	40023800 	.word	0x40023800

08000b8c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a0b      	ldr	r2, [pc, #44]	; (8000bc8 <HAL_CRC_MspInit+0x3c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d10d      	bne.n	8000bba <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <HAL_CRC_MspInit+0x40>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a09      	ldr	r2, [pc, #36]	; (8000bcc <HAL_CRC_MspInit+0x40>)
 8000ba8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <HAL_CRC_MspInit+0x40>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000bba:	bf00      	nop
 8000bbc:	3714      	adds	r7, #20
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	40023000 	.word	0x40023000
 8000bcc:	40023800 	.word	0x40023800

08000bd0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b0a2      	sub	sp, #136	; 0x88
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000be8:	f107 0318 	add.w	r3, r7, #24
 8000bec:	225c      	movs	r2, #92	; 0x5c
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f007 fced 	bl	80085d0 <memset>
  if(hsd->Instance==SDIO)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a73      	ldr	r2, [pc, #460]	; (8000dc8 <HAL_SD_MspInit+0x1f8>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	f040 80de 	bne.w	8000dbe <HAL_SD_MspInit+0x1ee>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8000c02:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c06:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c10:	f107 0318 	add.w	r3, r7, #24
 8000c14:	4618      	mov	r0, r3
 8000c16:	f001 f97f 	bl	8001f18 <HAL_RCCEx_PeriphCLKConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8000c20:	f7ff ff86 	bl	8000b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
 8000c28:	4b68      	ldr	r3, [pc, #416]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2c:	4a67      	ldr	r2, [pc, #412]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c2e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c32:	6453      	str	r3, [r2, #68]	; 0x44
 8000c34:	4b65      	ldr	r3, [pc, #404]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c3c:	617b      	str	r3, [r7, #20]
 8000c3e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c40:	2300      	movs	r3, #0
 8000c42:	613b      	str	r3, [r7, #16]
 8000c44:	4b61      	ldr	r3, [pc, #388]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c48:	4a60      	ldr	r2, [pc, #384]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c4a:	f043 0304 	orr.w	r3, r3, #4
 8000c4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c50:	4b5e      	ldr	r3, [pc, #376]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c54:	f003 0304 	and.w	r3, r3, #4
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	4b5a      	ldr	r3, [pc, #360]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c64:	4a59      	ldr	r2, [pc, #356]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c66:	f043 0308 	orr.w	r3, r3, #8
 8000c6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6c:	4b57      	ldr	r3, [pc, #348]	; (8000dcc <HAL_SD_MspInit+0x1fc>)
 8000c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c70:	f003 0308 	and.w	r3, r3, #8
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000c78:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000c7c:	677b      	str	r3, [r7, #116]	; 0x74
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c86:	2303      	movs	r3, #3
 8000c88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000c8c:	230c      	movs	r3, #12
 8000c8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c92:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000c96:	4619      	mov	r1, r3
 8000c98:	484d      	ldr	r0, [pc, #308]	; (8000dd0 <HAL_SD_MspInit+0x200>)
 8000c9a:	f000 fe77 	bl	800198c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c9e:	2304      	movs	r3, #4
 8000ca0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000caa:	2303      	movs	r3, #3
 8000cac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000cb0:	230c      	movs	r3, #12
 8000cb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cb6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4845      	ldr	r0, [pc, #276]	; (8000dd4 <HAL_SD_MspInit+0x204>)
 8000cbe:	f000 fe65 	bl	800198c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8000cc2:	4b45      	ldr	r3, [pc, #276]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cc4:	4a45      	ldr	r2, [pc, #276]	; (8000ddc <HAL_SD_MspInit+0x20c>)
 8000cc6:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8000cc8:	4b43      	ldr	r3, [pc, #268]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cce:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cd0:	4b41      	ldr	r3, [pc, #260]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cd6:	4b40      	ldr	r3, [pc, #256]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cdc:	4b3e      	ldr	r3, [pc, #248]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ce2:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ce4:	4b3c      	ldr	r3, [pc, #240]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000ce6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cea:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000cec:	4b3a      	ldr	r3, [pc, #232]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cf2:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8000cf4:	4b38      	ldr	r3, [pc, #224]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cf6:	2220      	movs	r2, #32
 8000cf8:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000cfa:	4b37      	ldr	r3, [pc, #220]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d00:	4b35      	ldr	r3, [pc, #212]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000d02:	2204      	movs	r2, #4
 8000d04:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d06:	4b34      	ldr	r3, [pc, #208]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000d08:	2203      	movs	r2, #3
 8000d0a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8000d0c:	4b32      	ldr	r3, [pc, #200]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000d0e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000d12:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000d14:	4b30      	ldr	r3, [pc, #192]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000d16:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000d1a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8000d1c:	482e      	ldr	r0, [pc, #184]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000d1e:	f000 fb29 	bl	8001374 <HAL_DMA_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <HAL_SD_MspInit+0x15c>
    {
      Error_Handler();
 8000d28:	f7ff ff02 	bl	8000b30 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	4a2a      	ldr	r2, [pc, #168]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000d30:	641a      	str	r2, [r3, #64]	; 0x40
 8000d32:	4a29      	ldr	r2, [pc, #164]	; (8000dd8 <HAL_SD_MspInit+0x208>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8000d38:	4b29      	ldr	r3, [pc, #164]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d3a:	4a2a      	ldr	r2, [pc, #168]	; (8000de4 <HAL_SD_MspInit+0x214>)
 8000d3c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8000d3e:	4b28      	ldr	r3, [pc, #160]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d40:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d44:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d46:	4b26      	ldr	r3, [pc, #152]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d48:	2240      	movs	r2, #64	; 0x40
 8000d4a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d4c:	4b24      	ldr	r3, [pc, #144]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d52:	4b23      	ldr	r3, [pc, #140]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d58:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d5a:	4b21      	ldr	r3, [pc, #132]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d60:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d62:	4b1f      	ldr	r3, [pc, #124]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d68:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8000d6a:	4b1d      	ldr	r3, [pc, #116]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d6c:	2220      	movs	r2, #32
 8000d6e:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d70:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d76:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d78:	2204      	movs	r2, #4
 8000d7a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d7c:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d7e:	2203      	movs	r2, #3
 8000d80:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8000d82:	4b17      	ldr	r3, [pc, #92]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d84:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000d88:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000d8a:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d8c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000d90:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8000d92:	4813      	ldr	r0, [pc, #76]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000d94:	f000 faee 	bl	8001374 <HAL_DMA_Init>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <HAL_SD_MspInit+0x1d2>
    {
      Error_Handler();
 8000d9e:	f7ff fec7 	bl	8000b30 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a0e      	ldr	r2, [pc, #56]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000da6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000da8:	4a0d      	ldr	r2, [pc, #52]	; (8000de0 <HAL_SD_MspInit+0x210>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2100      	movs	r1, #0
 8000db2:	2031      	movs	r0, #49	; 0x31
 8000db4:	f000 fa8b 	bl	80012ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8000db8:	2031      	movs	r0, #49	; 0x31
 8000dba:	f000 faa4 	bl	8001306 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8000dbe:	bf00      	nop
 8000dc0:	3788      	adds	r7, #136	; 0x88
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40012c00 	.word	0x40012c00
 8000dcc:	40023800 	.word	0x40023800
 8000dd0:	40020800 	.word	0x40020800
 8000dd4:	40020c00 	.word	0x40020c00
 8000dd8:	20000118 	.word	0x20000118
 8000ddc:	40026458 	.word	0x40026458
 8000de0:	20000178 	.word	0x20000178
 8000de4:	400264a0 	.word	0x400264a0

08000de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08a      	sub	sp, #40	; 0x28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a19      	ldr	r2, [pc, #100]	; (8000e6c <HAL_UART_MspInit+0x84>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d12b      	bne.n	8000e62 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	613b      	str	r3, [r7, #16]
 8000e0e:	4b18      	ldr	r3, [pc, #96]	; (8000e70 <HAL_UART_MspInit+0x88>)
 8000e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e12:	4a17      	ldr	r2, [pc, #92]	; (8000e70 <HAL_UART_MspInit+0x88>)
 8000e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e18:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1a:	4b15      	ldr	r3, [pc, #84]	; (8000e70 <HAL_UART_MspInit+0x88>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e22:	613b      	str	r3, [r7, #16]
 8000e24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <HAL_UART_MspInit+0x88>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2e:	4a10      	ldr	r2, [pc, #64]	; (8000e70 <HAL_UART_MspInit+0x88>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6313      	str	r3, [r2, #48]	; 0x30
 8000e36:	4b0e      	ldr	r3, [pc, #56]	; (8000e70 <HAL_UART_MspInit+0x88>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e42:	230c      	movs	r3, #12
 8000e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e46:	2302      	movs	r3, #2
 8000e48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e52:	2307      	movs	r3, #7
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4805      	ldr	r0, [pc, #20]	; (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e5e:	f000 fd95 	bl	800198c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e62:	bf00      	nop
 8000e64:	3728      	adds	r7, #40	; 0x28
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40004400 	.word	0x40004400
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40020000 	.word	0x40020000

08000e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <NMI_Handler+0x4>

08000e7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e82:	e7fe      	b.n	8000e82 <HardFault_Handler+0x4>

08000e84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <MemManage_Handler+0x4>

08000e8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <BusFault_Handler+0x4>

08000e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e94:	e7fe      	b.n	8000e94 <UsageFault_Handler+0x4>

08000e96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e96:	b480      	push	{r7}
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ec4:	f000 f8e4 	bl	8001090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8000ed0:	4802      	ldr	r0, [pc, #8]	; (8000edc <SDIO_IRQHandler+0x10>)
 8000ed2:	f002 fc2d 	bl	8003730 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000094 	.word	0x20000094

08000ee0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8000ee4:	4802      	ldr	r0, [pc, #8]	; (8000ef0 <DMA2_Stream3_IRQHandler+0x10>)
 8000ee6:	f000 fb15 	bl	8001514 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000118 	.word	0x20000118

08000ef4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8000ef8:	4802      	ldr	r0, [pc, #8]	; (8000f04 <DMA2_Stream6_IRQHandler+0x10>)
 8000efa:	f000 fb0b 	bl	8001514 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000178 	.word	0x20000178

08000f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f10:	4a14      	ldr	r2, [pc, #80]	; (8000f64 <_sbrk+0x5c>)
 8000f12:	4b15      	ldr	r3, [pc, #84]	; (8000f68 <_sbrk+0x60>)
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f1c:	4b13      	ldr	r3, [pc, #76]	; (8000f6c <_sbrk+0x64>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d102      	bne.n	8000f2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f24:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <_sbrk+0x64>)
 8000f26:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <_sbrk+0x68>)
 8000f28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f2a:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <_sbrk+0x64>)
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d207      	bcs.n	8000f48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f38:	f007 fb10 	bl	800855c <__errno>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	220c      	movs	r2, #12
 8000f40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f46:	e009      	b.n	8000f5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f48:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <_sbrk+0x64>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f4e:	4b07      	ldr	r3, [pc, #28]	; (8000f6c <_sbrk+0x64>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4413      	add	r3, r2
 8000f56:	4a05      	ldr	r2, [pc, #20]	; (8000f6c <_sbrk+0x64>)
 8000f58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3718      	adds	r7, #24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20020000 	.word	0x20020000
 8000f68:	00000400 	.word	0x00000400
 8000f6c:	20000238 	.word	0x20000238
 8000f70:	200012c0 	.word	0x200012c0

08000f74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <SystemInit+0x20>)
 8000f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f7e:	4a05      	ldr	r2, [pc, #20]	; (8000f94 <SystemInit+0x20>)
 8000f80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f9c:	480d      	ldr	r0, [pc, #52]	; (8000fd4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f9e:	490e      	ldr	r1, [pc, #56]	; (8000fd8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fa0:	4a0e      	ldr	r2, [pc, #56]	; (8000fdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fa4:	e002      	b.n	8000fac <LoopCopyDataInit>

08000fa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000faa:	3304      	adds	r3, #4

08000fac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb0:	d3f9      	bcc.n	8000fa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fb2:	4a0b      	ldr	r2, [pc, #44]	; (8000fe0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fb4:	4c0b      	ldr	r4, [pc, #44]	; (8000fe4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fb8:	e001      	b.n	8000fbe <LoopFillZerobss>

08000fba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fbc:	3204      	adds	r2, #4

08000fbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc0:	d3fb      	bcc.n	8000fba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fc2:	f7ff ffd7 	bl	8000f74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fc6:	f007 facf 	bl	8008568 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fca:	f7ff fb03 	bl	80005d4 <main>
  bx  lr    
 8000fce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fd8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fdc:	08009034 	.word	0x08009034
  ldr r2, =_sbss
 8000fe0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fe4:	200012c0 	.word	0x200012c0

08000fe8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC_IRQHandler>
	...

08000fec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ff0:	4b0e      	ldr	r3, [pc, #56]	; (800102c <HAL_Init+0x40>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a0d      	ldr	r2, [pc, #52]	; (800102c <HAL_Init+0x40>)
 8000ff6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ffa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ffc:	4b0b      	ldr	r3, [pc, #44]	; (800102c <HAL_Init+0x40>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a0a      	ldr	r2, [pc, #40]	; (800102c <HAL_Init+0x40>)
 8001002:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001006:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <HAL_Init+0x40>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a07      	ldr	r2, [pc, #28]	; (800102c <HAL_Init+0x40>)
 800100e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001012:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001014:	2003      	movs	r0, #3
 8001016:	f000 f94f 	bl	80012b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800101a:	200f      	movs	r0, #15
 800101c:	f000 f808 	bl	8001030 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001020:	f7ff fd8c 	bl	8000b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40023c00 	.word	0x40023c00

08001030 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001038:	4b12      	ldr	r3, [pc, #72]	; (8001084 <HAL_InitTick+0x54>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <HAL_InitTick+0x58>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	4619      	mov	r1, r3
 8001042:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001046:	fbb3 f3f1 	udiv	r3, r3, r1
 800104a:	fbb2 f3f3 	udiv	r3, r2, r3
 800104e:	4618      	mov	r0, r3
 8001050:	f000 f967 	bl	8001322 <HAL_SYSTICK_Config>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e00e      	b.n	800107c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b0f      	cmp	r3, #15
 8001062:	d80a      	bhi.n	800107a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001064:	2200      	movs	r2, #0
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800106c:	f000 f92f 	bl	80012ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001070:	4a06      	ldr	r2, [pc, #24]	; (800108c <HAL_InitTick+0x5c>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001076:	2300      	movs	r3, #0
 8001078:	e000      	b.n	800107c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
}
 800107c:	4618      	mov	r0, r3
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000000 	.word	0x20000000
 8001088:	20000008 	.word	0x20000008
 800108c:	20000004 	.word	0x20000004

08001090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <HAL_IncTick+0x20>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <HAL_IncTick+0x24>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4413      	add	r3, r2
 80010a0:	4a04      	ldr	r2, [pc, #16]	; (80010b4 <HAL_IncTick+0x24>)
 80010a2:	6013      	str	r3, [r2, #0]
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	20000008 	.word	0x20000008
 80010b4:	2000023c 	.word	0x2000023c

080010b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  return uwTick;
 80010bc:	4b03      	ldr	r3, [pc, #12]	; (80010cc <HAL_GetTick+0x14>)
 80010be:	681b      	ldr	r3, [r3, #0]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	2000023c 	.word	0x2000023c

080010d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010d8:	f7ff ffee 	bl	80010b8 <HAL_GetTick>
 80010dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010e8:	d005      	beq.n	80010f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <HAL_Delay+0x44>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	461a      	mov	r2, r3
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	4413      	add	r3, r2
 80010f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010f6:	bf00      	nop
 80010f8:	f7ff ffde 	bl	80010b8 <HAL_GetTick>
 80010fc:	4602      	mov	r2, r0
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	429a      	cmp	r2, r3
 8001106:	d8f7      	bhi.n	80010f8 <HAL_Delay+0x28>
  {
  }
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000008 	.word	0x20000008

08001118 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <__NVIC_SetPriorityGrouping+0x44>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001134:	4013      	ands	r3, r2
 8001136:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001140:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800114a:	4a04      	ldr	r2, [pc, #16]	; (800115c <__NVIC_SetPriorityGrouping+0x44>)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	60d3      	str	r3, [r2, #12]
}
 8001150:	bf00      	nop
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <__NVIC_GetPriorityGrouping+0x18>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	f003 0307 	and.w	r3, r3, #7
}
 800116e:	4618      	mov	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118a:	2b00      	cmp	r3, #0
 800118c:	db0b      	blt.n	80011a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	f003 021f 	and.w	r2, r3, #31
 8001194:	4907      	ldr	r1, [pc, #28]	; (80011b4 <__NVIC_EnableIRQ+0x38>)
 8001196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119a:	095b      	lsrs	r3, r3, #5
 800119c:	2001      	movs	r0, #1
 800119e:	fa00 f202 	lsl.w	r2, r0, r2
 80011a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000e100 	.word	0xe000e100

080011b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	6039      	str	r1, [r7, #0]
 80011c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	db0a      	blt.n	80011e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	490c      	ldr	r1, [pc, #48]	; (8001204 <__NVIC_SetPriority+0x4c>)
 80011d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d6:	0112      	lsls	r2, r2, #4
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	440b      	add	r3, r1
 80011dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011e0:	e00a      	b.n	80011f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4908      	ldr	r1, [pc, #32]	; (8001208 <__NVIC_SetPriority+0x50>)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 030f 	and.w	r3, r3, #15
 80011ee:	3b04      	subs	r3, #4
 80011f0:	0112      	lsls	r2, r2, #4
 80011f2:	b2d2      	uxtb	r2, r2
 80011f4:	440b      	add	r3, r1
 80011f6:	761a      	strb	r2, [r3, #24]
}
 80011f8:	bf00      	nop
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000e100 	.word	0xe000e100
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800120c:	b480      	push	{r7}
 800120e:	b089      	sub	sp, #36	; 0x24
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	60b9      	str	r1, [r7, #8]
 8001216:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	f1c3 0307 	rsb	r3, r3, #7
 8001226:	2b04      	cmp	r3, #4
 8001228:	bf28      	it	cs
 800122a:	2304      	movcs	r3, #4
 800122c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3304      	adds	r3, #4
 8001232:	2b06      	cmp	r3, #6
 8001234:	d902      	bls.n	800123c <NVIC_EncodePriority+0x30>
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	3b03      	subs	r3, #3
 800123a:	e000      	b.n	800123e <NVIC_EncodePriority+0x32>
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001240:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43da      	mvns	r2, r3
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	401a      	ands	r2, r3
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001254:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	fa01 f303 	lsl.w	r3, r1, r3
 800125e:	43d9      	mvns	r1, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	4313      	orrs	r3, r2
         );
}
 8001266:	4618      	mov	r0, r3
 8001268:	3724      	adds	r7, #36	; 0x24
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3b01      	subs	r3, #1
 8001280:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001284:	d301      	bcc.n	800128a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001286:	2301      	movs	r3, #1
 8001288:	e00f      	b.n	80012aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <SysTick_Config+0x40>)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3b01      	subs	r3, #1
 8001290:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001292:	210f      	movs	r1, #15
 8001294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001298:	f7ff ff8e 	bl	80011b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <SysTick_Config+0x40>)
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012a2:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <SysTick_Config+0x40>)
 80012a4:	2207      	movs	r2, #7
 80012a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	e000e010 	.word	0xe000e010

080012b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff ff29 	bl	8001118 <__NVIC_SetPriorityGrouping>
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b086      	sub	sp, #24
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	4603      	mov	r3, r0
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
 80012da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012e0:	f7ff ff3e 	bl	8001160 <__NVIC_GetPriorityGrouping>
 80012e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	68b9      	ldr	r1, [r7, #8]
 80012ea:	6978      	ldr	r0, [r7, #20]
 80012ec:	f7ff ff8e 	bl	800120c <NVIC_EncodePriority>
 80012f0:	4602      	mov	r2, r0
 80012f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff5d 	bl	80011b8 <__NVIC_SetPriority>
}
 80012fe:	bf00      	nop
 8001300:	3718      	adds	r7, #24
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	4603      	mov	r3, r0
 800130e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff ff31 	bl	800117c <__NVIC_EnableIRQ>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffa2 	bl	8001274 <SysTick_Config>
 8001330:	4603      	mov	r3, r0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d101      	bne.n	800134c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e00e      	b.n	800136a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	795b      	ldrb	r3, [r3, #5]
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2b00      	cmp	r3, #0
 8001354:	d105      	bne.n	8001362 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff fc15 	bl	8000b8c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2201      	movs	r2, #1
 8001366:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001380:	f7ff fe9a 	bl	80010b8 <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e099      	b.n	80014c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2202      	movs	r2, #2
 8001394:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f022 0201 	bic.w	r2, r2, #1
 80013ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013b0:	e00f      	b.n	80013d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013b2:	f7ff fe81 	bl	80010b8 <HAL_GetTick>
 80013b6:	4602      	mov	r2, r0
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b05      	cmp	r3, #5
 80013be:	d908      	bls.n	80013d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2220      	movs	r2, #32
 80013c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2203      	movs	r2, #3
 80013ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e078      	b.n	80014c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d1e8      	bne.n	80013b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	4b38      	ldr	r3, [pc, #224]	; (80014cc <HAL_DMA_Init+0x158>)
 80013ec:	4013      	ands	r3, r2
 80013ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	691b      	ldr	r3, [r3, #16]
 8001404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800140a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001416:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a1b      	ldr	r3, [r3, #32]
 800141c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	4313      	orrs	r3, r2
 8001422:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001428:	2b04      	cmp	r3, #4
 800142a:	d107      	bne.n	800143c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001434:	4313      	orrs	r3, r2
 8001436:	697a      	ldr	r2, [r7, #20]
 8001438:	4313      	orrs	r3, r2
 800143a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	f023 0307 	bic.w	r3, r3, #7
 8001452:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	4313      	orrs	r3, r2
 800145c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001462:	2b04      	cmp	r3, #4
 8001464:	d117      	bne.n	8001496 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	4313      	orrs	r3, r2
 800146e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00e      	beq.n	8001496 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f000 fa0b 	bl	8001894 <DMA_CheckFifoParam>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d008      	beq.n	8001496 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2240      	movs	r2, #64	; 0x40
 8001488:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2201      	movs	r2, #1
 800148e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001492:	2301      	movs	r3, #1
 8001494:	e016      	b.n	80014c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 f9c2 	bl	8001828 <DMA_CalcBaseAndBitshift>
 80014a4:	4603      	mov	r3, r0
 80014a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014ac:	223f      	movs	r2, #63	; 0x3f
 80014ae:	409a      	lsls	r2, r3
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2200      	movs	r2, #0
 80014b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2201      	movs	r2, #1
 80014be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	f010803f 	.word	0xf010803f

080014d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d004      	beq.n	80014ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2280      	movs	r2, #128	; 0x80
 80014e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e00c      	b.n	8001508 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2205      	movs	r2, #5
 80014f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0201 	bic.w	r2, r2, #1
 8001504:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800151c:	2300      	movs	r3, #0
 800151e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001520:	4b8e      	ldr	r3, [pc, #568]	; (800175c <HAL_DMA_IRQHandler+0x248>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a8e      	ldr	r2, [pc, #568]	; (8001760 <HAL_DMA_IRQHandler+0x24c>)
 8001526:	fba2 2303 	umull	r2, r3, r2, r3
 800152a:	0a9b      	lsrs	r3, r3, #10
 800152c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001532:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800153e:	2208      	movs	r2, #8
 8001540:	409a      	lsls	r2, r3
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d01a      	beq.n	8001580 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0304 	and.w	r3, r3, #4
 8001554:	2b00      	cmp	r3, #0
 8001556:	d013      	beq.n	8001580 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f022 0204 	bic.w	r2, r2, #4
 8001566:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800156c:	2208      	movs	r2, #8
 800156e:	409a      	lsls	r2, r3
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001578:	f043 0201 	orr.w	r2, r3, #1
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001584:	2201      	movs	r2, #1
 8001586:	409a      	lsls	r2, r3
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	4013      	ands	r3, r2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d012      	beq.n	80015b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00b      	beq.n	80015b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015a2:	2201      	movs	r2, #1
 80015a4:	409a      	lsls	r2, r3
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ae:	f043 0202 	orr.w	r2, r3, #2
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ba:	2204      	movs	r2, #4
 80015bc:	409a      	lsls	r2, r3
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	4013      	ands	r3, r2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d012      	beq.n	80015ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0302 	and.w	r3, r3, #2
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d00b      	beq.n	80015ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015d8:	2204      	movs	r2, #4
 80015da:	409a      	lsls	r2, r3
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e4:	f043 0204 	orr.w	r2, r3, #4
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015f0:	2210      	movs	r2, #16
 80015f2:	409a      	lsls	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4013      	ands	r3, r2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d043      	beq.n	8001684 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0308 	and.w	r3, r3, #8
 8001606:	2b00      	cmp	r3, #0
 8001608:	d03c      	beq.n	8001684 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800160e:	2210      	movs	r2, #16
 8001610:	409a      	lsls	r2, r3
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d018      	beq.n	8001656 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d108      	bne.n	8001644 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	2b00      	cmp	r3, #0
 8001638:	d024      	beq.n	8001684 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	4798      	blx	r3
 8001642:	e01f      	b.n	8001684 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001648:	2b00      	cmp	r3, #0
 800164a:	d01b      	beq.n	8001684 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	4798      	blx	r3
 8001654:	e016      	b.n	8001684 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001660:	2b00      	cmp	r3, #0
 8001662:	d107      	bne.n	8001674 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f022 0208 	bic.w	r2, r2, #8
 8001672:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001678:	2b00      	cmp	r3, #0
 800167a:	d003      	beq.n	8001684 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001688:	2220      	movs	r2, #32
 800168a:	409a      	lsls	r2, r3
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	4013      	ands	r3, r2
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 808f 	beq.w	80017b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0310 	and.w	r3, r3, #16
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 8087 	beq.w	80017b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016aa:	2220      	movs	r2, #32
 80016ac:	409a      	lsls	r2, r3
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b05      	cmp	r3, #5
 80016bc:	d136      	bne.n	800172c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f022 0216 	bic.w	r2, r2, #22
 80016cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	695a      	ldr	r2, [r3, #20]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d103      	bne.n	80016ee <HAL_DMA_IRQHandler+0x1da>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d007      	beq.n	80016fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 0208 	bic.w	r2, r2, #8
 80016fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001702:	223f      	movs	r2, #63	; 0x3f
 8001704:	409a      	lsls	r2, r3
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2201      	movs	r2, #1
 800170e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800171e:	2b00      	cmp	r3, #0
 8001720:	d07e      	beq.n	8001820 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	4798      	blx	r3
        }
        return;
 800172a:	e079      	b.n	8001820 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d01d      	beq.n	8001776 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10d      	bne.n	8001764 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174c:	2b00      	cmp	r3, #0
 800174e:	d031      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	4798      	blx	r3
 8001758:	e02c      	b.n	80017b4 <HAL_DMA_IRQHandler+0x2a0>
 800175a:	bf00      	nop
 800175c:	20000000 	.word	0x20000000
 8001760:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001768:	2b00      	cmp	r3, #0
 800176a:	d023      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	4798      	blx	r3
 8001774:	e01e      	b.n	80017b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001780:	2b00      	cmp	r3, #0
 8001782:	d10f      	bne.n	80017a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f022 0210 	bic.w	r2, r2, #16
 8001792:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d032      	beq.n	8001822 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c0:	f003 0301 	and.w	r3, r3, #1
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d022      	beq.n	800180e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2205      	movs	r2, #5
 80017cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 0201 	bic.w	r2, r2, #1
 80017de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	3301      	adds	r3, #1
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d307      	bcc.n	80017fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1f2      	bne.n	80017e0 <HAL_DMA_IRQHandler+0x2cc>
 80017fa:	e000      	b.n	80017fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80017fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2201      	movs	r2, #1
 8001802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001812:	2b00      	cmp	r3, #0
 8001814:	d005      	beq.n	8001822 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	4798      	blx	r3
 800181e:	e000      	b.n	8001822 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001820:	bf00      	nop
    }
  }
}
 8001822:	3718      	adds	r7, #24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	3b10      	subs	r3, #16
 8001838:	4a14      	ldr	r2, [pc, #80]	; (800188c <DMA_CalcBaseAndBitshift+0x64>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	091b      	lsrs	r3, r3, #4
 8001840:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001842:	4a13      	ldr	r2, [pc, #76]	; (8001890 <DMA_CalcBaseAndBitshift+0x68>)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4413      	add	r3, r2
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	461a      	mov	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2b03      	cmp	r3, #3
 8001854:	d909      	bls.n	800186a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800185e:	f023 0303 	bic.w	r3, r3, #3
 8001862:	1d1a      	adds	r2, r3, #4
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	659a      	str	r2, [r3, #88]	; 0x58
 8001868:	e007      	b.n	800187a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001872:	f023 0303 	bic.w	r3, r3, #3
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800187e:	4618      	mov	r0, r3
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	aaaaaaab 	.word	0xaaaaaaab
 8001890:	08008f54 	.word	0x08008f54

08001894 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800189c:	2300      	movs	r3, #0
 800189e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d11f      	bne.n	80018ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	2b03      	cmp	r3, #3
 80018b2:	d856      	bhi.n	8001962 <DMA_CheckFifoParam+0xce>
 80018b4:	a201      	add	r2, pc, #4	; (adr r2, 80018bc <DMA_CheckFifoParam+0x28>)
 80018b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ba:	bf00      	nop
 80018bc:	080018cd 	.word	0x080018cd
 80018c0:	080018df 	.word	0x080018df
 80018c4:	080018cd 	.word	0x080018cd
 80018c8:	08001963 	.word	0x08001963
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d046      	beq.n	8001966 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018dc:	e043      	b.n	8001966 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80018e6:	d140      	bne.n	800196a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018ec:	e03d      	b.n	800196a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018f6:	d121      	bne.n	800193c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d837      	bhi.n	800196e <DMA_CheckFifoParam+0xda>
 80018fe:	a201      	add	r2, pc, #4	; (adr r2, 8001904 <DMA_CheckFifoParam+0x70>)
 8001900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001904:	08001915 	.word	0x08001915
 8001908:	0800191b 	.word	0x0800191b
 800190c:	08001915 	.word	0x08001915
 8001910:	0800192d 	.word	0x0800192d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
      break;
 8001918:	e030      	b.n	800197c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d025      	beq.n	8001972 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800192a:	e022      	b.n	8001972 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001930:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001934:	d11f      	bne.n	8001976 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800193a:	e01c      	b.n	8001976 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	2b02      	cmp	r3, #2
 8001940:	d903      	bls.n	800194a <DMA_CheckFifoParam+0xb6>
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	2b03      	cmp	r3, #3
 8001946:	d003      	beq.n	8001950 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001948:	e018      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	73fb      	strb	r3, [r7, #15]
      break;
 800194e:	e015      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001954:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d00e      	beq.n	800197a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	73fb      	strb	r3, [r7, #15]
      break;
 8001960:	e00b      	b.n	800197a <DMA_CheckFifoParam+0xe6>
      break;
 8001962:	bf00      	nop
 8001964:	e00a      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      break;
 8001966:	bf00      	nop
 8001968:	e008      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      break;
 800196a:	bf00      	nop
 800196c:	e006      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      break;
 800196e:	bf00      	nop
 8001970:	e004      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      break;
 8001972:	bf00      	nop
 8001974:	e002      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      break;   
 8001976:	bf00      	nop
 8001978:	e000      	b.n	800197c <DMA_CheckFifoParam+0xe8>
      break;
 800197a:	bf00      	nop
    }
  } 
  
  return status; 
 800197c:	7bfb      	ldrb	r3, [r7, #15]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop

0800198c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800198c:	b480      	push	{r7}
 800198e:	b089      	sub	sp, #36	; 0x24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001996:	2300      	movs	r3, #0
 8001998:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800199a:	2300      	movs	r3, #0
 800199c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
 80019a6:	e165      	b.n	8001c74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019a8:	2201      	movs	r2, #1
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	4013      	ands	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	f040 8154 	bne.w	8001c6e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f003 0303 	and.w	r3, r3, #3
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d005      	beq.n	80019de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d130      	bne.n	8001a40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	2203      	movs	r2, #3
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	68da      	ldr	r2, [r3, #12]
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a14:	2201      	movs	r2, #1
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	4013      	ands	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	091b      	lsrs	r3, r3, #4
 8001a2a:	f003 0201 	and.w	r2, r3, #1
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 0303 	and.w	r3, r3, #3
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d017      	beq.n	8001a7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	2203      	movs	r2, #3
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4013      	ands	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d123      	bne.n	8001ad0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	08da      	lsrs	r2, r3, #3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3208      	adds	r2, #8
 8001a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	220f      	movs	r2, #15
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	691a      	ldr	r2, [r3, #16]
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	08da      	lsrs	r2, r3, #3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3208      	adds	r2, #8
 8001aca:	69b9      	ldr	r1, [r7, #24]
 8001acc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	2203      	movs	r2, #3
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 0203 	and.w	r2, r3, #3
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f000 80ae 	beq.w	8001c6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b5d      	ldr	r3, [pc, #372]	; (8001c8c <HAL_GPIO_Init+0x300>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1a:	4a5c      	ldr	r2, [pc, #368]	; (8001c8c <HAL_GPIO_Init+0x300>)
 8001b1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b20:	6453      	str	r3, [r2, #68]	; 0x44
 8001b22:	4b5a      	ldr	r3, [pc, #360]	; (8001c8c <HAL_GPIO_Init+0x300>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b2e:	4a58      	ldr	r2, [pc, #352]	; (8001c90 <HAL_GPIO_Init+0x304>)
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	089b      	lsrs	r3, r3, #2
 8001b34:	3302      	adds	r3, #2
 8001b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	220f      	movs	r2, #15
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a4f      	ldr	r2, [pc, #316]	; (8001c94 <HAL_GPIO_Init+0x308>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d025      	beq.n	8001ba6 <HAL_GPIO_Init+0x21a>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a4e      	ldr	r2, [pc, #312]	; (8001c98 <HAL_GPIO_Init+0x30c>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d01f      	beq.n	8001ba2 <HAL_GPIO_Init+0x216>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a4d      	ldr	r2, [pc, #308]	; (8001c9c <HAL_GPIO_Init+0x310>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d019      	beq.n	8001b9e <HAL_GPIO_Init+0x212>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a4c      	ldr	r2, [pc, #304]	; (8001ca0 <HAL_GPIO_Init+0x314>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d013      	beq.n	8001b9a <HAL_GPIO_Init+0x20e>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a4b      	ldr	r2, [pc, #300]	; (8001ca4 <HAL_GPIO_Init+0x318>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d00d      	beq.n	8001b96 <HAL_GPIO_Init+0x20a>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a4a      	ldr	r2, [pc, #296]	; (8001ca8 <HAL_GPIO_Init+0x31c>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d007      	beq.n	8001b92 <HAL_GPIO_Init+0x206>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a49      	ldr	r2, [pc, #292]	; (8001cac <HAL_GPIO_Init+0x320>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d101      	bne.n	8001b8e <HAL_GPIO_Init+0x202>
 8001b8a:	2306      	movs	r3, #6
 8001b8c:	e00c      	b.n	8001ba8 <HAL_GPIO_Init+0x21c>
 8001b8e:	2307      	movs	r3, #7
 8001b90:	e00a      	b.n	8001ba8 <HAL_GPIO_Init+0x21c>
 8001b92:	2305      	movs	r3, #5
 8001b94:	e008      	b.n	8001ba8 <HAL_GPIO_Init+0x21c>
 8001b96:	2304      	movs	r3, #4
 8001b98:	e006      	b.n	8001ba8 <HAL_GPIO_Init+0x21c>
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e004      	b.n	8001ba8 <HAL_GPIO_Init+0x21c>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	e002      	b.n	8001ba8 <HAL_GPIO_Init+0x21c>
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e000      	b.n	8001ba8 <HAL_GPIO_Init+0x21c>
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	69fa      	ldr	r2, [r7, #28]
 8001baa:	f002 0203 	and.w	r2, r2, #3
 8001bae:	0092      	lsls	r2, r2, #2
 8001bb0:	4093      	lsls	r3, r2
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bb8:	4935      	ldr	r1, [pc, #212]	; (8001c90 <HAL_GPIO_Init+0x304>)
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	089b      	lsrs	r3, r3, #2
 8001bbe:	3302      	adds	r3, #2
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bc6:	4b3a      	ldr	r3, [pc, #232]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bea:	4a31      	ldr	r2, [pc, #196]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bf0:	4b2f      	ldr	r3, [pc, #188]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c14:	4a26      	ldr	r2, [pc, #152]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c1a:	4b25      	ldr	r3, [pc, #148]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	43db      	mvns	r3, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4013      	ands	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c3e:	4a1c      	ldr	r2, [pc, #112]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c44:	4b1a      	ldr	r3, [pc, #104]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4013      	ands	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c68:	4a11      	ldr	r2, [pc, #68]	; (8001cb0 <HAL_GPIO_Init+0x324>)
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	3301      	adds	r3, #1
 8001c72:	61fb      	str	r3, [r7, #28]
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	2b0f      	cmp	r3, #15
 8001c78:	f67f ae96 	bls.w	80019a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	3724      	adds	r7, #36	; 0x24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40013800 	.word	0x40013800
 8001c94:	40020000 	.word	0x40020000
 8001c98:	40020400 	.word	0x40020400
 8001c9c:	40020800 	.word	0x40020800
 8001ca0:	40020c00 	.word	0x40020c00
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40021400 	.word	0x40021400
 8001cac:	40021800 	.word	0x40021800
 8001cb0:	40013c00 	.word	0x40013c00

08001cb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	691a      	ldr	r2, [r3, #16]
 8001cc4:	887b      	ldrh	r3, [r7, #2]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	73fb      	strb	r3, [r7, #15]
 8001cd0:	e001      	b.n	8001cd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e0cc      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf8:	4b68      	ldr	r3, [pc, #416]	; (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 030f 	and.w	r3, r3, #15
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d90c      	bls.n	8001d20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	4b65      	ldr	r3, [pc, #404]	; (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d0e:	4b63      	ldr	r3, [pc, #396]	; (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	683a      	ldr	r2, [r7, #0]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d001      	beq.n	8001d20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e0b8      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d020      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d005      	beq.n	8001d44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d38:	4b59      	ldr	r3, [pc, #356]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	4a58      	ldr	r2, [pc, #352]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d50:	4b53      	ldr	r3, [pc, #332]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	4a52      	ldr	r2, [pc, #328]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d5c:	4b50      	ldr	r3, [pc, #320]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	494d      	ldr	r1, [pc, #308]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d044      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d107      	bne.n	8001d92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d82:	4b47      	ldr	r3, [pc, #284]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d119      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e07f      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d003      	beq.n	8001da2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da2:	4b3f      	ldr	r3, [pc, #252]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d109      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e06f      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db2:	4b3b      	ldr	r3, [pc, #236]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e067      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dc2:	4b37      	ldr	r3, [pc, #220]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f023 0203 	bic.w	r2, r3, #3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	4934      	ldr	r1, [pc, #208]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dd4:	f7ff f970 	bl	80010b8 <HAL_GetTick>
 8001dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dda:	e00a      	b.n	8001df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ddc:	f7ff f96c 	bl	80010b8 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e04f      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df2:	4b2b      	ldr	r3, [pc, #172]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 020c 	and.w	r2, r3, #12
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d1eb      	bne.n	8001ddc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e04:	4b25      	ldr	r3, [pc, #148]	; (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 030f 	and.w	r3, r3, #15
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d20c      	bcs.n	8001e2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b22      	ldr	r3, [pc, #136]	; (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b20      	ldr	r3, [pc, #128]	; (8001e9c <HAL_RCC_ClockConfig+0x1b8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e032      	b.n	8001e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d008      	beq.n	8001e4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e38:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	4916      	ldr	r1, [pc, #88]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0308 	and.w	r3, r3, #8
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d009      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e56:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	490e      	ldr	r1, [pc, #56]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e6a:	f000 fb7f 	bl	800256c <HAL_RCC_GetSysClockFreq>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	091b      	lsrs	r3, r3, #4
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	490a      	ldr	r1, [pc, #40]	; (8001ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e7c:	5ccb      	ldrb	r3, [r1, r3]
 8001e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e82:	4a09      	ldr	r2, [pc, #36]	; (8001ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e86:	4b09      	ldr	r3, [pc, #36]	; (8001eac <HAL_RCC_ClockConfig+0x1c8>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff f8d0 	bl	8001030 <HAL_InitTick>

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023c00 	.word	0x40023c00
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	08008f3c 	.word	0x08008f3c
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	20000004 	.word	0x20000004

08001eb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000000 	.word	0x20000000

08001ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ecc:	f7ff fff0 	bl	8001eb0 <HAL_RCC_GetHCLKFreq>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	0a9b      	lsrs	r3, r3, #10
 8001ed8:	f003 0307 	and.w	r3, r3, #7
 8001edc:	4903      	ldr	r1, [pc, #12]	; (8001eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ede:	5ccb      	ldrb	r3, [r1, r3]
 8001ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	08008f4c 	.word	0x08008f4c

08001ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ef4:	f7ff ffdc 	bl	8001eb0 <HAL_RCC_GetHCLKFreq>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	0b5b      	lsrs	r3, r3, #13
 8001f00:	f003 0307 	and.w	r3, r3, #7
 8001f04:	4903      	ldr	r1, [pc, #12]	; (8001f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f06:	5ccb      	ldrb	r3, [r1, r3]
 8001f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40023800 	.word	0x40023800
 8001f14:	08008f4c 	.word	0x08008f4c

08001f18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b08c      	sub	sp, #48	; 0x30
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001f24:	2300      	movs	r3, #0
 8001f26:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001f34:	2300      	movs	r3, #0
 8001f36:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d010      	beq.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001f50:	4b6f      	ldr	r3, [pc, #444]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f56:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f5e:	496c      	ldr	r1, [pc, #432]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f60:	4313      	orrs	r3, r2
 8001f62:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d010      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001f7e:	4b64      	ldr	r3, [pc, #400]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f84:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f8c:	4960      	ldr	r1, [pc, #384]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d017      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001fac:	4b58      	ldr	r3, [pc, #352]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fb2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4955      	ldr	r1, [pc, #340]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001fca:	d101      	bne.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0308 	and.w	r3, r3, #8
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d017      	beq.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001fe8:	4b49      	ldr	r3, [pc, #292]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ff6:	4946      	ldr	r1, [pc, #280]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002002:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002006:	d101      	bne.n	800200c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002008:	2301      	movs	r3, #1
 800200a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002014:	2301      	movs	r3, #1
 8002016:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0320 	and.w	r3, r3, #32
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 808a 	beq.w	800213a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60bb      	str	r3, [r7, #8]
 800202a:	4b39      	ldr	r3, [pc, #228]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	4a38      	ldr	r2, [pc, #224]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002034:	6413      	str	r3, [r2, #64]	; 0x40
 8002036:	4b36      	ldr	r3, [pc, #216]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203e:	60bb      	str	r3, [r7, #8]
 8002040:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002042:	4b34      	ldr	r3, [pc, #208]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a33      	ldr	r2, [pc, #204]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800204c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800204e:	f7ff f833 	bl	80010b8 <HAL_GetTick>
 8002052:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002054:	e008      	b.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002056:	f7ff f82f 	bl	80010b8 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e278      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002068:	4b2a      	ldr	r3, [pc, #168]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0f0      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002074:	4b26      	ldr	r3, [pc, #152]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002078:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800207c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800207e:	6a3b      	ldr	r3, [r7, #32]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d02f      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002088:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800208c:	6a3a      	ldr	r2, [r7, #32]
 800208e:	429a      	cmp	r2, r3
 8002090:	d028      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002092:	4b1f      	ldr	r3, [pc, #124]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800209a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800209c:	4b1e      	ldr	r3, [pc, #120]	; (8002118 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020a2:	4b1d      	ldr	r3, [pc, #116]	; (8002118 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80020a8:	4a19      	ldr	r2, [pc, #100]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020aa:	6a3b      	ldr	r3, [r7, #32]
 80020ac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80020ae:	4b18      	ldr	r3, [pc, #96]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d114      	bne.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80020ba:	f7fe fffd 	bl	80010b8 <HAL_GetTick>
 80020be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c0:	e00a      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020c2:	f7fe fff9 	bl	80010b8 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e240      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d8:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d0ee      	beq.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020f0:	d114      	bne.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x204>
 80020f2:	4b07      	ldr	r3, [pc, #28]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002102:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002106:	4902      	ldr	r1, [pc, #8]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002108:	4313      	orrs	r3, r2
 800210a:	608b      	str	r3, [r1, #8]
 800210c:	e00c      	b.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800210e:	bf00      	nop
 8002110:	40023800 	.word	0x40023800
 8002114:	40007000 	.word	0x40007000
 8002118:	42470e40 	.word	0x42470e40
 800211c:	4b4a      	ldr	r3, [pc, #296]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	4a49      	ldr	r2, [pc, #292]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002122:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002126:	6093      	str	r3, [r2, #8]
 8002128:	4b47      	ldr	r3, [pc, #284]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800212a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002130:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002134:	4944      	ldr	r1, [pc, #272]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002136:	4313      	orrs	r3, r2
 8002138:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0310 	and.w	r3, r3, #16
 8002142:	2b00      	cmp	r3, #0
 8002144:	d004      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800214c:	4b3f      	ldr	r3, [pc, #252]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800214e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00a      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800215c:	4b3a      	ldr	r3, [pc, #232]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800215e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002162:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216a:	4937      	ldr	r1, [pc, #220]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800216c:	4313      	orrs	r3, r2
 800216e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00a      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800217e:	4b32      	ldr	r3, [pc, #200]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002180:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002184:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800218c:	492e      	ldr	r1, [pc, #184]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800218e:	4313      	orrs	r3, r2
 8002190:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219c:	2b00      	cmp	r3, #0
 800219e:	d011      	beq.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80021a0:	4b29      	ldr	r3, [pc, #164]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021a6:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ae:	4926      	ldr	r1, [pc, #152]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021be:	d101      	bne.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80021c0:	2301      	movs	r3, #1
 80021c2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00a      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80021d0:	4b1d      	ldr	r3, [pc, #116]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021de:	491a      	ldr	r1, [pc, #104]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d011      	beq.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80021f2:	4b15      	ldr	r3, [pc, #84]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80021f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021f8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002200:	4911      	ldr	r1, [pc, #68]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002202:	4313      	orrs	r3, r2
 8002204:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800220c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002210:	d101      	bne.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002212:	2301      	movs	r3, #1
 8002214:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002218:	2b01      	cmp	r3, #1
 800221a:	d005      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002224:	f040 80ff 	bne.w	8002426 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002228:	4b09      	ldr	r3, [pc, #36]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800222e:	f7fe ff43 	bl	80010b8 <HAL_GetTick>
 8002232:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002234:	e00e      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002236:	f7fe ff3f 	bl	80010b8 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d907      	bls.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e188      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002248:	40023800 	.word	0x40023800
 800224c:	424711e0 	.word	0x424711e0
 8002250:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002254:	4b7e      	ldr	r3, [pc, #504]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1ea      	bne.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002270:	2b00      	cmp	r3, #0
 8002272:	d009      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800227c:	2b00      	cmp	r3, #0
 800227e:	d028      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002284:	2b00      	cmp	r3, #0
 8002286:	d124      	bne.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002288:	4b71      	ldr	r3, [pc, #452]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800228a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800228e:	0c1b      	lsrs	r3, r3, #16
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	3301      	adds	r3, #1
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800229a:	4b6d      	ldr	r3, [pc, #436]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800229c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022a0:	0e1b      	lsrs	r3, r3, #24
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	019b      	lsls	r3, r3, #6
 80022b2:	431a      	orrs	r2, r3
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	085b      	lsrs	r3, r3, #1
 80022b8:	3b01      	subs	r3, #1
 80022ba:	041b      	lsls	r3, r3, #16
 80022bc:	431a      	orrs	r2, r3
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	061b      	lsls	r3, r3, #24
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	071b      	lsls	r3, r3, #28
 80022ca:	4961      	ldr	r1, [pc, #388]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d004      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022e6:	d00a      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d035      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022fc:	d130      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80022fe:	4b54      	ldr	r3, [pc, #336]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002300:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002304:	0c1b      	lsrs	r3, r3, #16
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	3301      	adds	r3, #1
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002310:	4b4f      	ldr	r3, [pc, #316]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002312:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002316:	0f1b      	lsrs	r3, r3, #28
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	019b      	lsls	r3, r3, #6
 8002328:	431a      	orrs	r2, r3
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	085b      	lsrs	r3, r3, #1
 800232e:	3b01      	subs	r3, #1
 8002330:	041b      	lsls	r3, r3, #16
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	061b      	lsls	r3, r3, #24
 800233a:	431a      	orrs	r2, r3
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	071b      	lsls	r3, r3, #28
 8002340:	4943      	ldr	r1, [pc, #268]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002342:	4313      	orrs	r3, r2
 8002344:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002348:	4b41      	ldr	r3, [pc, #260]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800234a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800234e:	f023 021f 	bic.w	r2, r3, #31
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002356:	3b01      	subs	r3, #1
 8002358:	493d      	ldr	r1, [pc, #244]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002368:	2b00      	cmp	r3, #0
 800236a:	d029      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002370:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002374:	d124      	bne.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002376:	4b36      	ldr	r3, [pc, #216]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002378:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800237c:	0c1b      	lsrs	r3, r3, #16
 800237e:	f003 0303 	and.w	r3, r3, #3
 8002382:	3301      	adds	r3, #1
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002388:	4b31      	ldr	r3, [pc, #196]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800238a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800238e:	0f1b      	lsrs	r3, r3, #28
 8002390:	f003 0307 	and.w	r3, r3, #7
 8002394:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	019b      	lsls	r3, r3, #6
 80023a0:	431a      	orrs	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	085b      	lsrs	r3, r3, #1
 80023a8:	3b01      	subs	r3, #1
 80023aa:	041b      	lsls	r3, r3, #16
 80023ac:	431a      	orrs	r2, r3
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	061b      	lsls	r3, r3, #24
 80023b2:	431a      	orrs	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	071b      	lsls	r3, r3, #28
 80023b8:	4925      	ldr	r1, [pc, #148]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d016      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	019b      	lsls	r3, r3, #6
 80023d6:	431a      	orrs	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	085b      	lsrs	r3, r3, #1
 80023de:	3b01      	subs	r3, #1
 80023e0:	041b      	lsls	r3, r3, #16
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	061b      	lsls	r3, r3, #24
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	071b      	lsls	r3, r3, #28
 80023f2:	4917      	ldr	r1, [pc, #92]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80023fa:	4b16      	ldr	r3, [pc, #88]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80023fc:	2201      	movs	r2, #1
 80023fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002400:	f7fe fe5a 	bl	80010b8 <HAL_GetTick>
 8002404:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002406:	e008      	b.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002408:	f7fe fe56 	bl	80010b8 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e09f      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0f0      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002428:	2b01      	cmp	r3, #1
 800242a:	f040 8095 	bne.w	8002558 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002434:	f7fe fe40 	bl	80010b8 <HAL_GetTick>
 8002438:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800243a:	e00f      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800243c:	f7fe fe3c 	bl	80010b8 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d908      	bls.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e085      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800
 8002454:	42470068 	.word	0x42470068
 8002458:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800245c:	4b41      	ldr	r3, [pc, #260]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002464:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002468:	d0e8      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247a:	2b00      	cmp	r3, #0
 800247c:	d009      	beq.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002486:	2b00      	cmp	r3, #0
 8002488:	d02b      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800248e:	2b00      	cmp	r3, #0
 8002490:	d127      	bne.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002492:	4b34      	ldr	r3, [pc, #208]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002498:	0c1b      	lsrs	r3, r3, #16
 800249a:	f003 0303 	and.w	r3, r3, #3
 800249e:	3301      	adds	r3, #1
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	699a      	ldr	r2, [r3, #24]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	019b      	lsls	r3, r3, #6
 80024ae:	431a      	orrs	r2, r3
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	085b      	lsrs	r3, r3, #1
 80024b4:	3b01      	subs	r3, #1
 80024b6:	041b      	lsls	r3, r3, #16
 80024b8:	431a      	orrs	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024be:	061b      	lsls	r3, r3, #24
 80024c0:	4928      	ldr	r1, [pc, #160]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80024c8:	4b26      	ldr	r3, [pc, #152]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024ce:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d6:	3b01      	subs	r3, #1
 80024d8:	021b      	lsls	r3, r3, #8
 80024da:	4922      	ldr	r1, [pc, #136]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d01d      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x612>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024f6:	d118      	bne.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80024f8:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024fe:	0e1b      	lsrs	r3, r3, #24
 8002500:	f003 030f 	and.w	r3, r3, #15
 8002504:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699a      	ldr	r2, [r3, #24]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	019b      	lsls	r3, r3, #6
 8002510:	431a      	orrs	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a1b      	ldr	r3, [r3, #32]
 8002516:	085b      	lsrs	r3, r3, #1
 8002518:	3b01      	subs	r3, #1
 800251a:	041b      	lsls	r3, r3, #16
 800251c:	431a      	orrs	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	061b      	lsls	r3, r3, #24
 8002522:	4910      	ldr	r1, [pc, #64]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002524:	4313      	orrs	r3, r2
 8002526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800252a:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800252c:	2201      	movs	r2, #1
 800252e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002530:	f7fe fdc2 	bl	80010b8 <HAL_GetTick>
 8002534:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002536:	e008      	b.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002538:	f7fe fdbe 	bl	80010b8 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d901      	bls.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e007      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002552:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002556:	d1ef      	bne.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3730      	adds	r7, #48	; 0x30
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40023800 	.word	0x40023800
 8002568:	42470070 	.word	0x42470070

0800256c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800256c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002570:	b0ae      	sub	sp, #184	; 0xb8
 8002572:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800257a:	2300      	movs	r3, #0
 800257c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002592:	4bcb      	ldr	r3, [pc, #812]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 030c 	and.w	r3, r3, #12
 800259a:	2b0c      	cmp	r3, #12
 800259c:	f200 8206 	bhi.w	80029ac <HAL_RCC_GetSysClockFreq+0x440>
 80025a0:	a201      	add	r2, pc, #4	; (adr r2, 80025a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80025a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a6:	bf00      	nop
 80025a8:	080025dd 	.word	0x080025dd
 80025ac:	080029ad 	.word	0x080029ad
 80025b0:	080029ad 	.word	0x080029ad
 80025b4:	080029ad 	.word	0x080029ad
 80025b8:	080025e5 	.word	0x080025e5
 80025bc:	080029ad 	.word	0x080029ad
 80025c0:	080029ad 	.word	0x080029ad
 80025c4:	080029ad 	.word	0x080029ad
 80025c8:	080025ed 	.word	0x080025ed
 80025cc:	080029ad 	.word	0x080029ad
 80025d0:	080029ad 	.word	0x080029ad
 80025d4:	080029ad 	.word	0x080029ad
 80025d8:	080027dd 	.word	0x080027dd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025dc:	4bb9      	ldr	r3, [pc, #740]	; (80028c4 <HAL_RCC_GetSysClockFreq+0x358>)
 80025de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80025e2:	e1e7      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025e4:	4bb8      	ldr	r3, [pc, #736]	; (80028c8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80025e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80025ea:	e1e3      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025ec:	4bb4      	ldr	r3, [pc, #720]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025f8:	4bb1      	ldr	r3, [pc, #708]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d071      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002604:	4bae      	ldr	r3, [pc, #696]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	099b      	lsrs	r3, r3, #6
 800260a:	2200      	movs	r2, #0
 800260c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002610:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002614:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800261c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002620:	2300      	movs	r3, #0
 8002622:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002626:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800262a:	4622      	mov	r2, r4
 800262c:	462b      	mov	r3, r5
 800262e:	f04f 0000 	mov.w	r0, #0
 8002632:	f04f 0100 	mov.w	r1, #0
 8002636:	0159      	lsls	r1, r3, #5
 8002638:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800263c:	0150      	lsls	r0, r2, #5
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4621      	mov	r1, r4
 8002644:	1a51      	subs	r1, r2, r1
 8002646:	6439      	str	r1, [r7, #64]	; 0x40
 8002648:	4629      	mov	r1, r5
 800264a:	eb63 0301 	sbc.w	r3, r3, r1
 800264e:	647b      	str	r3, [r7, #68]	; 0x44
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	f04f 0300 	mov.w	r3, #0
 8002658:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800265c:	4649      	mov	r1, r9
 800265e:	018b      	lsls	r3, r1, #6
 8002660:	4641      	mov	r1, r8
 8002662:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002666:	4641      	mov	r1, r8
 8002668:	018a      	lsls	r2, r1, #6
 800266a:	4641      	mov	r1, r8
 800266c:	1a51      	subs	r1, r2, r1
 800266e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002670:	4649      	mov	r1, r9
 8002672:	eb63 0301 	sbc.w	r3, r3, r1
 8002676:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002678:	f04f 0200 	mov.w	r2, #0
 800267c:	f04f 0300 	mov.w	r3, #0
 8002680:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002684:	4649      	mov	r1, r9
 8002686:	00cb      	lsls	r3, r1, #3
 8002688:	4641      	mov	r1, r8
 800268a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800268e:	4641      	mov	r1, r8
 8002690:	00ca      	lsls	r2, r1, #3
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
 8002696:	4603      	mov	r3, r0
 8002698:	4622      	mov	r2, r4
 800269a:	189b      	adds	r3, r3, r2
 800269c:	633b      	str	r3, [r7, #48]	; 0x30
 800269e:	462b      	mov	r3, r5
 80026a0:	460a      	mov	r2, r1
 80026a2:	eb42 0303 	adc.w	r3, r2, r3
 80026a6:	637b      	str	r3, [r7, #52]	; 0x34
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026b4:	4629      	mov	r1, r5
 80026b6:	024b      	lsls	r3, r1, #9
 80026b8:	4621      	mov	r1, r4
 80026ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026be:	4621      	mov	r1, r4
 80026c0:	024a      	lsls	r2, r1, #9
 80026c2:	4610      	mov	r0, r2
 80026c4:	4619      	mov	r1, r3
 80026c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026ca:	2200      	movs	r2, #0
 80026cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80026d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80026d4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80026d8:	f7fd fdfa 	bl	80002d0 <__aeabi_uldivmod>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4613      	mov	r3, r2
 80026e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026e6:	e067      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026e8:	4b75      	ldr	r3, [pc, #468]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	099b      	lsrs	r3, r3, #6
 80026ee:	2200      	movs	r2, #0
 80026f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80026f4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80026f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80026fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002700:	67bb      	str	r3, [r7, #120]	; 0x78
 8002702:	2300      	movs	r3, #0
 8002704:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002706:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800270a:	4622      	mov	r2, r4
 800270c:	462b      	mov	r3, r5
 800270e:	f04f 0000 	mov.w	r0, #0
 8002712:	f04f 0100 	mov.w	r1, #0
 8002716:	0159      	lsls	r1, r3, #5
 8002718:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800271c:	0150      	lsls	r0, r2, #5
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4621      	mov	r1, r4
 8002724:	1a51      	subs	r1, r2, r1
 8002726:	62b9      	str	r1, [r7, #40]	; 0x28
 8002728:	4629      	mov	r1, r5
 800272a:	eb63 0301 	sbc.w	r3, r3, r1
 800272e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800273c:	4649      	mov	r1, r9
 800273e:	018b      	lsls	r3, r1, #6
 8002740:	4641      	mov	r1, r8
 8002742:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002746:	4641      	mov	r1, r8
 8002748:	018a      	lsls	r2, r1, #6
 800274a:	4641      	mov	r1, r8
 800274c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002750:	4649      	mov	r1, r9
 8002752:	eb63 0b01 	sbc.w	fp, r3, r1
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002762:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002766:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800276a:	4692      	mov	sl, r2
 800276c:	469b      	mov	fp, r3
 800276e:	4623      	mov	r3, r4
 8002770:	eb1a 0303 	adds.w	r3, sl, r3
 8002774:	623b      	str	r3, [r7, #32]
 8002776:	462b      	mov	r3, r5
 8002778:	eb4b 0303 	adc.w	r3, fp, r3
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
 800277e:	f04f 0200 	mov.w	r2, #0
 8002782:	f04f 0300 	mov.w	r3, #0
 8002786:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800278a:	4629      	mov	r1, r5
 800278c:	028b      	lsls	r3, r1, #10
 800278e:	4621      	mov	r1, r4
 8002790:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002794:	4621      	mov	r1, r4
 8002796:	028a      	lsls	r2, r1, #10
 8002798:	4610      	mov	r0, r2
 800279a:	4619      	mov	r1, r3
 800279c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027a0:	2200      	movs	r2, #0
 80027a2:	673b      	str	r3, [r7, #112]	; 0x70
 80027a4:	677a      	str	r2, [r7, #116]	; 0x74
 80027a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80027aa:	f7fd fd91 	bl	80002d0 <__aeabi_uldivmod>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4613      	mov	r3, r2
 80027b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80027b8:	4b41      	ldr	r3, [pc, #260]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	0c1b      	lsrs	r3, r3, #16
 80027be:	f003 0303 	and.w	r3, r3, #3
 80027c2:	3301      	adds	r3, #1
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80027ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027da:	e0eb      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027dc:	4b38      	ldr	r3, [pc, #224]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027e8:	4b35      	ldr	r3, [pc, #212]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d06b      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027f4:	4b32      	ldr	r3, [pc, #200]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	099b      	lsrs	r3, r3, #6
 80027fa:	2200      	movs	r2, #0
 80027fc:	66bb      	str	r3, [r7, #104]	; 0x68
 80027fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002800:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002806:	663b      	str	r3, [r7, #96]	; 0x60
 8002808:	2300      	movs	r3, #0
 800280a:	667b      	str	r3, [r7, #100]	; 0x64
 800280c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002810:	4622      	mov	r2, r4
 8002812:	462b      	mov	r3, r5
 8002814:	f04f 0000 	mov.w	r0, #0
 8002818:	f04f 0100 	mov.w	r1, #0
 800281c:	0159      	lsls	r1, r3, #5
 800281e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002822:	0150      	lsls	r0, r2, #5
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	4621      	mov	r1, r4
 800282a:	1a51      	subs	r1, r2, r1
 800282c:	61b9      	str	r1, [r7, #24]
 800282e:	4629      	mov	r1, r5
 8002830:	eb63 0301 	sbc.w	r3, r3, r1
 8002834:	61fb      	str	r3, [r7, #28]
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	f04f 0300 	mov.w	r3, #0
 800283e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002842:	4659      	mov	r1, fp
 8002844:	018b      	lsls	r3, r1, #6
 8002846:	4651      	mov	r1, sl
 8002848:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800284c:	4651      	mov	r1, sl
 800284e:	018a      	lsls	r2, r1, #6
 8002850:	4651      	mov	r1, sl
 8002852:	ebb2 0801 	subs.w	r8, r2, r1
 8002856:	4659      	mov	r1, fp
 8002858:	eb63 0901 	sbc.w	r9, r3, r1
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002868:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800286c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002870:	4690      	mov	r8, r2
 8002872:	4699      	mov	r9, r3
 8002874:	4623      	mov	r3, r4
 8002876:	eb18 0303 	adds.w	r3, r8, r3
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	462b      	mov	r3, r5
 800287e:	eb49 0303 	adc.w	r3, r9, r3
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002890:	4629      	mov	r1, r5
 8002892:	024b      	lsls	r3, r1, #9
 8002894:	4621      	mov	r1, r4
 8002896:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800289a:	4621      	mov	r1, r4
 800289c:	024a      	lsls	r2, r1, #9
 800289e:	4610      	mov	r0, r2
 80028a0:	4619      	mov	r1, r3
 80028a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028a6:	2200      	movs	r2, #0
 80028a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80028aa:	65fa      	str	r2, [r7, #92]	; 0x5c
 80028ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028b0:	f7fd fd0e 	bl	80002d0 <__aeabi_uldivmod>
 80028b4:	4602      	mov	r2, r0
 80028b6:	460b      	mov	r3, r1
 80028b8:	4613      	mov	r3, r2
 80028ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80028be:	e065      	b.n	800298c <HAL_RCC_GetSysClockFreq+0x420>
 80028c0:	40023800 	.word	0x40023800
 80028c4:	00f42400 	.word	0x00f42400
 80028c8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028cc:	4b3d      	ldr	r3, [pc, #244]	; (80029c4 <HAL_RCC_GetSysClockFreq+0x458>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	099b      	lsrs	r3, r3, #6
 80028d2:	2200      	movs	r2, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	4611      	mov	r1, r2
 80028d8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028dc:	653b      	str	r3, [r7, #80]	; 0x50
 80028de:	2300      	movs	r3, #0
 80028e0:	657b      	str	r3, [r7, #84]	; 0x54
 80028e2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80028e6:	4642      	mov	r2, r8
 80028e8:	464b      	mov	r3, r9
 80028ea:	f04f 0000 	mov.w	r0, #0
 80028ee:	f04f 0100 	mov.w	r1, #0
 80028f2:	0159      	lsls	r1, r3, #5
 80028f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028f8:	0150      	lsls	r0, r2, #5
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	4641      	mov	r1, r8
 8002900:	1a51      	subs	r1, r2, r1
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	4649      	mov	r1, r9
 8002906:	eb63 0301 	sbc.w	r3, r3, r1
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	f04f 0200 	mov.w	r2, #0
 8002910:	f04f 0300 	mov.w	r3, #0
 8002914:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002918:	4659      	mov	r1, fp
 800291a:	018b      	lsls	r3, r1, #6
 800291c:	4651      	mov	r1, sl
 800291e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002922:	4651      	mov	r1, sl
 8002924:	018a      	lsls	r2, r1, #6
 8002926:	4651      	mov	r1, sl
 8002928:	1a54      	subs	r4, r2, r1
 800292a:	4659      	mov	r1, fp
 800292c:	eb63 0501 	sbc.w	r5, r3, r1
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	00eb      	lsls	r3, r5, #3
 800293a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800293e:	00e2      	lsls	r2, r4, #3
 8002940:	4614      	mov	r4, r2
 8002942:	461d      	mov	r5, r3
 8002944:	4643      	mov	r3, r8
 8002946:	18e3      	adds	r3, r4, r3
 8002948:	603b      	str	r3, [r7, #0]
 800294a:	464b      	mov	r3, r9
 800294c:	eb45 0303 	adc.w	r3, r5, r3
 8002950:	607b      	str	r3, [r7, #4]
 8002952:	f04f 0200 	mov.w	r2, #0
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800295e:	4629      	mov	r1, r5
 8002960:	028b      	lsls	r3, r1, #10
 8002962:	4621      	mov	r1, r4
 8002964:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002968:	4621      	mov	r1, r4
 800296a:	028a      	lsls	r2, r1, #10
 800296c:	4610      	mov	r0, r2
 800296e:	4619      	mov	r1, r3
 8002970:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002974:	2200      	movs	r2, #0
 8002976:	64bb      	str	r3, [r7, #72]	; 0x48
 8002978:	64fa      	str	r2, [r7, #76]	; 0x4c
 800297a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800297e:	f7fd fca7 	bl	80002d0 <__aeabi_uldivmod>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4613      	mov	r3, r2
 8002988:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800298c:	4b0d      	ldr	r3, [pc, #52]	; (80029c4 <HAL_RCC_GetSysClockFreq+0x458>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	0f1b      	lsrs	r3, r3, #28
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800299a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800299e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80029aa:	e003      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029ac:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80029ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80029b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	37b8      	adds	r7, #184	; 0xb8
 80029bc:	46bd      	mov	sp, r7
 80029be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029c2:	bf00      	nop
 80029c4:	40023800 	.word	0x40023800
 80029c8:	00f42400 	.word	0x00f42400

080029cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e28d      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	f000 8083 	beq.w	8002af2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80029ec:	4b94      	ldr	r3, [pc, #592]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 030c 	and.w	r3, r3, #12
 80029f4:	2b04      	cmp	r3, #4
 80029f6:	d019      	beq.n	8002a2c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80029f8:	4b91      	ldr	r3, [pc, #580]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a00:	2b08      	cmp	r3, #8
 8002a02:	d106      	bne.n	8002a12 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a04:	4b8e      	ldr	r3, [pc, #568]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a10:	d00c      	beq.n	8002a2c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a12:	4b8b      	ldr	r3, [pc, #556]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a1a:	2b0c      	cmp	r3, #12
 8002a1c:	d112      	bne.n	8002a44 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1e:	4b88      	ldr	r3, [pc, #544]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a2a:	d10b      	bne.n	8002a44 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a2c:	4b84      	ldr	r3, [pc, #528]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d05b      	beq.n	8002af0 <HAL_RCC_OscConfig+0x124>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d157      	bne.n	8002af0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e25a      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a4c:	d106      	bne.n	8002a5c <HAL_RCC_OscConfig+0x90>
 8002a4e:	4b7c      	ldr	r3, [pc, #496]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a7b      	ldr	r2, [pc, #492]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	e01d      	b.n	8002a98 <HAL_RCC_OscConfig+0xcc>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a64:	d10c      	bne.n	8002a80 <HAL_RCC_OscConfig+0xb4>
 8002a66:	4b76      	ldr	r3, [pc, #472]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a75      	ldr	r2, [pc, #468]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	4b73      	ldr	r3, [pc, #460]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a72      	ldr	r2, [pc, #456]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	e00b      	b.n	8002a98 <HAL_RCC_OscConfig+0xcc>
 8002a80:	4b6f      	ldr	r3, [pc, #444]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a6e      	ldr	r2, [pc, #440]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a8a:	6013      	str	r3, [r2, #0]
 8002a8c:	4b6c      	ldr	r3, [pc, #432]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a6b      	ldr	r2, [pc, #428]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d013      	beq.n	8002ac8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa0:	f7fe fb0a 	bl	80010b8 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aa8:	f7fe fb06 	bl	80010b8 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b64      	cmp	r3, #100	; 0x64
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e21f      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aba:	4b61      	ldr	r3, [pc, #388]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d0f0      	beq.n	8002aa8 <HAL_RCC_OscConfig+0xdc>
 8002ac6:	e014      	b.n	8002af2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7fe faf6 	bl	80010b8 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ad0:	f7fe faf2 	bl	80010b8 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b64      	cmp	r3, #100	; 0x64
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e20b      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae2:	4b57      	ldr	r3, [pc, #348]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x104>
 8002aee:	e000      	b.n	8002af2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d06f      	beq.n	8002bde <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002afe:	4b50      	ldr	r3, [pc, #320]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 030c 	and.w	r3, r3, #12
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d017      	beq.n	8002b3a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b0a:	4b4d      	ldr	r3, [pc, #308]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d105      	bne.n	8002b22 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b16:	4b4a      	ldr	r3, [pc, #296]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00b      	beq.n	8002b3a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b22:	4b47      	ldr	r3, [pc, #284]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b2a:	2b0c      	cmp	r3, #12
 8002b2c:	d11c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2e:	4b44      	ldr	r3, [pc, #272]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d116      	bne.n	8002b68 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3a:	4b41      	ldr	r3, [pc, #260]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d005      	beq.n	8002b52 <HAL_RCC_OscConfig+0x186>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e1d3      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b52:	4b3b      	ldr	r3, [pc, #236]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4937      	ldr	r1, [pc, #220]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b66:	e03a      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d020      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b70:	4b34      	ldr	r3, [pc, #208]	; (8002c44 <HAL_RCC_OscConfig+0x278>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b76:	f7fe fa9f 	bl	80010b8 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b7e:	f7fe fa9b 	bl	80010b8 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e1b4      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b90:	4b2b      	ldr	r3, [pc, #172]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0f0      	beq.n	8002b7e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9c:	4b28      	ldr	r3, [pc, #160]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	4925      	ldr	r1, [pc, #148]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]
 8002bb0:	e015      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb2:	4b24      	ldr	r3, [pc, #144]	; (8002c44 <HAL_RCC_OscConfig+0x278>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe fa7e 	bl	80010b8 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bc0:	f7fe fa7a 	bl	80010b8 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e193      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd2:	4b1b      	ldr	r3, [pc, #108]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d036      	beq.n	8002c58 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d016      	beq.n	8002c20 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf2:	4b15      	ldr	r3, [pc, #84]	; (8002c48 <HAL_RCC_OscConfig+0x27c>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7fe fa5e 	bl	80010b8 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c00:	f7fe fa5a 	bl	80010b8 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e173      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c12:	4b0b      	ldr	r3, [pc, #44]	; (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002c14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCC_OscConfig+0x234>
 8002c1e:	e01b      	b.n	8002c58 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c20:	4b09      	ldr	r3, [pc, #36]	; (8002c48 <HAL_RCC_OscConfig+0x27c>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c26:	f7fe fa47 	bl	80010b8 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2c:	e00e      	b.n	8002c4c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c2e:	f7fe fa43 	bl	80010b8 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d907      	bls.n	8002c4c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e15c      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
 8002c40:	40023800 	.word	0x40023800
 8002c44:	42470000 	.word	0x42470000
 8002c48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c4c:	4b8a      	ldr	r3, [pc, #552]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1ea      	bne.n	8002c2e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 8097 	beq.w	8002d94 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c66:	2300      	movs	r3, #0
 8002c68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c6a:	4b83      	ldr	r3, [pc, #524]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10f      	bne.n	8002c96 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	4b7f      	ldr	r3, [pc, #508]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	4a7e      	ldr	r2, [pc, #504]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c84:	6413      	str	r3, [r2, #64]	; 0x40
 8002c86:	4b7c      	ldr	r3, [pc, #496]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c92:	2301      	movs	r3, #1
 8002c94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c96:	4b79      	ldr	r3, [pc, #484]	; (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d118      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ca2:	4b76      	ldr	r3, [pc, #472]	; (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a75      	ldr	r2, [pc, #468]	; (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cae:	f7fe fa03 	bl	80010b8 <HAL_GetTick>
 8002cb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7fe f9ff 	bl	80010b8 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e118      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc8:	4b6c      	ldr	r3, [pc, #432]	; (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d106      	bne.n	8002cea <HAL_RCC_OscConfig+0x31e>
 8002cdc:	4b66      	ldr	r3, [pc, #408]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce0:	4a65      	ldr	r2, [pc, #404]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ce8:	e01c      	b.n	8002d24 <HAL_RCC_OscConfig+0x358>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b05      	cmp	r3, #5
 8002cf0:	d10c      	bne.n	8002d0c <HAL_RCC_OscConfig+0x340>
 8002cf2:	4b61      	ldr	r3, [pc, #388]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf6:	4a60      	ldr	r2, [pc, #384]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002cf8:	f043 0304 	orr.w	r3, r3, #4
 8002cfc:	6713      	str	r3, [r2, #112]	; 0x70
 8002cfe:	4b5e      	ldr	r3, [pc, #376]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d02:	4a5d      	ldr	r2, [pc, #372]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	6713      	str	r3, [r2, #112]	; 0x70
 8002d0a:	e00b      	b.n	8002d24 <HAL_RCC_OscConfig+0x358>
 8002d0c:	4b5a      	ldr	r3, [pc, #360]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d10:	4a59      	ldr	r2, [pc, #356]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d12:	f023 0301 	bic.w	r3, r3, #1
 8002d16:	6713      	str	r3, [r2, #112]	; 0x70
 8002d18:	4b57      	ldr	r3, [pc, #348]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d1c:	4a56      	ldr	r2, [pc, #344]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d1e:	f023 0304 	bic.w	r3, r3, #4
 8002d22:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d015      	beq.n	8002d58 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7fe f9c4 	bl	80010b8 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d32:	e00a      	b.n	8002d4a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d34:	f7fe f9c0 	bl	80010b8 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e0d7      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d4a:	4b4b      	ldr	r3, [pc, #300]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d0ee      	beq.n	8002d34 <HAL_RCC_OscConfig+0x368>
 8002d56:	e014      	b.n	8002d82 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7fe f9ae 	bl	80010b8 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7fe f9aa 	bl	80010b8 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e0c1      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d76:	4b40      	ldr	r3, [pc, #256]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1ee      	bne.n	8002d60 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d82:	7dfb      	ldrb	r3, [r7, #23]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d105      	bne.n	8002d94 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d88:	4b3b      	ldr	r3, [pc, #236]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	4a3a      	ldr	r2, [pc, #232]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d92:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 80ad 	beq.w	8002ef8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d9e:	4b36      	ldr	r3, [pc, #216]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d060      	beq.n	8002e6c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d145      	bne.n	8002e3e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db2:	4b33      	ldr	r3, [pc, #204]	; (8002e80 <HAL_RCC_OscConfig+0x4b4>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db8:	f7fe f97e 	bl	80010b8 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7fe f97a 	bl	80010b8 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e093      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd2:	4b29      	ldr	r3, [pc, #164]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dec:	019b      	lsls	r3, r3, #6
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df4:	085b      	lsrs	r3, r3, #1
 8002df6:	3b01      	subs	r3, #1
 8002df8:	041b      	lsls	r3, r3, #16
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e00:	061b      	lsls	r3, r3, #24
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e08:	071b      	lsls	r3, r3, #28
 8002e0a:	491b      	ldr	r1, [pc, #108]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e10:	4b1b      	ldr	r3, [pc, #108]	; (8002e80 <HAL_RCC_OscConfig+0x4b4>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e16:	f7fe f94f 	bl	80010b8 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe f94b 	bl	80010b8 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e064      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e30:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x452>
 8002e3c:	e05c      	b.n	8002ef8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3e:	4b10      	ldr	r3, [pc, #64]	; (8002e80 <HAL_RCC_OscConfig+0x4b4>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7fe f938 	bl	80010b8 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7fe f934 	bl	80010b8 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e04d      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5e:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x480>
 8002e6a:	e045      	b.n	8002ef8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d107      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e040      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40007000 	.word	0x40007000
 8002e80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e84:	4b1f      	ldr	r3, [pc, #124]	; (8002f04 <HAL_RCC_OscConfig+0x538>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d030      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d129      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d122      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002eba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d119      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eca:	085b      	lsrs	r3, r3, #1
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d10f      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ede:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d107      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e000      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3718      	adds	r7, #24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023800 	.word	0x40023800

08002f08 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e022      	b.n	8002f60 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d105      	bne.n	8002f32 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7fd fe4f 	bl	8000bd0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2203      	movs	r2, #3
 8002f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f814 	bl	8002f68 <HAL_SD_InitCard>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e00a      	b.n	8002f60 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002f68:	b5b0      	push	{r4, r5, r7, lr}
 8002f6a:	b08e      	sub	sp, #56	; 0x38
 8002f6c:	af04      	add	r7, sp, #16
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002f74:	2300      	movs	r3, #0
 8002f76:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002f80:	2300      	movs	r3, #0
 8002f82:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8002f84:	2376      	movs	r3, #118	; 0x76
 8002f86:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681d      	ldr	r5, [r3, #0]
 8002f8c:	466c      	mov	r4, sp
 8002f8e:	f107 0314 	add.w	r3, r7, #20
 8002f92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002f9a:	f107 0308 	add.w	r3, r7, #8
 8002f9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fa0:	4628      	mov	r0, r5
 8002fa2:	f001 fe91 	bl	8004cc8 <SDIO_Init>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8002fac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e04f      	b.n	8003058 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8002fb8:	4b29      	ldr	r3, [pc, #164]	; (8003060 <HAL_SD_InitCard+0xf8>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f001 fec9 	bl	8004d5a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8002fc8:	4b25      	ldr	r3, [pc, #148]	; (8003060 <HAL_SD_InitCard+0xf8>)
 8002fca:	2201      	movs	r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8002fce:	2002      	movs	r0, #2
 8002fd0:	f7fe f87e 	bl	80010d0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f001 f8f1 	bl	80041bc <SD_PowerON>
 8002fda:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00b      	beq.n	8002ffa <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fee:	6a3b      	ldr	r3, [r7, #32]
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e02e      	b.n	8003058 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f001 f810 	bl	8004020 <SD_InitCard>
 8003000:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00b      	beq.n	8003020 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	431a      	orrs	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e01b      	b.n	8003058 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003028:	4618      	mov	r0, r3
 800302a:	f001 ff28 	bl	8004e7e <SDMMC_CmdBlockLength>
 800302e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00f      	beq.n	8003056 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a0a      	ldr	r2, [pc, #40]	; (8003064 <HAL_SD_InitCard+0xfc>)
 800303c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	431a      	orrs	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3728      	adds	r7, #40	; 0x28
 800305c:	46bd      	mov	sp, r7
 800305e:	bdb0      	pop	{r4, r5, r7, pc}
 8003060:	422580a0 	.word	0x422580a0
 8003064:	004005ff 	.word	0x004005ff

08003068 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b092      	sub	sp, #72	; 0x48
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
 8003074:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003076:	f7fe f81f 	bl	80010b8 <HAL_GetTick>
 800307a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d107      	bne.n	800309a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800308e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e1bd      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	f040 81b0 	bne.w	8003408 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80030ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	441a      	add	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d907      	bls.n	80030cc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e1a4      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2203      	movs	r2, #3
 80030d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2200      	movs	r2, #0
 80030da:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d002      	beq.n	80030ea <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80030e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030e6:	025b      	lsls	r3, r3, #9
 80030e8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80030ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030ee:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	025b      	lsls	r3, r3, #9
 80030f4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80030f6:	2390      	movs	r3, #144	; 0x90
 80030f8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80030fa:	2302      	movs	r3, #2
 80030fc:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80030fe:	2300      	movs	r3, #0
 8003100:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003102:	2301      	movs	r3, #1
 8003104:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f107 0214 	add.w	r2, r7, #20
 800310e:	4611      	mov	r1, r2
 8003110:	4618      	mov	r0, r3
 8003112:	f001 fe88 	bl	8004e26 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	2b01      	cmp	r3, #1
 800311a:	d90a      	bls.n	8003132 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2202      	movs	r2, #2
 8003120:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003128:	4618      	mov	r0, r3
 800312a:	f001 feec 	bl	8004f06 <SDMMC_CmdReadMultiBlock>
 800312e:	6478      	str	r0, [r7, #68]	; 0x44
 8003130:	e009      	b.n	8003146 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2201      	movs	r2, #1
 8003136:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800313e:	4618      	mov	r0, r3
 8003140:	f001 febf 	bl	8004ec2 <SDMMC_CmdReadSingleBlock>
 8003144:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003148:	2b00      	cmp	r3, #0
 800314a:	d012      	beq.n	8003172 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a7a      	ldr	r2, [pc, #488]	; (800333c <HAL_SD_ReadBlocks+0x2d4>)
 8003152:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800315a:	431a      	orrs	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2200      	movs	r2, #0
 800316c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e151      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8003176:	e061      	b.n	800323c <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800317e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d03c      	beq.n	8003200 <HAL_SD_ReadBlocks+0x198>
 8003186:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003188:	2b00      	cmp	r3, #0
 800318a:	d039      	beq.n	8003200 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800318c:	2300      	movs	r3, #0
 800318e:	643b      	str	r3, [r7, #64]	; 0x40
 8003190:	e033      	b.n	80031fa <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f001 fdc1 	bl	8004d1e <SDIO_ReadFIFO>
 800319c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800319e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031a0:	b2da      	uxtb	r2, r3
 80031a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031a4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80031a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031a8:	3301      	adds	r3, #1
 80031aa:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80031ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031ae:	3b01      	subs	r3, #1
 80031b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80031b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031b4:	0a1b      	lsrs	r3, r3, #8
 80031b6:	b2da      	uxtb	r2, r3
 80031b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031ba:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80031bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031be:	3301      	adds	r3, #1
 80031c0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80031c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031c4:	3b01      	subs	r3, #1
 80031c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80031c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ca:	0c1b      	lsrs	r3, r3, #16
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031d0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80031d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031d4:	3301      	adds	r3, #1
 80031d6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80031d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031da:	3b01      	subs	r3, #1
 80031dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80031de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e0:	0e1b      	lsrs	r3, r3, #24
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031e6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80031e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031ea:	3301      	adds	r3, #1
 80031ec:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80031ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031f0:	3b01      	subs	r3, #1
 80031f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80031f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031f6:	3301      	adds	r3, #1
 80031f8:	643b      	str	r3, [r7, #64]	; 0x40
 80031fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031fc:	2b07      	cmp	r3, #7
 80031fe:	d9c8      	bls.n	8003192 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003200:	f7fd ff5a 	bl	80010b8 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800320c:	429a      	cmp	r2, r3
 800320e:	d902      	bls.n	8003216 <HAL_SD_ReadBlocks+0x1ae>
 8003210:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003212:	2b00      	cmp	r3, #0
 8003214:	d112      	bne.n	800323c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a48      	ldr	r2, [pc, #288]	; (800333c <HAL_SD_ReadBlocks+0x2d4>)
 800321c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003222:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e0ec      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003242:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8003246:	2b00      	cmp	r3, #0
 8003248:	d096      	beq.n	8003178 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003254:	2b00      	cmp	r3, #0
 8003256:	d022      	beq.n	800329e <HAL_SD_ReadBlocks+0x236>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d91f      	bls.n	800329e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003262:	2b03      	cmp	r3, #3
 8003264:	d01b      	beq.n	800329e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f001 feb2 	bl	8004fd4 <SDMMC_CmdStopTransfer>
 8003270:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003272:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003274:	2b00      	cmp	r3, #0
 8003276:	d012      	beq.n	800329e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a2f      	ldr	r2, [pc, #188]	; (800333c <HAL_SD_ReadBlocks+0x2d4>)
 800327e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003284:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003286:	431a      	orrs	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e0bb      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032a4:	f003 0308 	and.w	r3, r3, #8
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d012      	beq.n	80032d2 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a22      	ldr	r2, [pc, #136]	; (800333c <HAL_SD_ReadBlocks+0x2d4>)
 80032b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b8:	f043 0208 	orr.w	r2, r3, #8
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e0a1      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d012      	beq.n	8003306 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a15      	ldr	r2, [pc, #84]	; (800333c <HAL_SD_ReadBlocks+0x2d4>)
 80032e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ec:	f043 0202 	orr.w	r2, r3, #2
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e087      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800330c:	f003 0320 	and.w	r3, r3, #32
 8003310:	2b00      	cmp	r3, #0
 8003312:	d064      	beq.n	80033de <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a08      	ldr	r2, [pc, #32]	; (800333c <HAL_SD_ReadBlocks+0x2d4>)
 800331a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003320:	f043 0220 	orr.w	r2, r3, #32
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e06d      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
 800333a:	bf00      	nop
 800333c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4618      	mov	r0, r3
 8003346:	f001 fcea 	bl	8004d1e <SDIO_ReadFIFO>
 800334a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800334c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334e:	b2da      	uxtb	r2, r3
 8003350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003352:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003356:	3301      	adds	r3, #1
 8003358:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800335a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800335c:	3b01      	subs	r3, #1
 800335e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003362:	0a1b      	lsrs	r3, r3, #8
 8003364:	b2da      	uxtb	r2, r3
 8003366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003368:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800336a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800336c:	3301      	adds	r3, #1
 800336e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003372:	3b01      	subs	r3, #1
 8003374:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003378:	0c1b      	lsrs	r3, r3, #16
 800337a:	b2da      	uxtb	r2, r3
 800337c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800337e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003382:	3301      	adds	r3, #1
 8003384:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003388:	3b01      	subs	r3, #1
 800338a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800338c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800338e:	0e1b      	lsrs	r3, r3, #24
 8003390:	b2da      	uxtb	r2, r3
 8003392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003394:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003398:	3301      	adds	r3, #1
 800339a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800339c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800339e:	3b01      	subs	r3, #1
 80033a0:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80033a2:	f7fd fe89 	bl	80010b8 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d902      	bls.n	80033b8 <HAL_SD_ReadBlocks+0x350>
 80033b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d112      	bne.n	80033de <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a18      	ldr	r2, [pc, #96]	; (8003420 <HAL_SD_ReadBlocks+0x3b8>)
 80033be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e01b      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d002      	beq.n	80033f2 <HAL_SD_ReadBlocks+0x38a>
 80033ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1a6      	bne.n	8003340 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f240 523a 	movw	r2, #1338	; 0x53a
 80033fa:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8003404:	2300      	movs	r3, #0
 8003406:	e006      	b.n	8003416 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
  }
}
 8003416:	4618      	mov	r0, r3
 8003418:	3748      	adds	r7, #72	; 0x48
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	004005ff 	.word	0x004005ff

08003424 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b092      	sub	sp, #72	; 0x48
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
 8003430:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003432:	f7fd fe41 	bl	80010b8 <HAL_GetTick>
 8003436:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d107      	bne.n	8003456 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e165      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b01      	cmp	r3, #1
 8003460:	f040 8158 	bne.w	8003714 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800346a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	441a      	add	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003474:	429a      	cmp	r2, r3
 8003476:	d907      	bls.n	8003488 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e14c      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2203      	movs	r2, #3
 800348c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2200      	movs	r2, #0
 8003496:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349c:	2b01      	cmp	r3, #1
 800349e:	d002      	beq.n	80034a6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80034a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a2:	025b      	lsls	r3, r3, #9
 80034a4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80034a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034aa:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	025b      	lsls	r3, r3, #9
 80034b0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80034b2:	2390      	movs	r3, #144	; 0x90
 80034b4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80034b6:	2300      	movs	r3, #0
 80034b8:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80034ba:	2300      	movs	r3, #0
 80034bc:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80034be:	2301      	movs	r3, #1
 80034c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f107 0218 	add.w	r2, r7, #24
 80034ca:	4611      	mov	r1, r2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f001 fcaa 	bl	8004e26 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d90a      	bls.n	80034ee <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2220      	movs	r2, #32
 80034dc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034e4:	4618      	mov	r0, r3
 80034e6:	f001 fd52 	bl	8004f8e <SDMMC_CmdWriteMultiBlock>
 80034ea:	6478      	str	r0, [r7, #68]	; 0x44
 80034ec:	e009      	b.n	8003502 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2210      	movs	r2, #16
 80034f2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034fa:	4618      	mov	r0, r3
 80034fc:	f001 fd25 	bl	8004f4a <SDMMC_CmdWriteSingleBlock>
 8003500:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003502:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003504:	2b00      	cmp	r3, #0
 8003506:	d012      	beq.n	800352e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a87      	ldr	r2, [pc, #540]	; (800372c <HAL_SD_WriteBlocks+0x308>)
 800350e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003514:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003516:	431a      	orrs	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e0f9      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8003532:	e065      	b.n	8003600 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d040      	beq.n	80035c4 <HAL_SD_WriteBlocks+0x1a0>
 8003542:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003544:	2b00      	cmp	r3, #0
 8003546:	d03d      	beq.n	80035c4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8003548:	2300      	movs	r3, #0
 800354a:	643b      	str	r3, [r7, #64]	; 0x40
 800354c:	e037      	b.n	80035be <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800354e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003556:	3301      	adds	r3, #1
 8003558:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800355a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800355c:	3b01      	subs	r3, #1
 800355e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8003560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	021a      	lsls	r2, r3, #8
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	4313      	orrs	r3, r2
 800356a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800356c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356e:	3301      	adds	r3, #1
 8003570:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003574:	3b01      	subs	r3, #1
 8003576:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8003578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	041a      	lsls	r2, r3, #16
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	4313      	orrs	r3, r2
 8003582:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003586:	3301      	adds	r3, #1
 8003588:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800358a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800358c:	3b01      	subs	r3, #1
 800358e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	061a      	lsls	r2, r3, #24
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	4313      	orrs	r3, r2
 800359a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800359c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800359e:	3301      	adds	r3, #1
 80035a0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80035a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a4:	3b01      	subs	r3, #1
 80035a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f107 0214 	add.w	r2, r7, #20
 80035b0:	4611      	mov	r1, r2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f001 fbc0 	bl	8004d38 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80035b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035ba:	3301      	adds	r3, #1
 80035bc:	643b      	str	r3, [r7, #64]	; 0x40
 80035be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035c0:	2b07      	cmp	r3, #7
 80035c2:	d9c4      	bls.n	800354e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80035c4:	f7fd fd78 	bl	80010b8 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d902      	bls.n	80035da <HAL_SD_WriteBlocks+0x1b6>
 80035d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d112      	bne.n	8003600 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a53      	ldr	r2, [pc, #332]	; (800372c <HAL_SD_WriteBlocks+0x308>)
 80035e0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035e8:	431a      	orrs	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e090      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003606:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800360a:	2b00      	cmp	r3, #0
 800360c:	d092      	beq.n	8003534 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003618:	2b00      	cmp	r3, #0
 800361a:	d022      	beq.n	8003662 <HAL_SD_WriteBlocks+0x23e>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d91f      	bls.n	8003662 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	2b03      	cmp	r3, #3
 8003628:	d01b      	beq.n	8003662 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f001 fcd0 	bl	8004fd4 <SDMMC_CmdStopTransfer>
 8003634:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003636:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003638:	2b00      	cmp	r3, #0
 800363a:	d012      	beq.n	8003662 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a3a      	ldr	r2, [pc, #232]	; (800372c <HAL_SD_WriteBlocks+0x308>)
 8003642:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003648:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800364a:	431a      	orrs	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e05f      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	2b00      	cmp	r3, #0
 800366e:	d012      	beq.n	8003696 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a2d      	ldr	r2, [pc, #180]	; (800372c <HAL_SD_WriteBlocks+0x308>)
 8003676:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367c:	f043 0208 	orr.w	r2, r3, #8
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e045      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d012      	beq.n	80036ca <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a20      	ldr	r2, [pc, #128]	; (800372c <HAL_SD_WriteBlocks+0x308>)
 80036aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b0:	f043 0202 	orr.w	r2, r3, #2
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e02b      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d0:	f003 0310 	and.w	r3, r3, #16
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d012      	beq.n	80036fe <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a13      	ldr	r2, [pc, #76]	; (800372c <HAL_SD_WriteBlocks+0x308>)
 80036de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e4:	f043 0210 	orr.w	r2, r3, #16
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e011      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f240 523a 	movw	r2, #1338	; 0x53a
 8003706:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8003710:	2300      	movs	r3, #0
 8003712:	e006      	b.n	8003722 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003718:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
  }
}
 8003722:	4618      	mov	r0, r3
 8003724:	3748      	adds	r7, #72	; 0x48
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	004005ff 	.word	0x004005ff

08003730 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003744:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_SD_IRQHandler+0x2e>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 ff4f 	bl	80045fa <SD_Read_IT>
 800375c:	e155      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 808f 	beq.w	800388c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003776:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8003786:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800378a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 0201 	bic.w	r2, r2, #1
 800379a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f003 0308 	and.w	r3, r3, #8
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d039      	beq.n	800381a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d104      	bne.n	80037ba <HAL_SD_IRQHandler+0x8a>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 0320 	and.w	r3, r3, #32
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d011      	beq.n	80037de <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f001 fc08 	bl	8004fd4 <SDMMC_CmdStopTransfer>
 80037c4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d008      	beq.n	80037de <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 f91f 	bl	8003a1c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f240 523a 	movw	r2, #1338	; 0x53a
 80037e6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d104      	bne.n	800380a <HAL_SD_IRQHandler+0xda>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f002 f87e 	bl	800590c <HAL_SD_RxCpltCallback>
 8003810:	e0fb      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f002 f870 	bl	80058f8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003818:	e0f7      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 80f2 	beq.w	8003a0a <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d011      	beq.n	8003854 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f001 fbcd 	bl	8004fd4 <SDMMC_CmdStopTransfer>
 800383a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d008      	beq.n	8003854 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	431a      	orrs	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f8e4 	bl	8003a1c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	f040 80d5 	bne.w	8003a0a <HAL_SD_IRQHandler+0x2da>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	f040 80cf 	bne.w	8003a0a <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0208 	bic.w	r2, r2, #8
 800387a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f002 f837 	bl	80058f8 <HAL_SD_TxCpltCallback>
}
 800388a:	e0be      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d008      	beq.n	80038ac <HAL_SD_IRQHandler+0x17c>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f003 0308 	and.w	r3, r3, #8
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 fef9 	bl	800469c <SD_Write_IT>
 80038aa:	e0ae      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b2:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 80a7 	beq.w	8003a0a <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d005      	beq.n	80038d6 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ce:	f043 0202 	orr.w	r2, r3, #2
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038dc:	f003 0308 	and.w	r3, r3, #8
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e8:	f043 0208 	orr.w	r2, r3, #8
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038f6:	f003 0320 	and.w	r3, r3, #32
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d005      	beq.n	800390a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003902:	f043 0220 	orr.w	r2, r3, #32
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003910:	f003 0310 	and.w	r3, r3, #16
 8003914:	2b00      	cmp	r3, #0
 8003916:	d005      	beq.n	8003924 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391c:	f043 0210 	orr.w	r2, r3, #16
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f240 523a 	movw	r2, #1338	; 0x53a
 800392c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800393c:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f001 fb46 	bl	8004fd4 <SDMMC_CmdStopTransfer>
 8003948:	4602      	mov	r2, r0
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800394e:	431a      	orrs	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00a      	beq.n	8003974 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 f855 	bl	8003a1c <HAL_SD_ErrorCallback>
}
 8003972:	e04a      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800397a:	2b00      	cmp	r3, #0
 800397c:	d045      	beq.n	8003a0a <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f003 0310 	and.w	r3, r3, #16
 8003984:	2b00      	cmp	r3, #0
 8003986:	d104      	bne.n	8003992 <HAL_SD_IRQHandler+0x262>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f003 0320 	and.w	r3, r3, #32
 800398e:	2b00      	cmp	r3, #0
 8003990:	d011      	beq.n	80039b6 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003996:	4a1f      	ldr	r2, [pc, #124]	; (8003a14 <HAL_SD_IRQHandler+0x2e4>)
 8003998:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fd fd96 	bl	80014d0 <HAL_DMA_Abort_IT>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d02f      	beq.n	8003a0a <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fac8 	bl	8003f44 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80039b4:	e029      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d104      	bne.n	80039ca <HAL_SD_IRQHandler+0x29a>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d011      	beq.n	80039ee <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ce:	4a12      	ldr	r2, [pc, #72]	; (8003a18 <HAL_SD_IRQHandler+0x2e8>)
 80039d0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fd fd7a 	bl	80014d0 <HAL_DMA_Abort_IT>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d013      	beq.n	8003a0a <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fae3 	bl	8003fb2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80039ec:	e00d      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f001 ff6e 	bl	80058e4 <HAL_SD_AbortCallback>
}
 8003a08:	e7ff      	b.n	8003a0a <HAL_SD_IRQHandler+0x2da>
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	08003f45 	.word	0x08003f45
 8003a18:	08003fb3 	.word	0x08003fb3

08003a1c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a3e:	0f9b      	lsrs	r3, r3, #30
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a4a:	0e9b      	lsrs	r3, r3, #26
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a5c:	0e1b      	lsrs	r3, r3, #24
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a6e:	0c1b      	lsrs	r3, r3, #16
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a90:	0d1b      	lsrs	r3, r3, #20
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a9c:	0c1b      	lsrs	r3, r3, #16
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	f003 030f 	and.w	r3, r3, #15
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003aae:	0bdb      	lsrs	r3, r3, #15
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	b2da      	uxtb	r2, r3
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ac0:	0b9b      	lsrs	r3, r3, #14
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ad2:	0b5b      	lsrs	r3, r3, #13
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ae4:	0b1b      	lsrs	r3, r3, #12
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	b2da      	uxtb	r2, r3
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2200      	movs	r2, #0
 8003af6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d163      	bne.n	8003bc8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b04:	009a      	lsls	r2, r3, #2
 8003b06:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003b10:	0f92      	lsrs	r2, r2, #30
 8003b12:	431a      	orrs	r2, r3
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b1c:	0edb      	lsrs	r3, r3, #27
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	f003 0307 	and.w	r3, r3, #7
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b2e:	0e1b      	lsrs	r3, r3, #24
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	b2da      	uxtb	r2, r3
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b40:	0d5b      	lsrs	r3, r3, #21
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	f003 0307 	and.w	r3, r3, #7
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b52:	0c9b      	lsrs	r3, r3, #18
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b64:	0bdb      	lsrs	r3, r3, #15
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	7e1b      	ldrb	r3, [r3, #24]
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	f003 0307 	and.w	r3, r3, #7
 8003b86:	3302      	adds	r3, #2
 8003b88:	2201      	movs	r2, #1
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003b92:	fb03 f202 	mul.w	r2, r3, r2
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	7a1b      	ldrb	r3, [r3, #8]
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	f003 030f 	and.w	r3, r3, #15
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	409a      	lsls	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003bb4:	0a52      	lsrs	r2, r2, #9
 8003bb6:	fb03 f202 	mul.w	r2, r3, r2
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bc4:	661a      	str	r2, [r3, #96]	; 0x60
 8003bc6:	e031      	b.n	8003c2c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d11d      	bne.n	8003c0c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bd4:	041b      	lsls	r3, r3, #16
 8003bd6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bde:	0c1b      	lsrs	r3, r3, #16
 8003be0:	431a      	orrs	r2, r3
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	3301      	adds	r3, #1
 8003bec:	029a      	lsls	r2, r3, #10
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c00:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	661a      	str	r2, [r3, #96]	; 0x60
 8003c0a:	e00f      	b.n	8003c2c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a58      	ldr	r2, [pc, #352]	; (8003d74 <HAL_SD_GetCardCSD+0x344>)
 8003c12:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c18:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e09d      	b.n	8003d68 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c30:	0b9b      	lsrs	r3, r3, #14
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c42:	09db      	lsrs	r3, r3, #7
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c4a:	b2da      	uxtb	r2, r3
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c64:	0fdb      	lsrs	r3, r3, #31
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c70:	0f5b      	lsrs	r3, r3, #29
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	f003 0303 	and.w	r3, r3, #3
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c82:	0e9b      	lsrs	r3, r3, #26
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	b2da      	uxtb	r2, r3
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c94:	0d9b      	lsrs	r3, r3, #22
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	f003 030f 	and.w	r3, r3, #15
 8003c9c:	b2da      	uxtb	r2, r3
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca6:	0d5b      	lsrs	r3, r3, #21
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	b2da      	uxtb	r2, r3
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc2:	0c1b      	lsrs	r3, r3, #16
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd6:	0bdb      	lsrs	r3, r3, #15
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	b2da      	uxtb	r2, r3
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cea:	0b9b      	lsrs	r3, r3, #14
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfe:	0b5b      	lsrs	r3, r3, #13
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d12:	0b1b      	lsrs	r3, r3, #12
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d26:	0a9b      	lsrs	r3, r3, #10
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3a:	0a1b      	lsrs	r3, r3, #8
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4e:	085b      	lsrs	r3, r3, #1
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d56:	b2da      	uxtb	r2, r3
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	004005ff 	.word	0x004005ff

08003d78 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8003dd0:	b5b0      	push	{r4, r5, r7, lr}
 8003dd2:	b08e      	sub	sp, #56	; 0x38
 8003dd4:	af04      	add	r7, sp, #16
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2203      	movs	r2, #3
 8003de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dec:	2b03      	cmp	r3, #3
 8003dee:	d02e      	beq.n	8003e4e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003df6:	d106      	bne.n	8003e06 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dfc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	639a      	str	r2, [r3, #56]	; 0x38
 8003e04:	e029      	b.n	8003e5a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e0c:	d10a      	bne.n	8003e24 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fa8a 	bl	8004328 <SD_WideBus_Enable>
 8003e14:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e1a:	6a3b      	ldr	r3, [r7, #32]
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	639a      	str	r2, [r3, #56]	; 0x38
 8003e22:	e01a      	b.n	8003e5a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10a      	bne.n	8003e40 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 fac7 	bl	80043be <SD_WideBus_Disable>
 8003e30:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e36:	6a3b      	ldr	r3, [r7, #32]
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	639a      	str	r2, [r3, #56]	; 0x38
 8003e3e:	e00c      	b.n	8003e5a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e44:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	639a      	str	r2, [r3, #56]	; 0x38
 8003e4c:	e005      	b.n	8003e5a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e52:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00b      	beq.n	8003e7a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a26      	ldr	r2, [pc, #152]	; (8003f00 <HAL_SD_ConfigWideBusOperation+0x130>)
 8003e68:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003e78:	e01f      	b.n	8003eba <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681d      	ldr	r5, [r3, #0]
 8003ea0:	466c      	mov	r4, sp
 8003ea2:	f107 0314 	add.w	r3, r7, #20
 8003ea6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003eaa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003eae:	f107 0308 	add.w	r3, r7, #8
 8003eb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003eb4:	4628      	mov	r0, r5
 8003eb6:	f000 ff07 	bl	8004cc8 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 ffdb 	bl	8004e7e <SDMMC_CmdBlockLength>
 8003ec8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003eca:	6a3b      	ldr	r3, [r7, #32]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00c      	beq.n	8003eea <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a0a      	ldr	r2, [pc, #40]	; (8003f00 <HAL_SD_ConfigWideBusOperation+0x130>)
 8003ed6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8003ef2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3728      	adds	r7, #40	; 0x28
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bdb0      	pop	{r4, r5, r7, pc}
 8003efe:	bf00      	nop
 8003f00:	004005ff 	.word	0x004005ff

08003f04 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8003f10:	f107 030c 	add.w	r3, r7, #12
 8003f14:	4619      	mov	r1, r3
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f9de 	bl	80042d8 <SD_SendStatus>
 8003f1c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d005      	beq.n	8003f30 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	0a5b      	lsrs	r3, r3, #9
 8003f34:	f003 030f 	and.w	r3, r3, #15
 8003f38:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003f3a:	693b      	ldr	r3, [r7, #16]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3718      	adds	r7, #24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f50:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f240 523a 	movw	r2, #1338	; 0x53a
 8003f5a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f7ff ffd1 	bl	8003f04 <HAL_SD_GetCardState>
 8003f62:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b06      	cmp	r3, #6
 8003f76:	d002      	beq.n	8003f7e <SD_DMATxAbort+0x3a>
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	2b05      	cmp	r3, #5
 8003f7c:	d10a      	bne.n	8003f94 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f001 f826 	bl	8004fd4 <SDMMC_CmdStopTransfer>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d103      	bne.n	8003fa4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f001 fca1 	bl	80058e4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8003fa2:	e002      	b.n	8003faa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f7ff fd39 	bl	8003a1c <HAL_SD_ErrorCallback>
}
 8003faa:	bf00      	nop
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b084      	sub	sp, #16
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fbe:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f240 523a 	movw	r2, #1338	; 0x53a
 8003fc8:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f7ff ff9a 	bl	8003f04 <HAL_SD_GetCardState>
 8003fd0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d002      	beq.n	8003fec <SD_DMARxAbort+0x3a>
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	2b05      	cmp	r3, #5
 8003fea:	d10a      	bne.n	8004002 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 ffef 	bl	8004fd4 <SDMMC_CmdStopTransfer>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004006:	2b00      	cmp	r3, #0
 8004008:	d103      	bne.n	8004012 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f001 fc6a 	bl	80058e4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004010:	e002      	b.n	8004018 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f7ff fd02 	bl	8003a1c <HAL_SD_ErrorCallback>
}
 8004018:	bf00      	nop
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004020:	b5b0      	push	{r4, r5, r7, lr}
 8004022:	b094      	sub	sp, #80	; 0x50
 8004024:	af04      	add	r7, sp, #16
 8004026:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004028:	2301      	movs	r3, #1
 800402a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4618      	mov	r0, r3
 8004032:	f000 fea0 	bl	8004d76 <SDIO_GetPowerState>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d102      	bne.n	8004042 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800403c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004040:	e0b8      	b.n	80041b4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004046:	2b03      	cmp	r3, #3
 8004048:	d02f      	beq.n	80040aa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4618      	mov	r0, r3
 8004050:	f001 f8ca 	bl	80051e8 <SDMMC_CmdSendCID>
 8004054:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <SD_InitCard+0x40>
    {
      return errorstate;
 800405c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800405e:	e0a9      	b.n	80041b4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2100      	movs	r1, #0
 8004066:	4618      	mov	r0, r3
 8004068:	f000 feca 	bl	8004e00 <SDIO_GetResponse>
 800406c:	4602      	mov	r2, r0
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2104      	movs	r1, #4
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fec1 	bl	8004e00 <SDIO_GetResponse>
 800407e:	4602      	mov	r2, r0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2108      	movs	r1, #8
 800408a:	4618      	mov	r0, r3
 800408c:	f000 feb8 	bl	8004e00 <SDIO_GetResponse>
 8004090:	4602      	mov	r2, r0
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	210c      	movs	r1, #12
 800409c:	4618      	mov	r0, r3
 800409e:	f000 feaf 	bl	8004e00 <SDIO_GetResponse>
 80040a2:	4602      	mov	r2, r0
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d00d      	beq.n	80040ce <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f107 020e 	add.w	r2, r7, #14
 80040ba:	4611      	mov	r1, r2
 80040bc:	4618      	mov	r0, r3
 80040be:	f001 f8d0 	bl	8005262 <SDMMC_CmdSetRelAdd>
 80040c2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80040c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <SD_InitCard+0xae>
    {
      return errorstate;
 80040ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040cc:	e072      	b.n	80041b4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d2:	2b03      	cmp	r3, #3
 80040d4:	d036      	beq.n	8004144 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80040d6:	89fb      	ldrh	r3, [r7, #14]
 80040d8:	461a      	mov	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040e6:	041b      	lsls	r3, r3, #16
 80040e8:	4619      	mov	r1, r3
 80040ea:	4610      	mov	r0, r2
 80040ec:	f001 f89a 	bl	8005224 <SDMMC_CmdSendCSD>
 80040f0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80040f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <SD_InitCard+0xdc>
    {
      return errorstate;
 80040f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040fa:	e05b      	b.n	80041b4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2100      	movs	r1, #0
 8004102:	4618      	mov	r0, r3
 8004104:	f000 fe7c 	bl	8004e00 <SDIO_GetResponse>
 8004108:	4602      	mov	r2, r0
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2104      	movs	r1, #4
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fe73 	bl	8004e00 <SDIO_GetResponse>
 800411a:	4602      	mov	r2, r0
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2108      	movs	r1, #8
 8004126:	4618      	mov	r0, r3
 8004128:	f000 fe6a 	bl	8004e00 <SDIO_GetResponse>
 800412c:	4602      	mov	r2, r0
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	210c      	movs	r1, #12
 8004138:	4618      	mov	r0, r3
 800413a:	f000 fe61 	bl	8004e00 <SDIO_GetResponse>
 800413e:	4602      	mov	r2, r0
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2104      	movs	r1, #4
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fe58 	bl	8004e00 <SDIO_GetResponse>
 8004150:	4603      	mov	r3, r0
 8004152:	0d1a      	lsrs	r2, r3, #20
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004158:	f107 0310 	add.w	r3, r7, #16
 800415c:	4619      	mov	r1, r3
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7ff fc66 	bl	8003a30 <HAL_SD_GetCardCSD>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800416a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800416e:	e021      	b.n	80041b4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6819      	ldr	r1, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004178:	041b      	lsls	r3, r3, #16
 800417a:	2200      	movs	r2, #0
 800417c:	461c      	mov	r4, r3
 800417e:	4615      	mov	r5, r2
 8004180:	4622      	mov	r2, r4
 8004182:	462b      	mov	r3, r5
 8004184:	4608      	mov	r0, r1
 8004186:	f000 ff47 	bl	8005018 <SDMMC_CmdSelDesel>
 800418a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800418c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <SD_InitCard+0x176>
  {
    return errorstate;
 8004192:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004194:	e00e      	b.n	80041b4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681d      	ldr	r5, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	466c      	mov	r4, sp
 800419e:	f103 0210 	add.w	r2, r3, #16
 80041a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80041a8:	3304      	adds	r3, #4
 80041aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041ac:	4628      	mov	r0, r5
 80041ae:	f000 fd8b 	bl	8004cc8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3740      	adds	r7, #64	; 0x40
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bdb0      	pop	{r4, r5, r7, pc}

080041bc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041c4:	2300      	movs	r3, #0
 80041c6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	2300      	movs	r3, #0
 80041ce:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 ff42 	bl	800505e <SDMMC_CmdGoIdleState>
 80041da:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	e072      	b.n	80042cc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 ff55 	bl	800509a <SDMMC_CmdOperCond>
 80041f0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00d      	beq.n	8004214 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f000 ff2b 	bl	800505e <SDMMC_CmdGoIdleState>
 8004208:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d004      	beq.n	800421a <SD_PowerON+0x5e>
    {
      return errorstate;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	e05b      	b.n	80042cc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800421e:	2b01      	cmp	r3, #1
 8004220:	d137      	bne.n	8004292 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2100      	movs	r1, #0
 8004228:	4618      	mov	r0, r3
 800422a:	f000 ff55 	bl	80050d8 <SDMMC_CmdAppCommand>
 800422e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d02d      	beq.n	8004292 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004236:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800423a:	e047      	b.n	80042cc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2100      	movs	r1, #0
 8004242:	4618      	mov	r0, r3
 8004244:	f000 ff48 	bl	80050d8 <SDMMC_CmdAppCommand>
 8004248:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <SD_PowerON+0x98>
    {
      return errorstate;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	e03b      	b.n	80042cc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	491e      	ldr	r1, [pc, #120]	; (80042d4 <SD_PowerON+0x118>)
 800425a:	4618      	mov	r0, r3
 800425c:	f000 ff5e 	bl	800511c <SDMMC_CmdAppOperCommand>
 8004260:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004268:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800426c:	e02e      	b.n	80042cc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2100      	movs	r1, #0
 8004274:	4618      	mov	r0, r3
 8004276:	f000 fdc3 	bl	8004e00 <SDIO_GetResponse>
 800427a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	0fdb      	lsrs	r3, r3, #31
 8004280:	2b01      	cmp	r3, #1
 8004282:	d101      	bne.n	8004288 <SD_PowerON+0xcc>
 8004284:	2301      	movs	r3, #1
 8004286:	e000      	b.n	800428a <SD_PowerON+0xce>
 8004288:	2300      	movs	r3, #0
 800428a:	613b      	str	r3, [r7, #16]

    count++;
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	3301      	adds	r3, #1
 8004290:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004298:	4293      	cmp	r3, r2
 800429a:	d802      	bhi.n	80042a2 <SD_PowerON+0xe6>
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0cc      	beq.n	800423c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d902      	bls.n	80042b2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80042ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042b0:	e00c      	b.n	80042cc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	645a      	str	r2, [r3, #68]	; 0x44
 80042c2:	e002      	b.n	80042ca <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3718      	adds	r7, #24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	c1100000 	.word	0xc1100000

080042d8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d102      	bne.n	80042ee <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80042e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80042ec:	e018      	b.n	8004320 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042f6:	041b      	lsls	r3, r3, #16
 80042f8:	4619      	mov	r1, r3
 80042fa:	4610      	mov	r0, r2
 80042fc:	f000 ffd2 	bl	80052a4 <SDMMC_CmdSendStatus>
 8004300:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <SD_SendStatus+0x34>
  {
    return errorstate;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	e009      	b.n	8004320 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2100      	movs	r1, #0
 8004312:	4618      	mov	r0, r3
 8004314:	f000 fd74 	bl	8004e00 <SDIO_GetResponse>
 8004318:	4602      	mov	r2, r0
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004330:	2300      	movs	r3, #0
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	2300      	movs	r3, #0
 8004336:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2100      	movs	r1, #0
 800433e:	4618      	mov	r0, r3
 8004340:	f000 fd5e 	bl	8004e00 <SDIO_GetResponse>
 8004344:	4603      	mov	r3, r0
 8004346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800434e:	d102      	bne.n	8004356 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004350:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004354:	e02f      	b.n	80043b6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004356:	f107 030c 	add.w	r3, r7, #12
 800435a:	4619      	mov	r1, r3
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 f879 	bl	8004454 <SD_FindSCR>
 8004362:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	e023      	b.n	80043b6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d01c      	beq.n	80043b2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004380:	041b      	lsls	r3, r3, #16
 8004382:	4619      	mov	r1, r3
 8004384:	4610      	mov	r0, r2
 8004386:	f000 fea7 	bl	80050d8 <SDMMC_CmdAppCommand>
 800438a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	e00f      	b.n	80043b6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2102      	movs	r1, #2
 800439c:	4618      	mov	r0, r3
 800439e:	f000 fee0 	bl	8005162 <SDMMC_CmdBusWidth>
 80043a2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d001      	beq.n	80043ae <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	e003      	b.n	80043b6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80043ae:	2300      	movs	r3, #0
 80043b0:	e001      	b.n	80043b6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80043b2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3718      	adds	r7, #24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b086      	sub	sp, #24
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80043c6:	2300      	movs	r3, #0
 80043c8:	60fb      	str	r3, [r7, #12]
 80043ca:	2300      	movs	r3, #0
 80043cc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2100      	movs	r1, #0
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 fd13 	bl	8004e00 <SDIO_GetResponse>
 80043da:	4603      	mov	r3, r0
 80043dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80043e4:	d102      	bne.n	80043ec <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80043e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043ea:	e02f      	b.n	800444c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	4619      	mov	r1, r3
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f82e 	bl	8004454 <SD_FindSCR>
 80043f8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	e023      	b.n	800444c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d01c      	beq.n	8004448 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004416:	041b      	lsls	r3, r3, #16
 8004418:	4619      	mov	r1, r3
 800441a:	4610      	mov	r0, r2
 800441c:	f000 fe5c 	bl	80050d8 <SDMMC_CmdAppCommand>
 8004420:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	e00f      	b.n	800444c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2100      	movs	r1, #0
 8004432:	4618      	mov	r0, r3
 8004434:	f000 fe95 	bl	8005162 <SDMMC_CmdBusWidth>
 8004438:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	e003      	b.n	800444c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004444:	2300      	movs	r3, #0
 8004446:	e001      	b.n	800444c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004448:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004454:	b590      	push	{r4, r7, lr}
 8004456:	b08f      	sub	sp, #60	; 0x3c
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800445e:	f7fc fe2b 	bl	80010b8 <HAL_GetTick>
 8004462:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8004464:	2300      	movs	r3, #0
 8004466:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004468:	2300      	movs	r3, #0
 800446a:	60bb      	str	r3, [r7, #8]
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2108      	movs	r1, #8
 800447a:	4618      	mov	r0, r3
 800447c:	f000 fcff 	bl	8004e7e <SDMMC_CmdBlockLength>
 8004480:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <SD_FindSCR+0x38>
  {
    return errorstate;
 8004488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800448a:	e0b2      	b.n	80045f2 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004494:	041b      	lsls	r3, r3, #16
 8004496:	4619      	mov	r1, r3
 8004498:	4610      	mov	r0, r2
 800449a:	f000 fe1d 	bl	80050d8 <SDMMC_CmdAppCommand>
 800449e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80044a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <SD_FindSCR+0x56>
  {
    return errorstate;
 80044a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a8:	e0a3      	b.n	80045f2 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80044aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044ae:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80044b0:	2308      	movs	r3, #8
 80044b2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80044b4:	2330      	movs	r3, #48	; 0x30
 80044b6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80044b8:	2302      	movs	r3, #2
 80044ba:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80044bc:	2300      	movs	r3, #0
 80044be:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80044c0:	2301      	movs	r3, #1
 80044c2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f107 0210 	add.w	r2, r7, #16
 80044cc:	4611      	mov	r1, r2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 fca9 	bl	8004e26 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 fe64 	bl	80051a6 <SDMMC_CmdSendSCR>
 80044de:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d02a      	beq.n	800453c <SD_FindSCR+0xe8>
  {
    return errorstate;
 80044e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e8:	e083      	b.n	80045f2 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00f      	beq.n	8004518 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6819      	ldr	r1, [r3, #0]
 80044fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	f107 0208 	add.w	r2, r7, #8
 8004504:	18d4      	adds	r4, r2, r3
 8004506:	4608      	mov	r0, r1
 8004508:	f000 fc09 	bl	8004d1e <SDIO_ReadFIFO>
 800450c:	4603      	mov	r3, r0
 800450e:	6023      	str	r3, [r4, #0]
      index++;
 8004510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004512:	3301      	adds	r3, #1
 8004514:	637b      	str	r3, [r7, #52]	; 0x34
 8004516:	e006      	b.n	8004526 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800451e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d012      	beq.n	800454c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004526:	f7fc fdc7 	bl	80010b8 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004534:	d102      	bne.n	800453c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004536:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800453a:	e05a      	b.n	80045f2 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004542:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8004546:	2b00      	cmp	r3, #0
 8004548:	d0cf      	beq.n	80044ea <SD_FindSCR+0x96>
 800454a:	e000      	b.n	800454e <SD_FindSCR+0xfa>
      break;
 800454c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2208      	movs	r2, #8
 8004562:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004564:	2308      	movs	r3, #8
 8004566:	e044      	b.n	80045f2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2202      	movs	r2, #2
 800457c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800457e:	2302      	movs	r3, #2
 8004580:	e037      	b.n	80045f2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004588:	f003 0320 	and.w	r3, r3, #32
 800458c:	2b00      	cmp	r3, #0
 800458e:	d005      	beq.n	800459c <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2220      	movs	r2, #32
 8004596:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8004598:	2320      	movs	r3, #32
 800459a:	e02a      	b.n	80045f2 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f240 523a 	movw	r2, #1338	; 0x53a
 80045a4:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	061a      	lsls	r2, r3, #24
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	021b      	lsls	r3, r3, #8
 80045ae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80045b2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	0a1b      	lsrs	r3, r3, #8
 80045b8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80045bc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	0e1b      	lsrs	r3, r3, #24
 80045c2:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80045c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c6:	601a      	str	r2, [r3, #0]
    scr++;
 80045c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ca:	3304      	adds	r3, #4
 80045cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	061a      	lsls	r2, r3, #24
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	021b      	lsls	r3, r3, #8
 80045d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80045da:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	0a1b      	lsrs	r3, r3, #8
 80045e0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80045e4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	0e1b      	lsrs	r3, r3, #24
 80045ea:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80045ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ee:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	373c      	adds	r7, #60	; 0x3c
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd90      	pop	{r4, r7, pc}

080045fa <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b086      	sub	sp, #24
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004606:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d03f      	beq.n	8004694 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004614:	2300      	movs	r3, #0
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	e033      	b.n	8004682 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fb7d 	bl	8004d1e <SDIO_ReadFIFO>
 8004624:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	b2da      	uxtb	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	3301      	adds	r3, #1
 8004632:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	3b01      	subs	r3, #1
 8004638:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	0a1b      	lsrs	r3, r3, #8
 800463e:	b2da      	uxtb	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	3301      	adds	r3, #1
 8004648:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	3b01      	subs	r3, #1
 800464e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	0c1b      	lsrs	r3, r3, #16
 8004654:	b2da      	uxtb	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	701a      	strb	r2, [r3, #0]
      tmp++;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	3301      	adds	r3, #1
 800465e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	3b01      	subs	r3, #1
 8004664:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	0e1b      	lsrs	r3, r3, #24
 800466a:	b2da      	uxtb	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	3b01      	subs	r3, #1
 800467a:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	3301      	adds	r3, #1
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	2b07      	cmp	r3, #7
 8004686:	d9c8      	bls.n	800461a <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8004694:	bf00      	nop
 8004696:	3718      	adds	r7, #24
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d043      	beq.n	800473e <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80046b6:	2300      	movs	r3, #0
 80046b8:	617b      	str	r3, [r7, #20]
 80046ba:	e037      	b.n	800472c <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	3301      	adds	r3, #1
 80046c6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	3b01      	subs	r3, #1
 80046cc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	021a      	lsls	r2, r3, #8
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60bb      	str	r3, [r7, #8]
      tmp++;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	3301      	adds	r3, #1
 80046de:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	041a      	lsls	r2, r3, #16
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	3301      	adds	r3, #1
 80046f6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	061a      	lsls	r2, r3, #24
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	4313      	orrs	r3, r2
 8004708:	60bb      	str	r3, [r7, #8]
      tmp++;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	3301      	adds	r3, #1
 800470e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	3b01      	subs	r3, #1
 8004714:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f107 0208 	add.w	r2, r7, #8
 800471e:	4611      	mov	r1, r2
 8004720:	4618      	mov	r0, r3
 8004722:	f000 fb09 	bl	8004d38 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	3301      	adds	r3, #1
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2b07      	cmp	r3, #7
 8004730:	d9c4      	bls.n	80046bc <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800473e:	bf00      	nop
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b082      	sub	sp, #8
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d101      	bne.n	8004758 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e03f      	b.n	80047d8 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d106      	bne.n	8004772 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f7fc fb3b 	bl	8000de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2224      	movs	r2, #36	; 0x24
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68da      	ldr	r2, [r3, #12]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004788:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f828 	bl	80047e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	691a      	ldr	r2, [r3, #16]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800479e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695a      	ldr	r2, [r3, #20]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047ae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68da      	ldr	r2, [r3, #12]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047be:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2220      	movs	r2, #32
 80047ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2220      	movs	r2, #32
 80047d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3708      	adds	r7, #8
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047e4:	b0c0      	sub	sp, #256	; 0x100
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80047f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047fc:	68d9      	ldr	r1, [r3, #12]
 80047fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	ea40 0301 	orr.w	r3, r0, r1
 8004808:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800480a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	431a      	orrs	r2, r3
 8004818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	431a      	orrs	r2, r3
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004838:	f021 010c 	bic.w	r1, r1, #12
 800483c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004846:	430b      	orrs	r3, r1
 8004848:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800484a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800485a:	6999      	ldr	r1, [r3, #24]
 800485c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	ea40 0301 	orr.w	r3, r0, r1
 8004866:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	4b8f      	ldr	r3, [pc, #572]	; (8004aac <UART_SetConfig+0x2cc>)
 8004870:	429a      	cmp	r2, r3
 8004872:	d005      	beq.n	8004880 <UART_SetConfig+0xa0>
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	4b8d      	ldr	r3, [pc, #564]	; (8004ab0 <UART_SetConfig+0x2d0>)
 800487c:	429a      	cmp	r2, r3
 800487e:	d104      	bne.n	800488a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004880:	f7fd fb36 	bl	8001ef0 <HAL_RCC_GetPCLK2Freq>
 8004884:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004888:	e003      	b.n	8004892 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800488a:	f7fd fb1d 	bl	8001ec8 <HAL_RCC_GetPCLK1Freq>
 800488e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004896:	69db      	ldr	r3, [r3, #28]
 8004898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800489c:	f040 810c 	bne.w	8004ab8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048a4:	2200      	movs	r2, #0
 80048a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80048aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80048ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80048b2:	4622      	mov	r2, r4
 80048b4:	462b      	mov	r3, r5
 80048b6:	1891      	adds	r1, r2, r2
 80048b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80048ba:	415b      	adcs	r3, r3
 80048bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80048c2:	4621      	mov	r1, r4
 80048c4:	eb12 0801 	adds.w	r8, r2, r1
 80048c8:	4629      	mov	r1, r5
 80048ca:	eb43 0901 	adc.w	r9, r3, r1
 80048ce:	f04f 0200 	mov.w	r2, #0
 80048d2:	f04f 0300 	mov.w	r3, #0
 80048d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048e2:	4690      	mov	r8, r2
 80048e4:	4699      	mov	r9, r3
 80048e6:	4623      	mov	r3, r4
 80048e8:	eb18 0303 	adds.w	r3, r8, r3
 80048ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80048f0:	462b      	mov	r3, r5
 80048f2:	eb49 0303 	adc.w	r3, r9, r3
 80048f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80048fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004906:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800490a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800490e:	460b      	mov	r3, r1
 8004910:	18db      	adds	r3, r3, r3
 8004912:	653b      	str	r3, [r7, #80]	; 0x50
 8004914:	4613      	mov	r3, r2
 8004916:	eb42 0303 	adc.w	r3, r2, r3
 800491a:	657b      	str	r3, [r7, #84]	; 0x54
 800491c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004920:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004924:	f7fb fcd4 	bl	80002d0 <__aeabi_uldivmod>
 8004928:	4602      	mov	r2, r0
 800492a:	460b      	mov	r3, r1
 800492c:	4b61      	ldr	r3, [pc, #388]	; (8004ab4 <UART_SetConfig+0x2d4>)
 800492e:	fba3 2302 	umull	r2, r3, r3, r2
 8004932:	095b      	lsrs	r3, r3, #5
 8004934:	011c      	lsls	r4, r3, #4
 8004936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800493a:	2200      	movs	r2, #0
 800493c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004940:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004944:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004948:	4642      	mov	r2, r8
 800494a:	464b      	mov	r3, r9
 800494c:	1891      	adds	r1, r2, r2
 800494e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004950:	415b      	adcs	r3, r3
 8004952:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004954:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004958:	4641      	mov	r1, r8
 800495a:	eb12 0a01 	adds.w	sl, r2, r1
 800495e:	4649      	mov	r1, r9
 8004960:	eb43 0b01 	adc.w	fp, r3, r1
 8004964:	f04f 0200 	mov.w	r2, #0
 8004968:	f04f 0300 	mov.w	r3, #0
 800496c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004970:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004974:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004978:	4692      	mov	sl, r2
 800497a:	469b      	mov	fp, r3
 800497c:	4643      	mov	r3, r8
 800497e:	eb1a 0303 	adds.w	r3, sl, r3
 8004982:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004986:	464b      	mov	r3, r9
 8004988:	eb4b 0303 	adc.w	r3, fp, r3
 800498c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800499c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80049a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80049a4:	460b      	mov	r3, r1
 80049a6:	18db      	adds	r3, r3, r3
 80049a8:	643b      	str	r3, [r7, #64]	; 0x40
 80049aa:	4613      	mov	r3, r2
 80049ac:	eb42 0303 	adc.w	r3, r2, r3
 80049b0:	647b      	str	r3, [r7, #68]	; 0x44
 80049b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80049b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80049ba:	f7fb fc89 	bl	80002d0 <__aeabi_uldivmod>
 80049be:	4602      	mov	r2, r0
 80049c0:	460b      	mov	r3, r1
 80049c2:	4611      	mov	r1, r2
 80049c4:	4b3b      	ldr	r3, [pc, #236]	; (8004ab4 <UART_SetConfig+0x2d4>)
 80049c6:	fba3 2301 	umull	r2, r3, r3, r1
 80049ca:	095b      	lsrs	r3, r3, #5
 80049cc:	2264      	movs	r2, #100	; 0x64
 80049ce:	fb02 f303 	mul.w	r3, r2, r3
 80049d2:	1acb      	subs	r3, r1, r3
 80049d4:	00db      	lsls	r3, r3, #3
 80049d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80049da:	4b36      	ldr	r3, [pc, #216]	; (8004ab4 <UART_SetConfig+0x2d4>)
 80049dc:	fba3 2302 	umull	r2, r3, r3, r2
 80049e0:	095b      	lsrs	r3, r3, #5
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049e8:	441c      	add	r4, r3
 80049ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80049f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80049f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80049fc:	4642      	mov	r2, r8
 80049fe:	464b      	mov	r3, r9
 8004a00:	1891      	adds	r1, r2, r2
 8004a02:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a04:	415b      	adcs	r3, r3
 8004a06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a0c:	4641      	mov	r1, r8
 8004a0e:	1851      	adds	r1, r2, r1
 8004a10:	6339      	str	r1, [r7, #48]	; 0x30
 8004a12:	4649      	mov	r1, r9
 8004a14:	414b      	adcs	r3, r1
 8004a16:	637b      	str	r3, [r7, #52]	; 0x34
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	f04f 0300 	mov.w	r3, #0
 8004a20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004a24:	4659      	mov	r1, fp
 8004a26:	00cb      	lsls	r3, r1, #3
 8004a28:	4651      	mov	r1, sl
 8004a2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a2e:	4651      	mov	r1, sl
 8004a30:	00ca      	lsls	r2, r1, #3
 8004a32:	4610      	mov	r0, r2
 8004a34:	4619      	mov	r1, r3
 8004a36:	4603      	mov	r3, r0
 8004a38:	4642      	mov	r2, r8
 8004a3a:	189b      	adds	r3, r3, r2
 8004a3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a40:	464b      	mov	r3, r9
 8004a42:	460a      	mov	r2, r1
 8004a44:	eb42 0303 	adc.w	r3, r2, r3
 8004a48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004a58:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004a5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004a60:	460b      	mov	r3, r1
 8004a62:	18db      	adds	r3, r3, r3
 8004a64:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a66:	4613      	mov	r3, r2
 8004a68:	eb42 0303 	adc.w	r3, r2, r3
 8004a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004a76:	f7fb fc2b 	bl	80002d0 <__aeabi_uldivmod>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	; (8004ab4 <UART_SetConfig+0x2d4>)
 8004a80:	fba3 1302 	umull	r1, r3, r3, r2
 8004a84:	095b      	lsrs	r3, r3, #5
 8004a86:	2164      	movs	r1, #100	; 0x64
 8004a88:	fb01 f303 	mul.w	r3, r1, r3
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	3332      	adds	r3, #50	; 0x32
 8004a92:	4a08      	ldr	r2, [pc, #32]	; (8004ab4 <UART_SetConfig+0x2d4>)
 8004a94:	fba2 2303 	umull	r2, r3, r2, r3
 8004a98:	095b      	lsrs	r3, r3, #5
 8004a9a:	f003 0207 	and.w	r2, r3, #7
 8004a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4422      	add	r2, r4
 8004aa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004aa8:	e105      	b.n	8004cb6 <UART_SetConfig+0x4d6>
 8004aaa:	bf00      	nop
 8004aac:	40011000 	.word	0x40011000
 8004ab0:	40011400 	.word	0x40011400
 8004ab4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ab8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004abc:	2200      	movs	r2, #0
 8004abe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004ac2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004ac6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004aca:	4642      	mov	r2, r8
 8004acc:	464b      	mov	r3, r9
 8004ace:	1891      	adds	r1, r2, r2
 8004ad0:	6239      	str	r1, [r7, #32]
 8004ad2:	415b      	adcs	r3, r3
 8004ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ad6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ada:	4641      	mov	r1, r8
 8004adc:	1854      	adds	r4, r2, r1
 8004ade:	4649      	mov	r1, r9
 8004ae0:	eb43 0501 	adc.w	r5, r3, r1
 8004ae4:	f04f 0200 	mov.w	r2, #0
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	00eb      	lsls	r3, r5, #3
 8004aee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004af2:	00e2      	lsls	r2, r4, #3
 8004af4:	4614      	mov	r4, r2
 8004af6:	461d      	mov	r5, r3
 8004af8:	4643      	mov	r3, r8
 8004afa:	18e3      	adds	r3, r4, r3
 8004afc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004b00:	464b      	mov	r3, r9
 8004b02:	eb45 0303 	adc.w	r3, r5, r3
 8004b06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b16:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	f04f 0300 	mov.w	r3, #0
 8004b22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004b26:	4629      	mov	r1, r5
 8004b28:	008b      	lsls	r3, r1, #2
 8004b2a:	4621      	mov	r1, r4
 8004b2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b30:	4621      	mov	r1, r4
 8004b32:	008a      	lsls	r2, r1, #2
 8004b34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004b38:	f7fb fbca 	bl	80002d0 <__aeabi_uldivmod>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4b60      	ldr	r3, [pc, #384]	; (8004cc4 <UART_SetConfig+0x4e4>)
 8004b42:	fba3 2302 	umull	r2, r3, r3, r2
 8004b46:	095b      	lsrs	r3, r3, #5
 8004b48:	011c      	lsls	r4, r3, #4
 8004b4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b54:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004b58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004b5c:	4642      	mov	r2, r8
 8004b5e:	464b      	mov	r3, r9
 8004b60:	1891      	adds	r1, r2, r2
 8004b62:	61b9      	str	r1, [r7, #24]
 8004b64:	415b      	adcs	r3, r3
 8004b66:	61fb      	str	r3, [r7, #28]
 8004b68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b6c:	4641      	mov	r1, r8
 8004b6e:	1851      	adds	r1, r2, r1
 8004b70:	6139      	str	r1, [r7, #16]
 8004b72:	4649      	mov	r1, r9
 8004b74:	414b      	adcs	r3, r1
 8004b76:	617b      	str	r3, [r7, #20]
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b84:	4659      	mov	r1, fp
 8004b86:	00cb      	lsls	r3, r1, #3
 8004b88:	4651      	mov	r1, sl
 8004b8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b8e:	4651      	mov	r1, sl
 8004b90:	00ca      	lsls	r2, r1, #3
 8004b92:	4610      	mov	r0, r2
 8004b94:	4619      	mov	r1, r3
 8004b96:	4603      	mov	r3, r0
 8004b98:	4642      	mov	r2, r8
 8004b9a:	189b      	adds	r3, r3, r2
 8004b9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004ba0:	464b      	mov	r3, r9
 8004ba2:	460a      	mov	r2, r1
 8004ba4:	eb42 0303 	adc.w	r3, r2, r3
 8004ba8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bb6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004bc4:	4649      	mov	r1, r9
 8004bc6:	008b      	lsls	r3, r1, #2
 8004bc8:	4641      	mov	r1, r8
 8004bca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bce:	4641      	mov	r1, r8
 8004bd0:	008a      	lsls	r2, r1, #2
 8004bd2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004bd6:	f7fb fb7b 	bl	80002d0 <__aeabi_uldivmod>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	460b      	mov	r3, r1
 8004bde:	4b39      	ldr	r3, [pc, #228]	; (8004cc4 <UART_SetConfig+0x4e4>)
 8004be0:	fba3 1302 	umull	r1, r3, r3, r2
 8004be4:	095b      	lsrs	r3, r3, #5
 8004be6:	2164      	movs	r1, #100	; 0x64
 8004be8:	fb01 f303 	mul.w	r3, r1, r3
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	3332      	adds	r3, #50	; 0x32
 8004bf2:	4a34      	ldr	r2, [pc, #208]	; (8004cc4 <UART_SetConfig+0x4e4>)
 8004bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf8:	095b      	lsrs	r3, r3, #5
 8004bfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004bfe:	441c      	add	r4, r3
 8004c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c04:	2200      	movs	r2, #0
 8004c06:	673b      	str	r3, [r7, #112]	; 0x70
 8004c08:	677a      	str	r2, [r7, #116]	; 0x74
 8004c0a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004c0e:	4642      	mov	r2, r8
 8004c10:	464b      	mov	r3, r9
 8004c12:	1891      	adds	r1, r2, r2
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	415b      	adcs	r3, r3
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c1e:	4641      	mov	r1, r8
 8004c20:	1851      	adds	r1, r2, r1
 8004c22:	6039      	str	r1, [r7, #0]
 8004c24:	4649      	mov	r1, r9
 8004c26:	414b      	adcs	r3, r1
 8004c28:	607b      	str	r3, [r7, #4]
 8004c2a:	f04f 0200 	mov.w	r2, #0
 8004c2e:	f04f 0300 	mov.w	r3, #0
 8004c32:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c36:	4659      	mov	r1, fp
 8004c38:	00cb      	lsls	r3, r1, #3
 8004c3a:	4651      	mov	r1, sl
 8004c3c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c40:	4651      	mov	r1, sl
 8004c42:	00ca      	lsls	r2, r1, #3
 8004c44:	4610      	mov	r0, r2
 8004c46:	4619      	mov	r1, r3
 8004c48:	4603      	mov	r3, r0
 8004c4a:	4642      	mov	r2, r8
 8004c4c:	189b      	adds	r3, r3, r2
 8004c4e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c50:	464b      	mov	r3, r9
 8004c52:	460a      	mov	r2, r1
 8004c54:	eb42 0303 	adc.w	r3, r2, r3
 8004c58:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	663b      	str	r3, [r7, #96]	; 0x60
 8004c64:	667a      	str	r2, [r7, #100]	; 0x64
 8004c66:	f04f 0200 	mov.w	r2, #0
 8004c6a:	f04f 0300 	mov.w	r3, #0
 8004c6e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004c72:	4649      	mov	r1, r9
 8004c74:	008b      	lsls	r3, r1, #2
 8004c76:	4641      	mov	r1, r8
 8004c78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	008a      	lsls	r2, r1, #2
 8004c80:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004c84:	f7fb fb24 	bl	80002d0 <__aeabi_uldivmod>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	4b0d      	ldr	r3, [pc, #52]	; (8004cc4 <UART_SetConfig+0x4e4>)
 8004c8e:	fba3 1302 	umull	r1, r3, r3, r2
 8004c92:	095b      	lsrs	r3, r3, #5
 8004c94:	2164      	movs	r1, #100	; 0x64
 8004c96:	fb01 f303 	mul.w	r3, r1, r3
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	3332      	adds	r3, #50	; 0x32
 8004ca0:	4a08      	ldr	r2, [pc, #32]	; (8004cc4 <UART_SetConfig+0x4e4>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	095b      	lsrs	r3, r3, #5
 8004ca8:	f003 020f 	and.w	r2, r3, #15
 8004cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4422      	add	r2, r4
 8004cb4:	609a      	str	r2, [r3, #8]
}
 8004cb6:	bf00      	nop
 8004cb8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cc2:	bf00      	nop
 8004cc4:	51eb851f 	.word	0x51eb851f

08004cc8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8004cc8:	b084      	sub	sp, #16
 8004cca:	b480      	push	{r7}
 8004ccc:	b085      	sub	sp, #20
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	f107 001c 	add.w	r0, r7, #28
 8004cd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8004cde:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8004ce0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8004ce2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8004ce6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8004cea:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8004cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8004cee:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8004cf2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8004d02:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3714      	adds	r7, #20
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	b004      	add	sp, #16
 8004d1c:	4770      	bx	lr

08004d1e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8004d5a:	b480      	push	{r7}
 8004d5c:	b083      	sub	sp, #12
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2203      	movs	r2, #3
 8004d66:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	370c      	adds	r7, #12
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr

08004d76 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0303 	and.w	r3, r3, #3
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b085      	sub	sp, #20
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004db0:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8004db6:	431a      	orrs	r2, r3
                       Command->CPSM);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8004dbc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004dcc:	f023 030f 	bic.w	r3, r3, #15
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	b2db      	uxtb	r3, r3
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	3314      	adds	r3, #20
 8004e0e:	461a      	mov	r2, r3
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	4413      	add	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
}  
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8004e26:	b480      	push	{r7}
 8004e28:	b085      	sub	sp, #20
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004e30:	2300      	movs	r3, #0
 8004e32:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685a      	ldr	r2, [r3, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004e4c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8004e52:	431a      	orrs	r2, r3
                       Data->DPSM);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8004e58:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e64:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0

}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3714      	adds	r7, #20
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b088      	sub	sp, #32
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004e8c:	2310      	movs	r3, #16
 8004e8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004e90:	2340      	movs	r3, #64	; 0x40
 8004e92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e94:	2300      	movs	r3, #0
 8004e96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004e98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e9c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e9e:	f107 0308 	add.w	r3, r7, #8
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f7ff ff74 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8004eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eae:	2110      	movs	r1, #16
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 fa19 	bl	80052e8 <SDMMC_GetCmdResp1>
 8004eb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004eb8:	69fb      	ldr	r3, [r7, #28]
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3720      	adds	r7, #32
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b088      	sub	sp, #32
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
 8004eca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004ed0:	2311      	movs	r3, #17
 8004ed2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004ed4:	2340      	movs	r3, #64	; 0x40
 8004ed6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ee0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ee2:	f107 0308 	add.w	r3, r7, #8
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f7ff ff52 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef2:	2111      	movs	r1, #17
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f9f7 	bl	80052e8 <SDMMC_GetCmdResp1>
 8004efa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004efc:	69fb      	ldr	r3, [r7, #28]
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3720      	adds	r7, #32
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b088      	sub	sp, #32
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
 8004f0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004f14:	2312      	movs	r3, #18
 8004f16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f18:	2340      	movs	r3, #64	; 0x40
 8004f1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f26:	f107 0308 	add.w	r3, r7, #8
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7ff ff30 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f36:	2112      	movs	r1, #18
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f9d5 	bl	80052e8 <SDMMC_GetCmdResp1>
 8004f3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f40:	69fb      	ldr	r3, [r7, #28]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3720      	adds	r7, #32
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b088      	sub	sp, #32
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
 8004f52:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004f58:	2318      	movs	r3, #24
 8004f5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f5c:	2340      	movs	r3, #64	; 0x40
 8004f5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f60:	2300      	movs	r3, #0
 8004f62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f68:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f6a:	f107 0308 	add.w	r3, r7, #8
 8004f6e:	4619      	mov	r1, r3
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f7ff ff0e 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f7a:	2118      	movs	r1, #24
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 f9b3 	bl	80052e8 <SDMMC_GetCmdResp1>
 8004f82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f84:	69fb      	ldr	r3, [r7, #28]
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3720      	adds	r7, #32
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b088      	sub	sp, #32
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
 8004f96:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8004f9c:	2319      	movs	r3, #25
 8004f9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004fa0:	2340      	movs	r3, #64	; 0x40
 8004fa2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004fae:	f107 0308 	add.w	r3, r7, #8
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f7ff feec 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fbe:	2119      	movs	r1, #25
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f991 	bl	80052e8 <SDMMC_GetCmdResp1>
 8004fc6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004fc8:	69fb      	ldr	r3, [r7, #28]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3720      	adds	r7, #32
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
	...

08004fd4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b088      	sub	sp, #32
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8004fe0:	230c      	movs	r3, #12
 8004fe2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004fe4:	2340      	movs	r3, #64	; 0x40
 8004fe6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ff0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ff2:	f107 0308 	add.w	r3, r7, #8
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f7ff feca 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8004ffe:	4a05      	ldr	r2, [pc, #20]	; (8005014 <SDMMC_CmdStopTransfer+0x40>)
 8005000:	210c      	movs	r1, #12
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f970 	bl	80052e8 <SDMMC_GetCmdResp1>
 8005008:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800500a:	69fb      	ldr	r3, [r7, #28]
}
 800500c:	4618      	mov	r0, r3
 800500e:	3720      	adds	r7, #32
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	05f5e100 	.word	0x05f5e100

08005018 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b08a      	sub	sp, #40	; 0x28
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005028:	2307      	movs	r3, #7
 800502a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800502c:	2340      	movs	r3, #64	; 0x40
 800502e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005030:	2300      	movs	r3, #0
 8005032:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005034:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005038:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800503a:	f107 0310 	add.w	r3, r7, #16
 800503e:	4619      	mov	r1, r3
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f7ff fea6 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8005046:	f241 3288 	movw	r2, #5000	; 0x1388
 800504a:	2107      	movs	r1, #7
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	f000 f94b 	bl	80052e8 <SDMMC_GetCmdResp1>
 8005052:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8005054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005056:	4618      	mov	r0, r3
 8005058:	3728      	adds	r7, #40	; 0x28
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b088      	sub	sp, #32
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800506a:	2300      	movs	r3, #0
 800506c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800506e:	2300      	movs	r3, #0
 8005070:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800507a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800507c:	f107 0308 	add.w	r3, r7, #8
 8005080:	4619      	mov	r1, r3
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff fe85 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 fb65 	bl	8005758 <SDMMC_GetCmdError>
 800508e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005090:	69fb      	ldr	r3, [r7, #28]
}
 8005092:	4618      	mov	r0, r3
 8005094:	3720      	adds	r7, #32
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b088      	sub	sp, #32
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80050a2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80050a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80050a8:	2308      	movs	r3, #8
 80050aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80050ac:	2340      	movs	r3, #64	; 0x40
 80050ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80050b0:	2300      	movs	r3, #0
 80050b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050ba:	f107 0308 	add.w	r3, r7, #8
 80050be:	4619      	mov	r1, r3
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f7ff fe66 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 faf8 	bl	80056bc <SDMMC_GetCmdResp7>
 80050cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80050ce:	69fb      	ldr	r3, [r7, #28]
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3720      	adds	r7, #32
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b088      	sub	sp, #32
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80050e6:	2337      	movs	r3, #55	; 0x37
 80050e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80050ea:	2340      	movs	r3, #64	; 0x40
 80050ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80050ee:	2300      	movs	r3, #0
 80050f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050f8:	f107 0308 	add.w	r3, r7, #8
 80050fc:	4619      	mov	r1, r3
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7ff fe47 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8005104:	f241 3288 	movw	r2, #5000	; 0x1388
 8005108:	2137      	movs	r1, #55	; 0x37
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f8ec 	bl	80052e8 <SDMMC_GetCmdResp1>
 8005110:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005112:	69fb      	ldr	r3, [r7, #28]
}
 8005114:	4618      	mov	r0, r3
 8005116:	3720      	adds	r7, #32
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b088      	sub	sp, #32
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800512c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005130:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8005132:	2329      	movs	r3, #41	; 0x29
 8005134:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005136:	2340      	movs	r3, #64	; 0x40
 8005138:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800513a:	2300      	movs	r3, #0
 800513c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800513e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005142:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005144:	f107 0308 	add.w	r3, r7, #8
 8005148:	4619      	mov	r1, r3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff fe21 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f000 f9ff 	bl	8005554 <SDMMC_GetCmdResp3>
 8005156:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005158:	69fb      	ldr	r3, [r7, #28]
}
 800515a:	4618      	mov	r0, r3
 800515c:	3720      	adds	r7, #32
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b088      	sub	sp, #32
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8005170:	2306      	movs	r3, #6
 8005172:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005174:	2340      	movs	r3, #64	; 0x40
 8005176:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005178:	2300      	movs	r3, #0
 800517a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800517c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005180:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005182:	f107 0308 	add.w	r3, r7, #8
 8005186:	4619      	mov	r1, r3
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f7ff fe02 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800518e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005192:	2106      	movs	r1, #6
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f8a7 	bl	80052e8 <SDMMC_GetCmdResp1>
 800519a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800519c:	69fb      	ldr	r3, [r7, #28]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3720      	adds	r7, #32
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b088      	sub	sp, #32
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80051ae:	2300      	movs	r3, #0
 80051b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80051b2:	2333      	movs	r3, #51	; 0x33
 80051b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80051b6:	2340      	movs	r3, #64	; 0x40
 80051b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80051ba:	2300      	movs	r3, #0
 80051bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80051be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80051c4:	f107 0308 	add.w	r3, r7, #8
 80051c8:	4619      	mov	r1, r3
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7ff fde1 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80051d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80051d4:	2133      	movs	r1, #51	; 0x33
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 f886 	bl	80052e8 <SDMMC_GetCmdResp1>
 80051dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80051de:	69fb      	ldr	r3, [r7, #28]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3720      	adds	r7, #32
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b088      	sub	sp, #32
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80051f4:	2302      	movs	r3, #2
 80051f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80051f8:	23c0      	movs	r3, #192	; 0xc0
 80051fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005204:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005206:	f107 0308 	add.w	r3, r7, #8
 800520a:	4619      	mov	r1, r3
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f7ff fdc0 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f956 	bl	80054c4 <SDMMC_GetCmdResp2>
 8005218:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800521a:	69fb      	ldr	r3, [r7, #28]
}
 800521c:	4618      	mov	r0, r3
 800521e:	3720      	adds	r7, #32
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b088      	sub	sp, #32
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005232:	2309      	movs	r3, #9
 8005234:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005236:	23c0      	movs	r3, #192	; 0xc0
 8005238:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800523a:	2300      	movs	r3, #0
 800523c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800523e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005242:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005244:	f107 0308 	add.w	r3, r7, #8
 8005248:	4619      	mov	r1, r3
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7ff fda1 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f937 	bl	80054c4 <SDMMC_GetCmdResp2>
 8005256:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005258:	69fb      	ldr	r3, [r7, #28]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3720      	adds	r7, #32
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b088      	sub	sp, #32
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800526c:	2300      	movs	r3, #0
 800526e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005270:	2303      	movs	r3, #3
 8005272:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005274:	2340      	movs	r3, #64	; 0x40
 8005276:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005278:	2300      	movs	r3, #0
 800527a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800527c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005280:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005282:	f107 0308 	add.w	r3, r7, #8
 8005286:	4619      	mov	r1, r3
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f7ff fd82 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800528e:	683a      	ldr	r2, [r7, #0]
 8005290:	2103      	movs	r1, #3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f99c 	bl	80055d0 <SDMMC_GetCmdResp6>
 8005298:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800529a:	69fb      	ldr	r3, [r7, #28]
}
 800529c:	4618      	mov	r0, r3
 800529e:	3720      	adds	r7, #32
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80052b2:	230d      	movs	r3, #13
 80052b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80052b6:	2340      	movs	r3, #64	; 0x40
 80052b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80052ba:	2300      	movs	r3, #0
 80052bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80052be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80052c4:	f107 0308 	add.w	r3, r7, #8
 80052c8:	4619      	mov	r1, r3
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f7ff fd61 	bl	8004d92 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80052d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80052d4:	210d      	movs	r1, #13
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f806 	bl	80052e8 <SDMMC_GetCmdResp1>
 80052dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80052de:	69fb      	ldr	r3, [r7, #28]
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3720      	adds	r7, #32
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b088      	sub	sp, #32
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	460b      	mov	r3, r1
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80052f6:	4b70      	ldr	r3, [pc, #448]	; (80054b8 <SDMMC_GetCmdResp1+0x1d0>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a70      	ldr	r2, [pc, #448]	; (80054bc <SDMMC_GetCmdResp1+0x1d4>)
 80052fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005300:	0a5a      	lsrs	r2, r3, #9
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	fb02 f303 	mul.w	r3, r2, r3
 8005308:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	1e5a      	subs	r2, r3, #1
 800530e:	61fa      	str	r2, [r7, #28]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d102      	bne.n	800531a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005314:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005318:	e0c9      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800531e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005326:	2b00      	cmp	r3, #0
 8005328:	d0ef      	beq.n	800530a <SDMMC_GetCmdResp1+0x22>
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1ea      	bne.n	800530a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b00      	cmp	r3, #0
 800533e:	d004      	beq.n	800534a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2204      	movs	r2, #4
 8005344:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005346:	2304      	movs	r3, #4
 8005348:	e0b1      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d004      	beq.n	8005360 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2201      	movs	r2, #1
 800535a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800535c:	2301      	movs	r3, #1
 800535e:	e0a6      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	22c5      	movs	r2, #197	; 0xc5
 8005364:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f7ff fd3d 	bl	8004de6 <SDIO_GetCommandResponse>
 800536c:	4603      	mov	r3, r0
 800536e:	461a      	mov	r2, r3
 8005370:	7afb      	ldrb	r3, [r7, #11]
 8005372:	4293      	cmp	r3, r2
 8005374:	d001      	beq.n	800537a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005376:	2301      	movs	r3, #1
 8005378:	e099      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800537a:	2100      	movs	r1, #0
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f7ff fd3f 	bl	8004e00 <SDIO_GetResponse>
 8005382:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	4b4e      	ldr	r3, [pc, #312]	; (80054c0 <SDMMC_GetCmdResp1+0x1d8>)
 8005388:	4013      	ands	r3, r2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800538e:	2300      	movs	r3, #0
 8005390:	e08d      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	2b00      	cmp	r3, #0
 8005396:	da02      	bge.n	800539e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005398:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800539c:	e087      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d001      	beq.n	80053ac <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80053a8:	2340      	movs	r3, #64	; 0x40
 80053aa:	e080      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80053b6:	2380      	movs	r3, #128	; 0x80
 80053b8:	e079      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d002      	beq.n	80053ca <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80053c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80053c8:	e071      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80053d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053d8:	e069      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d002      	beq.n	80053ea <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80053e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053e8:	e061      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d002      	beq.n	80053fa <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80053f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053f8:	e059      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005404:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005408:	e051      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d002      	beq.n	800541a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005414:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005418:	e049      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d002      	beq.n	800542a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005424:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005428:	e041      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005434:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005438:	e039      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005444:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005448:	e031      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d002      	beq.n	800545a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005454:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005458:	e029      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d002      	beq.n	800546a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005464:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005468:	e021      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d002      	beq.n	800547a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005474:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005478:	e019      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d002      	beq.n	800548a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005484:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005488:	e011      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005494:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005498:	e009      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f003 0308 	and.w	r3, r3, #8
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80054a4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80054a8:	e001      	b.n	80054ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80054aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3720      	adds	r7, #32
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	20000000 	.word	0x20000000
 80054bc:	10624dd3 	.word	0x10624dd3
 80054c0:	fdffe008 	.word	0xfdffe008

080054c4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b085      	sub	sp, #20
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80054cc:	4b1f      	ldr	r3, [pc, #124]	; (800554c <SDMMC_GetCmdResp2+0x88>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a1f      	ldr	r2, [pc, #124]	; (8005550 <SDMMC_GetCmdResp2+0x8c>)
 80054d2:	fba2 2303 	umull	r2, r3, r2, r3
 80054d6:	0a5b      	lsrs	r3, r3, #9
 80054d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80054dc:	fb02 f303 	mul.w	r3, r2, r3
 80054e0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	1e5a      	subs	r2, r3, #1
 80054e6:	60fa      	str	r2, [r7, #12]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d102      	bne.n	80054f2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80054ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80054f0:	e026      	b.n	8005540 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d0ef      	beq.n	80054e2 <SDMMC_GetCmdResp2+0x1e>
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1ea      	bne.n	80054e2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005510:	f003 0304 	and.w	r3, r3, #4
 8005514:	2b00      	cmp	r3, #0
 8005516:	d004      	beq.n	8005522 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2204      	movs	r2, #4
 800551c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800551e:	2304      	movs	r3, #4
 8005520:	e00e      	b.n	8005540 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b00      	cmp	r3, #0
 800552c:	d004      	beq.n	8005538 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005534:	2301      	movs	r3, #1
 8005536:	e003      	b.n	8005540 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	22c5      	movs	r2, #197	; 0xc5
 800553c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr
 800554c:	20000000 	.word	0x20000000
 8005550:	10624dd3 	.word	0x10624dd3

08005554 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800555c:	4b1a      	ldr	r3, [pc, #104]	; (80055c8 <SDMMC_GetCmdResp3+0x74>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a1a      	ldr	r2, [pc, #104]	; (80055cc <SDMMC_GetCmdResp3+0x78>)
 8005562:	fba2 2303 	umull	r2, r3, r2, r3
 8005566:	0a5b      	lsrs	r3, r3, #9
 8005568:	f241 3288 	movw	r2, #5000	; 0x1388
 800556c:	fb02 f303 	mul.w	r3, r2, r3
 8005570:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	1e5a      	subs	r2, r3, #1
 8005576:	60fa      	str	r2, [r7, #12]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d102      	bne.n	8005582 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800557c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005580:	e01b      	b.n	80055ba <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005586:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0ef      	beq.n	8005572 <SDMMC_GetCmdResp3+0x1e>
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1ea      	bne.n	8005572 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a0:	f003 0304 	and.w	r3, r3, #4
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d004      	beq.n	80055b2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2204      	movs	r2, #4
 80055ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80055ae:	2304      	movs	r3, #4
 80055b0:	e003      	b.n	80055ba <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	22c5      	movs	r2, #197	; 0xc5
 80055b6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	20000000 	.word	0x20000000
 80055cc:	10624dd3 	.word	0x10624dd3

080055d0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b088      	sub	sp, #32
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	460b      	mov	r3, r1
 80055da:	607a      	str	r2, [r7, #4]
 80055dc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80055de:	4b35      	ldr	r3, [pc, #212]	; (80056b4 <SDMMC_GetCmdResp6+0xe4>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a35      	ldr	r2, [pc, #212]	; (80056b8 <SDMMC_GetCmdResp6+0xe8>)
 80055e4:	fba2 2303 	umull	r2, r3, r2, r3
 80055e8:	0a5b      	lsrs	r3, r3, #9
 80055ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ee:	fb02 f303 	mul.w	r3, r2, r3
 80055f2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	1e5a      	subs	r2, r3, #1
 80055f8:	61fa      	str	r2, [r7, #28]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d102      	bne.n	8005604 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80055fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005602:	e052      	b.n	80056aa <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005608:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005610:	2b00      	cmp	r3, #0
 8005612:	d0ef      	beq.n	80055f4 <SDMMC_GetCmdResp6+0x24>
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1ea      	bne.n	80055f4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b00      	cmp	r3, #0
 8005628:	d004      	beq.n	8005634 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2204      	movs	r2, #4
 800562e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005630:	2304      	movs	r3, #4
 8005632:	e03a      	b.n	80056aa <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b00      	cmp	r3, #0
 800563e:	d004      	beq.n	800564a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005646:	2301      	movs	r3, #1
 8005648:	e02f      	b.n	80056aa <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800564a:	68f8      	ldr	r0, [r7, #12]
 800564c:	f7ff fbcb 	bl	8004de6 <SDIO_GetCommandResponse>
 8005650:	4603      	mov	r3, r0
 8005652:	461a      	mov	r2, r3
 8005654:	7afb      	ldrb	r3, [r7, #11]
 8005656:	4293      	cmp	r3, r2
 8005658:	d001      	beq.n	800565e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800565a:	2301      	movs	r3, #1
 800565c:	e025      	b.n	80056aa <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	22c5      	movs	r2, #197	; 0xc5
 8005662:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005664:	2100      	movs	r1, #0
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f7ff fbca 	bl	8004e00 <SDIO_GetResponse>
 800566c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d106      	bne.n	8005686 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	0c1b      	lsrs	r3, r3, #16
 800567c:	b29a      	uxth	r2, r3
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005682:	2300      	movs	r3, #0
 8005684:	e011      	b.n	80056aa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d002      	beq.n	8005696 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005690:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005694:	e009      	b.n	80056aa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d002      	beq.n	80056a6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80056a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056a4:	e001      	b.n	80056aa <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80056a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3720      	adds	r7, #32
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	20000000 	.word	0x20000000
 80056b8:	10624dd3 	.word	0x10624dd3

080056bc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80056c4:	4b22      	ldr	r3, [pc, #136]	; (8005750 <SDMMC_GetCmdResp7+0x94>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a22      	ldr	r2, [pc, #136]	; (8005754 <SDMMC_GetCmdResp7+0x98>)
 80056ca:	fba2 2303 	umull	r2, r3, r2, r3
 80056ce:	0a5b      	lsrs	r3, r3, #9
 80056d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d4:	fb02 f303 	mul.w	r3, r2, r3
 80056d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	1e5a      	subs	r2, r3, #1
 80056de:	60fa      	str	r2, [r7, #12]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d102      	bne.n	80056ea <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80056e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80056e8:	e02c      	b.n	8005744 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ee:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d0ef      	beq.n	80056da <SDMMC_GetCmdResp7+0x1e>
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005700:	2b00      	cmp	r3, #0
 8005702:	d1ea      	bne.n	80056da <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	d004      	beq.n	800571a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2204      	movs	r2, #4
 8005714:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005716:	2304      	movs	r3, #4
 8005718:	e014      	b.n	8005744 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b00      	cmp	r3, #0
 8005724:	d004      	beq.n	8005730 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800572c:	2301      	movs	r3, #1
 800572e:	e009      	b.n	8005744 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2240      	movs	r2, #64	; 0x40
 8005740:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005742:	2300      	movs	r3, #0
  
}
 8005744:	4618      	mov	r0, r3
 8005746:	3714      	adds	r7, #20
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	20000000 	.word	0x20000000
 8005754:	10624dd3 	.word	0x10624dd3

08005758 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005760:	4b11      	ldr	r3, [pc, #68]	; (80057a8 <SDMMC_GetCmdError+0x50>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a11      	ldr	r2, [pc, #68]	; (80057ac <SDMMC_GetCmdError+0x54>)
 8005766:	fba2 2303 	umull	r2, r3, r2, r3
 800576a:	0a5b      	lsrs	r3, r3, #9
 800576c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005770:	fb02 f303 	mul.w	r3, r2, r3
 8005774:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	1e5a      	subs	r2, r3, #1
 800577a:	60fa      	str	r2, [r7, #12]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d102      	bne.n	8005786 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005780:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005784:	e009      	b.n	800579a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800578a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800578e:	2b00      	cmp	r3, #0
 8005790:	d0f1      	beq.n	8005776 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	22c5      	movs	r2, #197	; 0xc5
 8005796:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3714      	adds	r7, #20
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	20000000 	.word	0x20000000
 80057ac:	10624dd3 	.word	0x10624dd3

080057b0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80057b4:	4904      	ldr	r1, [pc, #16]	; (80057c8 <MX_FATFS_Init+0x18>)
 80057b6:	4805      	ldr	r0, [pc, #20]	; (80057cc <MX_FATFS_Init+0x1c>)
 80057b8:	f002 fec0 	bl	800853c <FATFS_LinkDriver>
 80057bc:	4603      	mov	r3, r0
 80057be:	461a      	mov	r2, r3
 80057c0:	4b03      	ldr	r3, [pc, #12]	; (80057d0 <MX_FATFS_Init+0x20>)
 80057c2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80057c4:	bf00      	nop
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	20000244 	.word	0x20000244
 80057cc:	08008f5c 	.word	0x08008f5c
 80057d0:	20000240 	.word	0x20000240

080057d4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80057d8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80057da:	4618      	mov	r0, r3
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80057ea:	2300      	movs	r3, #0
 80057ec:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80057ee:	f000 f8ac 	bl	800594a <BSP_SD_IsDetected>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d001      	beq.n	80057fc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e012      	b.n	8005822 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80057fc:	480b      	ldr	r0, [pc, #44]	; (800582c <BSP_SD_Init+0x48>)
 80057fe:	f7fd fb83 	bl	8002f08 <HAL_SD_Init>
 8005802:	4603      	mov	r3, r0
 8005804:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8005806:	79fb      	ldrb	r3, [r7, #7]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d109      	bne.n	8005820 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800580c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005810:	4806      	ldr	r0, [pc, #24]	; (800582c <BSP_SD_Init+0x48>)
 8005812:	f7fe fadd 	bl	8003dd0 <HAL_SD_ConfigWideBusOperation>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d001      	beq.n	8005820 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8005820:	79fb      	ldrb	r3, [r7, #7]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20000094 	.word	0x20000094

08005830 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b088      	sub	sp, #32
 8005834:	af02      	add	r7, sp, #8
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800583e:	2300      	movs	r3, #0
 8005840:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	68f9      	ldr	r1, [r7, #12]
 800584c:	4806      	ldr	r0, [pc, #24]	; (8005868 <BSP_SD_ReadBlocks+0x38>)
 800584e:	f7fd fc0b 	bl	8003068 <HAL_SD_ReadBlocks>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800585c:	7dfb      	ldrb	r3, [r7, #23]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3718      	adds	r7, #24
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	20000094 	.word	0x20000094

0800586c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af02      	add	r7, sp, #8
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
 8005878:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800587a:	2300      	movs	r3, #0
 800587c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	68f9      	ldr	r1, [r7, #12]
 8005888:	4806      	ldr	r0, [pc, #24]	; (80058a4 <BSP_SD_WriteBlocks+0x38>)
 800588a:	f7fd fdcb 	bl	8003424 <HAL_SD_WriteBlocks>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005898:	7dfb      	ldrb	r3, [r7, #23]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3718      	adds	r7, #24
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	20000094 	.word	0x20000094

080058a8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80058ac:	4805      	ldr	r0, [pc, #20]	; (80058c4 <BSP_SD_GetCardState+0x1c>)
 80058ae:	f7fe fb29 	bl	8003f04 <HAL_SD_GetCardState>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b04      	cmp	r3, #4
 80058b6:	bf14      	ite	ne
 80058b8:	2301      	movne	r3, #1
 80058ba:	2300      	moveq	r3, #0
 80058bc:	b2db      	uxtb	r3, r3
}
 80058be:	4618      	mov	r0, r3
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	20000094 	.word	0x20000094

080058c8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80058d0:	6879      	ldr	r1, [r7, #4]
 80058d2:	4803      	ldr	r0, [pc, #12]	; (80058e0 <BSP_SD_GetCardInfo+0x18>)
 80058d4:	f7fe fa50 	bl	8003d78 <HAL_SD_GetCardInfo>
}
 80058d8:	bf00      	nop
 80058da:	3708      	adds	r7, #8
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	20000094 	.word	0x20000094

080058e4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80058ec:	f000 f818 	bl	8005920 <BSP_SD_AbortCallback>
}
 80058f0:	bf00      	nop
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8005900:	f000 f815 	bl	800592e <BSP_SD_WriteCpltCallback>
}
 8005904:	bf00      	nop
 8005906:	3708      	adds	r7, #8
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8005914:	f000 f812 	bl	800593c <BSP_SD_ReadCpltCallback>
}
 8005918:	bf00      	nop
 800591a:	3708      	adds	r7, #8
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8005920:	b480      	push	{r7}
 8005922:	af00      	add	r7, sp, #0

}
 8005924:	bf00      	nop
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800592e:	b480      	push	{r7}
 8005930:	af00      	add	r7, sp, #0

}
 8005932:	bf00      	nop
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800593c:	b480      	push	{r7}
 800593e:	af00      	add	r7, sp, #0

}
 8005940:	bf00      	nop
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800594a:	b580      	push	{r7, lr}
 800594c:	b082      	sub	sp, #8
 800594e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005950:	2301      	movs	r3, #1
 8005952:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8005954:	f000 f80c 	bl	8005970 <BSP_PlatformIsDetected>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800595e:	2300      	movs	r3, #0
 8005960:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8005962:	79fb      	ldrb	r3, [r7, #7]
 8005964:	b2db      	uxtb	r3, r3
}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
	...

08005970 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8005976:	2301      	movs	r3, #1
 8005978:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800597a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800597e:	4806      	ldr	r0, [pc, #24]	; (8005998 <BSP_PlatformIsDetected+0x28>)
 8005980:	f7fc f998 	bl	8001cb4 <HAL_GPIO_ReadPin>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800598a:	2300      	movs	r3, #0
 800598c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800598e:	79fb      	ldrb	r3, [r7, #7]
}
 8005990:	4618      	mov	r0, r3
 8005992:	3708      	adds	r7, #8
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	40020400 	.word	0x40020400

0800599c <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	4603      	mov	r3, r0
 80059a4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80059a6:	4b0b      	ldr	r3, [pc, #44]	; (80059d4 <SD_CheckStatus+0x38>)
 80059a8:	2201      	movs	r2, #1
 80059aa:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80059ac:	f7ff ff7c 	bl	80058a8 <BSP_SD_GetCardState>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d107      	bne.n	80059c6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80059b6:	4b07      	ldr	r3, [pc, #28]	; (80059d4 <SD_CheckStatus+0x38>)
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	f023 0301 	bic.w	r3, r3, #1
 80059c0:	b2da      	uxtb	r2, r3
 80059c2:	4b04      	ldr	r3, [pc, #16]	; (80059d4 <SD_CheckStatus+0x38>)
 80059c4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80059c6:	4b03      	ldr	r3, [pc, #12]	; (80059d4 <SD_CheckStatus+0x38>)
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	b2db      	uxtb	r3, r3
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3708      	adds	r7, #8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	20000009 	.word	0x20000009

080059d8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	4603      	mov	r3, r0
 80059e0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80059e2:	4b0b      	ldr	r3, [pc, #44]	; (8005a10 <SD_initialize+0x38>)
 80059e4:	2201      	movs	r2, #1
 80059e6:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80059e8:	f7ff fefc 	bl	80057e4 <BSP_SD_Init>
 80059ec:	4603      	mov	r3, r0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d107      	bne.n	8005a02 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80059f2:	79fb      	ldrb	r3, [r7, #7]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f7ff ffd1 	bl	800599c <SD_CheckStatus>
 80059fa:	4603      	mov	r3, r0
 80059fc:	461a      	mov	r2, r3
 80059fe:	4b04      	ldr	r3, [pc, #16]	; (8005a10 <SD_initialize+0x38>)
 8005a00:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8005a02:	4b03      	ldr	r3, [pc, #12]	; (8005a10 <SD_initialize+0x38>)
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	b2db      	uxtb	r3, r3
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3708      	adds	r7, #8
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	20000009 	.word	0x20000009

08005a14 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8005a1e:	79fb      	ldrb	r3, [r7, #7]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff ffbb 	bl	800599c <SD_CheckStatus>
 8005a26:	4603      	mov	r3, r0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3708      	adds	r7, #8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	607a      	str	r2, [r7, #4]
 8005a3a:	603b      	str	r3, [r7, #0]
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8005a44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	6879      	ldr	r1, [r7, #4]
 8005a4c:	68b8      	ldr	r0, [r7, #8]
 8005a4e:	f7ff feef 	bl	8005830 <BSP_SD_ReadBlocks>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d107      	bne.n	8005a68 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8005a58:	bf00      	nop
 8005a5a:	f7ff ff25 	bl	80058a8 <BSP_SD_GetCardState>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1fa      	bne.n	8005a5a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8005a64:	2300      	movs	r3, #0
 8005a66:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3718      	adds	r7, #24
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b086      	sub	sp, #24
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	603b      	str	r3, [r7, #0]
 8005a7e:	4603      	mov	r3, r0
 8005a80:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8005a86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	6879      	ldr	r1, [r7, #4]
 8005a8e:	68b8      	ldr	r0, [r7, #8]
 8005a90:	f7ff feec 	bl	800586c <BSP_SD_WriteBlocks>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d107      	bne.n	8005aaa <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8005a9a:	bf00      	nop
 8005a9c:	f7ff ff04 	bl	80058a8 <BSP_SD_GetCardState>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1fa      	bne.n	8005a9c <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3718      	adds	r7, #24
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b08c      	sub	sp, #48	; 0x30
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	4603      	mov	r3, r0
 8005abc:	603a      	str	r2, [r7, #0]
 8005abe:	71fb      	strb	r3, [r7, #7]
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005aca:	4b25      	ldr	r3, [pc, #148]	; (8005b60 <SD_ioctl+0xac>)
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	f003 0301 	and.w	r3, r3, #1
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d001      	beq.n	8005adc <SD_ioctl+0x28>
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e03c      	b.n	8005b56 <SD_ioctl+0xa2>

  switch (cmd)
 8005adc:	79bb      	ldrb	r3, [r7, #6]
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	d834      	bhi.n	8005b4c <SD_ioctl+0x98>
 8005ae2:	a201      	add	r2, pc, #4	; (adr r2, 8005ae8 <SD_ioctl+0x34>)
 8005ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae8:	08005af9 	.word	0x08005af9
 8005aec:	08005b01 	.word	0x08005b01
 8005af0:	08005b19 	.word	0x08005b19
 8005af4:	08005b33 	.word	0x08005b33
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005afe:	e028      	b.n	8005b52 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8005b00:	f107 030c 	add.w	r3, r7, #12
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff fedf 	bl	80058c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005b10:	2300      	movs	r3, #0
 8005b12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005b16:	e01c      	b.n	8005b52 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005b18:	f107 030c 	add.w	r3, r7, #12
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7ff fed3 	bl	80058c8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b24:	b29a      	uxth	r2, r3
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005b30:	e00f      	b.n	8005b52 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005b32:	f107 030c 	add.w	r3, r7, #12
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7ff fec6 	bl	80058c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3e:	0a5a      	lsrs	r2, r3, #9
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005b44:	2300      	movs	r3, #0
 8005b46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005b4a:	e002      	b.n	8005b52 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8005b4c:	2304      	movs	r3, #4
 8005b4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8005b52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3730      	adds	r7, #48	; 0x30
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	20000009 	.word	0x20000009

08005b64 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005b6e:	79fb      	ldrb	r3, [r7, #7]
 8005b70:	4a08      	ldr	r2, [pc, #32]	; (8005b94 <disk_status+0x30>)
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	79fa      	ldrb	r2, [r7, #7]
 8005b7c:	4905      	ldr	r1, [pc, #20]	; (8005b94 <disk_status+0x30>)
 8005b7e:	440a      	add	r2, r1
 8005b80:	7a12      	ldrb	r2, [r2, #8]
 8005b82:	4610      	mov	r0, r2
 8005b84:	4798      	blx	r3
 8005b86:	4603      	mov	r3, r0
 8005b88:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3710      	adds	r7, #16
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	200012a4 	.word	0x200012a4

08005b98 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005ba6:	79fb      	ldrb	r3, [r7, #7]
 8005ba8:	4a0d      	ldr	r2, [pc, #52]	; (8005be0 <disk_initialize+0x48>)
 8005baa:	5cd3      	ldrb	r3, [r2, r3]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d111      	bne.n	8005bd4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005bb0:	79fb      	ldrb	r3, [r7, #7]
 8005bb2:	4a0b      	ldr	r2, [pc, #44]	; (8005be0 <disk_initialize+0x48>)
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005bb8:	79fb      	ldrb	r3, [r7, #7]
 8005bba:	4a09      	ldr	r2, [pc, #36]	; (8005be0 <disk_initialize+0x48>)
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4413      	add	r3, r2
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	79fa      	ldrb	r2, [r7, #7]
 8005bc6:	4906      	ldr	r1, [pc, #24]	; (8005be0 <disk_initialize+0x48>)
 8005bc8:	440a      	add	r2, r1
 8005bca:	7a12      	ldrb	r2, [r2, #8]
 8005bcc:	4610      	mov	r0, r2
 8005bce:	4798      	blx	r3
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	200012a4 	.word	0x200012a4

08005be4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005be4:	b590      	push	{r4, r7, lr}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60b9      	str	r1, [r7, #8]
 8005bec:	607a      	str	r2, [r7, #4]
 8005bee:	603b      	str	r3, [r7, #0]
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005bf4:	7bfb      	ldrb	r3, [r7, #15]
 8005bf6:	4a0a      	ldr	r2, [pc, #40]	; (8005c20 <disk_read+0x3c>)
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	4413      	add	r3, r2
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	689c      	ldr	r4, [r3, #8]
 8005c00:	7bfb      	ldrb	r3, [r7, #15]
 8005c02:	4a07      	ldr	r2, [pc, #28]	; (8005c20 <disk_read+0x3c>)
 8005c04:	4413      	add	r3, r2
 8005c06:	7a18      	ldrb	r0, [r3, #8]
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	68b9      	ldr	r1, [r7, #8]
 8005c0e:	47a0      	blx	r4
 8005c10:	4603      	mov	r3, r0
 8005c12:	75fb      	strb	r3, [r7, #23]
  return res;
 8005c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd90      	pop	{r4, r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	200012a4 	.word	0x200012a4

08005c24 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005c24:	b590      	push	{r4, r7, lr}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60b9      	str	r1, [r7, #8]
 8005c2c:	607a      	str	r2, [r7, #4]
 8005c2e:	603b      	str	r3, [r7, #0]
 8005c30:	4603      	mov	r3, r0
 8005c32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005c34:	7bfb      	ldrb	r3, [r7, #15]
 8005c36:	4a0a      	ldr	r2, [pc, #40]	; (8005c60 <disk_write+0x3c>)
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	4413      	add	r3, r2
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	68dc      	ldr	r4, [r3, #12]
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
 8005c42:	4a07      	ldr	r2, [pc, #28]	; (8005c60 <disk_write+0x3c>)
 8005c44:	4413      	add	r3, r2
 8005c46:	7a18      	ldrb	r0, [r3, #8]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	68b9      	ldr	r1, [r7, #8]
 8005c4e:	47a0      	blx	r4
 8005c50:	4603      	mov	r3, r0
 8005c52:	75fb      	strb	r3, [r7, #23]
  return res;
 8005c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	371c      	adds	r7, #28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd90      	pop	{r4, r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	200012a4 	.word	0x200012a4

08005c64 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	603a      	str	r2, [r7, #0]
 8005c6e:	71fb      	strb	r3, [r7, #7]
 8005c70:	460b      	mov	r3, r1
 8005c72:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005c74:	79fb      	ldrb	r3, [r7, #7]
 8005c76:	4a09      	ldr	r2, [pc, #36]	; (8005c9c <disk_ioctl+0x38>)
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	79fa      	ldrb	r2, [r7, #7]
 8005c82:	4906      	ldr	r1, [pc, #24]	; (8005c9c <disk_ioctl+0x38>)
 8005c84:	440a      	add	r2, r1
 8005c86:	7a10      	ldrb	r0, [r2, #8]
 8005c88:	79b9      	ldrb	r1, [r7, #6]
 8005c8a:	683a      	ldr	r2, [r7, #0]
 8005c8c:	4798      	blx	r3
 8005c8e:	4603      	mov	r3, r0
 8005c90:	73fb      	strb	r3, [r7, #15]
  return res;
 8005c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	200012a4 	.word	0x200012a4

08005ca0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	3301      	adds	r3, #1
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005cb0:	89fb      	ldrh	r3, [r7, #14]
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	b21a      	sxth	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	b21b      	sxth	r3, r3
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	b21b      	sxth	r3, r3
 8005cc0:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005cc2:	89fb      	ldrh	r3, [r7, #14]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	3303      	adds	r3, #3
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	021b      	lsls	r3, r3, #8
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	3202      	adds	r2, #2
 8005ce8:	7812      	ldrb	r2, [r2, #0]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	021b      	lsls	r3, r3, #8
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	3201      	adds	r2, #1
 8005cf6:	7812      	ldrb	r2, [r2, #0]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	021b      	lsls	r3, r3, #8
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	7812      	ldrb	r2, [r2, #0]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	60fb      	str	r3, [r7, #12]
	return rv;
 8005d08:	68fb      	ldr	r3, [r7, #12]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3714      	adds	r7, #20
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005d16:	b480      	push	{r7}
 8005d18:	b083      	sub	sp, #12
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
 8005d1e:	460b      	mov	r3, r1
 8005d20:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	1c5a      	adds	r2, r3, #1
 8005d26:	607a      	str	r2, [r7, #4]
 8005d28:	887a      	ldrh	r2, [r7, #2]
 8005d2a:	b2d2      	uxtb	r2, r2
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	887b      	ldrh	r3, [r7, #2]
 8005d30:	0a1b      	lsrs	r3, r3, #8
 8005d32:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	1c5a      	adds	r2, r3, #1
 8005d38:	607a      	str	r2, [r7, #4]
 8005d3a:	887a      	ldrh	r2, [r7, #2]
 8005d3c:	b2d2      	uxtb	r2, r2
 8005d3e:	701a      	strb	r2, [r3, #0]
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	1c5a      	adds	r2, r3, #1
 8005d5a:	607a      	str	r2, [r7, #4]
 8005d5c:	683a      	ldr	r2, [r7, #0]
 8005d5e:	b2d2      	uxtb	r2, r2
 8005d60:	701a      	strb	r2, [r3, #0]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	0a1b      	lsrs	r3, r3, #8
 8005d66:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	1c5a      	adds	r2, r3, #1
 8005d6c:	607a      	str	r2, [r7, #4]
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	b2d2      	uxtb	r2, r2
 8005d72:	701a      	strb	r2, [r3, #0]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	0a1b      	lsrs	r3, r3, #8
 8005d78:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	607a      	str	r2, [r7, #4]
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	b2d2      	uxtb	r2, r2
 8005d84:	701a      	strb	r2, [r3, #0]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	0a1b      	lsrs	r3, r3, #8
 8005d8a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	1c5a      	adds	r2, r3, #1
 8005d90:	607a      	str	r2, [r7, #4]
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	b2d2      	uxtb	r2, r2
 8005d96:	701a      	strb	r2, [r3, #0]
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00d      	beq.n	8005dda <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	1c53      	adds	r3, r2, #1
 8005dc2:	613b      	str	r3, [r7, #16]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	1c59      	adds	r1, r3, #1
 8005dc8:	6179      	str	r1, [r7, #20]
 8005dca:	7812      	ldrb	r2, [r2, #0]
 8005dcc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	607b      	str	r3, [r7, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1f1      	bne.n	8005dbe <mem_cpy+0x1a>
	}
}
 8005dda:	bf00      	nop
 8005ddc:	371c      	adds	r7, #28
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005de6:	b480      	push	{r7}
 8005de8:	b087      	sub	sp, #28
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	60f8      	str	r0, [r7, #12]
 8005dee:	60b9      	str	r1, [r7, #8]
 8005df0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	617a      	str	r2, [r7, #20]
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	607b      	str	r3, [r7, #4]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1f3      	bne.n	8005df6 <mem_set+0x10>
}
 8005e0e:	bf00      	nop
 8005e10:	bf00      	nop
 8005e12:	371c      	adds	r7, #28
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005e1c:	b480      	push	{r7}
 8005e1e:	b089      	sub	sp, #36	; 0x24
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	61fb      	str	r3, [r7, #28]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005e30:	2300      	movs	r3, #0
 8005e32:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	1c5a      	adds	r2, r3, #1
 8005e38:	61fa      	str	r2, [r7, #28]
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	1c5a      	adds	r2, r3, #1
 8005e42:	61ba      	str	r2, [r7, #24]
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	1acb      	subs	r3, r1, r3
 8005e48:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	607b      	str	r3, [r7, #4]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d002      	beq.n	8005e5c <mem_cmp+0x40>
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d0eb      	beq.n	8005e34 <mem_cmp+0x18>

	return r;
 8005e5c:	697b      	ldr	r3, [r7, #20]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3724      	adds	r7, #36	; 0x24
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005e6a:	b480      	push	{r7}
 8005e6c:	b083      	sub	sp, #12
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
 8005e72:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005e74:	e002      	b.n	8005e7c <chk_chr+0x12>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	3301      	adds	r3, #1
 8005e7a:	607b      	str	r3, [r7, #4]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d005      	beq.n	8005e90 <chk_chr+0x26>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	461a      	mov	r2, r3
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d1f2      	bne.n	8005e76 <chk_chr+0xc>
	return *str;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	781b      	ldrb	r3, [r3, #0]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60bb      	str	r3, [r7, #8]
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	60fb      	str	r3, [r7, #12]
 8005eb2:	e029      	b.n	8005f08 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005eb4:	4a27      	ldr	r2, [pc, #156]	; (8005f54 <chk_lock+0xb4>)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	011b      	lsls	r3, r3, #4
 8005eba:	4413      	add	r3, r2
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d01d      	beq.n	8005efe <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005ec2:	4a24      	ldr	r2, [pc, #144]	; (8005f54 <chk_lock+0xb4>)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	011b      	lsls	r3, r3, #4
 8005ec8:	4413      	add	r3, r2
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d116      	bne.n	8005f02 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005ed4:	4a1f      	ldr	r2, [pc, #124]	; (8005f54 <chk_lock+0xb4>)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	4413      	add	r3, r2
 8005edc:	3304      	adds	r3, #4
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d10c      	bne.n	8005f02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005ee8:	4a1a      	ldr	r2, [pc, #104]	; (8005f54 <chk_lock+0xb4>)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	011b      	lsls	r3, r3, #4
 8005eee:	4413      	add	r3, r2
 8005ef0:	3308      	adds	r3, #8
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d102      	bne.n	8005f02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005efc:	e007      	b.n	8005f0e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005efe:	2301      	movs	r3, #1
 8005f00:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	3301      	adds	r3, #1
 8005f06:	60fb      	str	r3, [r7, #12]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d9d2      	bls.n	8005eb4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d109      	bne.n	8005f28 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d102      	bne.n	8005f20 <chk_lock+0x80>
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d101      	bne.n	8005f24 <chk_lock+0x84>
 8005f20:	2300      	movs	r3, #0
 8005f22:	e010      	b.n	8005f46 <chk_lock+0xa6>
 8005f24:	2312      	movs	r3, #18
 8005f26:	e00e      	b.n	8005f46 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d108      	bne.n	8005f40 <chk_lock+0xa0>
 8005f2e:	4a09      	ldr	r2, [pc, #36]	; (8005f54 <chk_lock+0xb4>)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	011b      	lsls	r3, r3, #4
 8005f34:	4413      	add	r3, r2
 8005f36:	330c      	adds	r3, #12
 8005f38:	881b      	ldrh	r3, [r3, #0]
 8005f3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f3e:	d101      	bne.n	8005f44 <chk_lock+0xa4>
 8005f40:	2310      	movs	r3, #16
 8005f42:	e000      	b.n	8005f46 <chk_lock+0xa6>
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3714      	adds	r7, #20
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	20001284 	.word	0x20001284

08005f58 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	607b      	str	r3, [r7, #4]
 8005f62:	e002      	b.n	8005f6a <enq_lock+0x12>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	3301      	adds	r3, #1
 8005f68:	607b      	str	r3, [r7, #4]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d806      	bhi.n	8005f7e <enq_lock+0x26>
 8005f70:	4a09      	ldr	r2, [pc, #36]	; (8005f98 <enq_lock+0x40>)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	4413      	add	r3, r2
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f2      	bne.n	8005f64 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	bf14      	ite	ne
 8005f84:	2301      	movne	r3, #1
 8005f86:	2300      	moveq	r3, #0
 8005f88:	b2db      	uxtb	r3, r3
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	20001284 	.word	0x20001284

08005f9c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	60fb      	str	r3, [r7, #12]
 8005faa:	e01f      	b.n	8005fec <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005fac:	4a41      	ldr	r2, [pc, #260]	; (80060b4 <inc_lock+0x118>)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	4413      	add	r3, r2
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d113      	bne.n	8005fe6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005fbe:	4a3d      	ldr	r2, [pc, #244]	; (80060b4 <inc_lock+0x118>)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	011b      	lsls	r3, r3, #4
 8005fc4:	4413      	add	r3, r2
 8005fc6:	3304      	adds	r3, #4
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d109      	bne.n	8005fe6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005fd2:	4a38      	ldr	r2, [pc, #224]	; (80060b4 <inc_lock+0x118>)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	011b      	lsls	r3, r3, #4
 8005fd8:	4413      	add	r3, r2
 8005fda:	3308      	adds	r3, #8
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d006      	beq.n	8005ff4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d9dc      	bls.n	8005fac <inc_lock+0x10>
 8005ff2:	e000      	b.n	8005ff6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005ff4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d132      	bne.n	8006062 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	60fb      	str	r3, [r7, #12]
 8006000:	e002      	b.n	8006008 <inc_lock+0x6c>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	3301      	adds	r3, #1
 8006006:	60fb      	str	r3, [r7, #12]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d806      	bhi.n	800601c <inc_lock+0x80>
 800600e:	4a29      	ldr	r2, [pc, #164]	; (80060b4 <inc_lock+0x118>)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	011b      	lsls	r3, r3, #4
 8006014:	4413      	add	r3, r2
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1f2      	bne.n	8006002 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2b02      	cmp	r3, #2
 8006020:	d101      	bne.n	8006026 <inc_lock+0x8a>
 8006022:	2300      	movs	r3, #0
 8006024:	e040      	b.n	80060a8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	4922      	ldr	r1, [pc, #136]	; (80060b4 <inc_lock+0x118>)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	440b      	add	r3, r1
 8006032:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	491e      	ldr	r1, [pc, #120]	; (80060b4 <inc_lock+0x118>)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	011b      	lsls	r3, r3, #4
 800603e:	440b      	add	r3, r1
 8006040:	3304      	adds	r3, #4
 8006042:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	491a      	ldr	r1, [pc, #104]	; (80060b4 <inc_lock+0x118>)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	011b      	lsls	r3, r3, #4
 800604e:	440b      	add	r3, r1
 8006050:	3308      	adds	r3, #8
 8006052:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006054:	4a17      	ldr	r2, [pc, #92]	; (80060b4 <inc_lock+0x118>)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	011b      	lsls	r3, r3, #4
 800605a:	4413      	add	r3, r2
 800605c:	330c      	adds	r3, #12
 800605e:	2200      	movs	r2, #0
 8006060:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d009      	beq.n	800607c <inc_lock+0xe0>
 8006068:	4a12      	ldr	r2, [pc, #72]	; (80060b4 <inc_lock+0x118>)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	011b      	lsls	r3, r3, #4
 800606e:	4413      	add	r3, r2
 8006070:	330c      	adds	r3, #12
 8006072:	881b      	ldrh	r3, [r3, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <inc_lock+0xe0>
 8006078:	2300      	movs	r3, #0
 800607a:	e015      	b.n	80060a8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d108      	bne.n	8006094 <inc_lock+0xf8>
 8006082:	4a0c      	ldr	r2, [pc, #48]	; (80060b4 <inc_lock+0x118>)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	4413      	add	r3, r2
 800608a:	330c      	adds	r3, #12
 800608c:	881b      	ldrh	r3, [r3, #0]
 800608e:	3301      	adds	r3, #1
 8006090:	b29a      	uxth	r2, r3
 8006092:	e001      	b.n	8006098 <inc_lock+0xfc>
 8006094:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006098:	4906      	ldr	r1, [pc, #24]	; (80060b4 <inc_lock+0x118>)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	011b      	lsls	r3, r3, #4
 800609e:	440b      	add	r3, r1
 80060a0:	330c      	adds	r3, #12
 80060a2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	3301      	adds	r3, #1
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3714      	adds	r7, #20
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr
 80060b4:	20001284 	.word	0x20001284

080060b8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	3b01      	subs	r3, #1
 80060c4:	607b      	str	r3, [r7, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d825      	bhi.n	8006118 <dec_lock+0x60>
		n = Files[i].ctr;
 80060cc:	4a17      	ldr	r2, [pc, #92]	; (800612c <dec_lock+0x74>)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	011b      	lsls	r3, r3, #4
 80060d2:	4413      	add	r3, r2
 80060d4:	330c      	adds	r3, #12
 80060d6:	881b      	ldrh	r3, [r3, #0]
 80060d8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80060da:	89fb      	ldrh	r3, [r7, #14]
 80060dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060e0:	d101      	bne.n	80060e6 <dec_lock+0x2e>
 80060e2:	2300      	movs	r3, #0
 80060e4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80060e6:	89fb      	ldrh	r3, [r7, #14]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <dec_lock+0x3a>
 80060ec:	89fb      	ldrh	r3, [r7, #14]
 80060ee:	3b01      	subs	r3, #1
 80060f0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80060f2:	4a0e      	ldr	r2, [pc, #56]	; (800612c <dec_lock+0x74>)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	011b      	lsls	r3, r3, #4
 80060f8:	4413      	add	r3, r2
 80060fa:	330c      	adds	r3, #12
 80060fc:	89fa      	ldrh	r2, [r7, #14]
 80060fe:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006100:	89fb      	ldrh	r3, [r7, #14]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d105      	bne.n	8006112 <dec_lock+0x5a>
 8006106:	4a09      	ldr	r2, [pc, #36]	; (800612c <dec_lock+0x74>)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	011b      	lsls	r3, r3, #4
 800610c:	4413      	add	r3, r2
 800610e:	2200      	movs	r2, #0
 8006110:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	737b      	strb	r3, [r7, #13]
 8006116:	e001      	b.n	800611c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006118:	2302      	movs	r3, #2
 800611a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800611c:	7b7b      	ldrb	r3, [r7, #13]
}
 800611e:	4618      	mov	r0, r3
 8006120:	3714      	adds	r7, #20
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	20001284 	.word	0x20001284

08006130 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006138:	2300      	movs	r3, #0
 800613a:	60fb      	str	r3, [r7, #12]
 800613c:	e010      	b.n	8006160 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800613e:	4a0d      	ldr	r2, [pc, #52]	; (8006174 <clear_lock+0x44>)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	4413      	add	r3, r2
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	429a      	cmp	r2, r3
 800614c:	d105      	bne.n	800615a <clear_lock+0x2a>
 800614e:	4a09      	ldr	r2, [pc, #36]	; (8006174 <clear_lock+0x44>)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	011b      	lsls	r3, r3, #4
 8006154:	4413      	add	r3, r2
 8006156:	2200      	movs	r2, #0
 8006158:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	3301      	adds	r3, #1
 800615e:	60fb      	str	r3, [r7, #12]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d9eb      	bls.n	800613e <clear_lock+0xe>
	}
}
 8006166:	bf00      	nop
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr
 8006174:	20001284 	.word	0x20001284

08006178 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006180:	2300      	movs	r3, #0
 8006182:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	78db      	ldrb	r3, [r3, #3]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d034      	beq.n	80061f6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006190:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	7858      	ldrb	r0, [r3, #1]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800619c:	2301      	movs	r3, #1
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	f7ff fd40 	bl	8005c24 <disk_write>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <sync_window+0x38>
			res = FR_DISK_ERR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	73fb      	strb	r3, [r7, #15]
 80061ae:	e022      	b.n	80061f6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ba:	697a      	ldr	r2, [r7, #20]
 80061bc:	1ad2      	subs	r2, r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d217      	bcs.n	80061f6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	789b      	ldrb	r3, [r3, #2]
 80061ca:	613b      	str	r3, [r7, #16]
 80061cc:	e010      	b.n	80061f0 <sync_window+0x78>
					wsect += fs->fsize;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	69db      	ldr	r3, [r3, #28]
 80061d2:	697a      	ldr	r2, [r7, #20]
 80061d4:	4413      	add	r3, r2
 80061d6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	7858      	ldrb	r0, [r3, #1]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80061e2:	2301      	movs	r3, #1
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	f7ff fd1d 	bl	8005c24 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	3b01      	subs	r3, #1
 80061ee:	613b      	str	r3, [r7, #16]
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d8eb      	bhi.n	80061ce <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80061f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3718      	adds	r7, #24
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800620a:	2300      	movs	r3, #0
 800620c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d01b      	beq.n	8006250 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f7ff ffad 	bl	8006178 <sync_window>
 800621e:	4603      	mov	r3, r0
 8006220:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006222:	7bfb      	ldrb	r3, [r7, #15]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d113      	bne.n	8006250 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	7858      	ldrb	r0, [r3, #1]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006232:	2301      	movs	r3, #1
 8006234:	683a      	ldr	r2, [r7, #0]
 8006236:	f7ff fcd5 	bl	8005be4 <disk_read>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d004      	beq.n	800624a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006240:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006244:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006246:	2301      	movs	r3, #1
 8006248:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8006250:	7bfb      	ldrb	r3, [r7, #15]
}
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
	...

0800625c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f7ff ff87 	bl	8006178 <sync_window>
 800626a:	4603      	mov	r3, r0
 800626c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800626e:	7bfb      	ldrb	r3, [r7, #15]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d159      	bne.n	8006328 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	2b03      	cmp	r3, #3
 800627a:	d149      	bne.n	8006310 <sync_fs+0xb4>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	791b      	ldrb	r3, [r3, #4]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d145      	bne.n	8006310 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	899b      	ldrh	r3, [r3, #12]
 800628e:	461a      	mov	r2, r3
 8006290:	2100      	movs	r1, #0
 8006292:	f7ff fda8 	bl	8005de6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	3334      	adds	r3, #52	; 0x34
 800629a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800629e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7ff fd37 	bl	8005d16 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3334      	adds	r3, #52	; 0x34
 80062ac:	4921      	ldr	r1, [pc, #132]	; (8006334 <sync_fs+0xd8>)
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7ff fd4c 	bl	8005d4c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	3334      	adds	r3, #52	; 0x34
 80062b8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80062bc:	491e      	ldr	r1, [pc, #120]	; (8006338 <sync_fs+0xdc>)
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff fd44 	bl	8005d4c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	3334      	adds	r3, #52	; 0x34
 80062c8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	695b      	ldr	r3, [r3, #20]
 80062d0:	4619      	mov	r1, r3
 80062d2:	4610      	mov	r0, r2
 80062d4:	f7ff fd3a 	bl	8005d4c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	3334      	adds	r3, #52	; 0x34
 80062dc:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	4619      	mov	r1, r3
 80062e6:	4610      	mov	r0, r2
 80062e8:	f7ff fd30 	bl	8005d4c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	1c5a      	adds	r2, r3, #1
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	7858      	ldrb	r0, [r3, #1]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006304:	2301      	movs	r3, #1
 8006306:	f7ff fc8d 	bl	8005c24 <disk_write>
			fs->fsi_flag = 0;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	785b      	ldrb	r3, [r3, #1]
 8006314:	2200      	movs	r2, #0
 8006316:	2100      	movs	r1, #0
 8006318:	4618      	mov	r0, r3
 800631a:	f7ff fca3 	bl	8005c64 <disk_ioctl>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <sync_fs+0xcc>
 8006324:	2301      	movs	r3, #1
 8006326:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006328:	7bfb      	ldrb	r3, [r7, #15]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	41615252 	.word	0x41615252
 8006338:	61417272 	.word	0x61417272

0800633c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	3b02      	subs	r3, #2
 800634a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	3b02      	subs	r3, #2
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	429a      	cmp	r2, r3
 8006356:	d301      	bcc.n	800635c <clust2sect+0x20>
 8006358:	2300      	movs	r3, #0
 800635a:	e008      	b.n	800636e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	895b      	ldrh	r3, [r3, #10]
 8006360:	461a      	mov	r2, r3
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	fb03 f202 	mul.w	r2, r3, r2
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800636c:	4413      	add	r3, r2
}
 800636e:	4618      	mov	r0, r3
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800637a:	b580      	push	{r7, lr}
 800637c:	b086      	sub	sp, #24
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
 8006382:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d904      	bls.n	800639a <get_fat+0x20>
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	699b      	ldr	r3, [r3, #24]
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	429a      	cmp	r2, r3
 8006398:	d302      	bcc.n	80063a0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800639a:	2301      	movs	r3, #1
 800639c:	617b      	str	r3, [r7, #20]
 800639e:	e0bb      	b.n	8006518 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80063a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063a4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	2b03      	cmp	r3, #3
 80063ac:	f000 8083 	beq.w	80064b6 <get_fat+0x13c>
 80063b0:	2b03      	cmp	r3, #3
 80063b2:	f300 80a7 	bgt.w	8006504 <get_fat+0x18a>
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d002      	beq.n	80063c0 <get_fat+0x46>
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d056      	beq.n	800646c <get_fat+0xf2>
 80063be:	e0a1      	b.n	8006504 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	60fb      	str	r3, [r7, #12]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	085b      	lsrs	r3, r3, #1
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4413      	add	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	899b      	ldrh	r3, [r3, #12]
 80063d6:	4619      	mov	r1, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	fbb3 f3f1 	udiv	r3, r3, r1
 80063de:	4413      	add	r3, r2
 80063e0:	4619      	mov	r1, r3
 80063e2:	6938      	ldr	r0, [r7, #16]
 80063e4:	f7ff ff0c 	bl	8006200 <move_window>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f040 808d 	bne.w	800650a <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	1c5a      	adds	r2, r3, #1
 80063f4:	60fa      	str	r2, [r7, #12]
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	8992      	ldrh	r2, [r2, #12]
 80063fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80063fe:	fb01 f202 	mul.w	r2, r1, r2
 8006402:	1a9b      	subs	r3, r3, r2
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	4413      	add	r3, r2
 8006408:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800640c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	899b      	ldrh	r3, [r3, #12]
 8006416:	4619      	mov	r1, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	fbb3 f3f1 	udiv	r3, r3, r1
 800641e:	4413      	add	r3, r2
 8006420:	4619      	mov	r1, r3
 8006422:	6938      	ldr	r0, [r7, #16]
 8006424:	f7ff feec 	bl	8006200 <move_window>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d16f      	bne.n	800650e <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	899b      	ldrh	r3, [r3, #12]
 8006432:	461a      	mov	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	fbb3 f1f2 	udiv	r1, r3, r2
 800643a:	fb01 f202 	mul.w	r2, r1, r2
 800643e:	1a9b      	subs	r3, r3, r2
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	4413      	add	r3, r2
 8006444:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006448:	021b      	lsls	r3, r3, #8
 800644a:	461a      	mov	r2, r3
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	4313      	orrs	r3, r2
 8006450:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	f003 0301 	and.w	r3, r3, #1
 8006458:	2b00      	cmp	r3, #0
 800645a:	d002      	beq.n	8006462 <get_fat+0xe8>
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	091b      	lsrs	r3, r3, #4
 8006460:	e002      	b.n	8006468 <get_fat+0xee>
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006468:	617b      	str	r3, [r7, #20]
			break;
 800646a:	e055      	b.n	8006518 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	899b      	ldrh	r3, [r3, #12]
 8006474:	085b      	lsrs	r3, r3, #1
 8006476:	b29b      	uxth	r3, r3
 8006478:	4619      	mov	r1, r3
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006480:	4413      	add	r3, r2
 8006482:	4619      	mov	r1, r3
 8006484:	6938      	ldr	r0, [r7, #16]
 8006486:	f7ff febb 	bl	8006200 <move_window>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d140      	bne.n	8006512 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	005b      	lsls	r3, r3, #1
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	8992      	ldrh	r2, [r2, #12]
 800649e:	fbb3 f0f2 	udiv	r0, r3, r2
 80064a2:	fb00 f202 	mul.w	r2, r0, r2
 80064a6:	1a9b      	subs	r3, r3, r2
 80064a8:	440b      	add	r3, r1
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7ff fbf8 	bl	8005ca0 <ld_word>
 80064b0:	4603      	mov	r3, r0
 80064b2:	617b      	str	r3, [r7, #20]
			break;
 80064b4:	e030      	b.n	8006518 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	899b      	ldrh	r3, [r3, #12]
 80064be:	089b      	lsrs	r3, r3, #2
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	4619      	mov	r1, r3
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80064ca:	4413      	add	r3, r2
 80064cc:	4619      	mov	r1, r3
 80064ce:	6938      	ldr	r0, [r7, #16]
 80064d0:	f7ff fe96 	bl	8006200 <move_window>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d11d      	bne.n	8006516 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	8992      	ldrh	r2, [r2, #12]
 80064e8:	fbb3 f0f2 	udiv	r0, r3, r2
 80064ec:	fb00 f202 	mul.w	r2, r0, r2
 80064f0:	1a9b      	subs	r3, r3, r2
 80064f2:	440b      	add	r3, r1
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7ff fbeb 	bl	8005cd0 <ld_dword>
 80064fa:	4603      	mov	r3, r0
 80064fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006500:	617b      	str	r3, [r7, #20]
			break;
 8006502:	e009      	b.n	8006518 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006504:	2301      	movs	r3, #1
 8006506:	617b      	str	r3, [r7, #20]
 8006508:	e006      	b.n	8006518 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800650a:	bf00      	nop
 800650c:	e004      	b.n	8006518 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800650e:	bf00      	nop
 8006510:	e002      	b.n	8006518 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006512:	bf00      	nop
 8006514:	e000      	b.n	8006518 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006516:	bf00      	nop
		}
	}

	return val;
 8006518:	697b      	ldr	r3, [r7, #20]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006522:	b590      	push	{r4, r7, lr}
 8006524:	b089      	sub	sp, #36	; 0x24
 8006526:	af00      	add	r7, sp, #0
 8006528:	60f8      	str	r0, [r7, #12]
 800652a:	60b9      	str	r1, [r7, #8]
 800652c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800652e:	2302      	movs	r3, #2
 8006530:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	2b01      	cmp	r3, #1
 8006536:	f240 8102 	bls.w	800673e <put_fat+0x21c>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	699b      	ldr	r3, [r3, #24]
 800653e:	68ba      	ldr	r2, [r7, #8]
 8006540:	429a      	cmp	r2, r3
 8006542:	f080 80fc 	bcs.w	800673e <put_fat+0x21c>
		switch (fs->fs_type) {
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	2b03      	cmp	r3, #3
 800654c:	f000 80b6 	beq.w	80066bc <put_fat+0x19a>
 8006550:	2b03      	cmp	r3, #3
 8006552:	f300 80fd 	bgt.w	8006750 <put_fat+0x22e>
 8006556:	2b01      	cmp	r3, #1
 8006558:	d003      	beq.n	8006562 <put_fat+0x40>
 800655a:	2b02      	cmp	r3, #2
 800655c:	f000 8083 	beq.w	8006666 <put_fat+0x144>
 8006560:	e0f6      	b.n	8006750 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	61bb      	str	r3, [r7, #24]
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	085b      	lsrs	r3, r3, #1
 800656a:	69ba      	ldr	r2, [r7, #24]
 800656c:	4413      	add	r3, r2
 800656e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	899b      	ldrh	r3, [r3, #12]
 8006578:	4619      	mov	r1, r3
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006580:	4413      	add	r3, r2
 8006582:	4619      	mov	r1, r3
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f7ff fe3b 	bl	8006200 <move_window>
 800658a:	4603      	mov	r3, r0
 800658c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800658e:	7ffb      	ldrb	r3, [r7, #31]
 8006590:	2b00      	cmp	r3, #0
 8006592:	f040 80d6 	bne.w	8006742 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800659c:	69bb      	ldr	r3, [r7, #24]
 800659e:	1c5a      	adds	r2, r3, #1
 80065a0:	61ba      	str	r2, [r7, #24]
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	8992      	ldrh	r2, [r2, #12]
 80065a6:	fbb3 f0f2 	udiv	r0, r3, r2
 80065aa:	fb00 f202 	mul.w	r2, r0, r2
 80065ae:	1a9b      	subs	r3, r3, r2
 80065b0:	440b      	add	r3, r1
 80065b2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	f003 0301 	and.w	r3, r3, #1
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00d      	beq.n	80065da <put_fat+0xb8>
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	b25b      	sxtb	r3, r3
 80065c4:	f003 030f 	and.w	r3, r3, #15
 80065c8:	b25a      	sxtb	r2, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	011b      	lsls	r3, r3, #4
 80065d0:	b25b      	sxtb	r3, r3
 80065d2:	4313      	orrs	r3, r2
 80065d4:	b25b      	sxtb	r3, r3
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	e001      	b.n	80065de <put_fat+0xbc>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	697a      	ldr	r2, [r7, #20]
 80065e0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2201      	movs	r2, #1
 80065e6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	899b      	ldrh	r3, [r3, #12]
 80065f0:	4619      	mov	r1, r3
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	fbb3 f3f1 	udiv	r3, r3, r1
 80065f8:	4413      	add	r3, r2
 80065fa:	4619      	mov	r1, r3
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f7ff fdff 	bl	8006200 <move_window>
 8006602:	4603      	mov	r3, r0
 8006604:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006606:	7ffb      	ldrb	r3, [r7, #31]
 8006608:	2b00      	cmp	r3, #0
 800660a:	f040 809c 	bne.w	8006746 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	899b      	ldrh	r3, [r3, #12]
 8006618:	461a      	mov	r2, r3
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	fbb3 f0f2 	udiv	r0, r3, r2
 8006620:	fb00 f202 	mul.w	r2, r0, r2
 8006624:	1a9b      	subs	r3, r3, r2
 8006626:	440b      	add	r3, r1
 8006628:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	2b00      	cmp	r3, #0
 8006632:	d003      	beq.n	800663c <put_fat+0x11a>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	091b      	lsrs	r3, r3, #4
 8006638:	b2db      	uxtb	r3, r3
 800663a:	e00e      	b.n	800665a <put_fat+0x138>
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	b25b      	sxtb	r3, r3
 8006642:	f023 030f 	bic.w	r3, r3, #15
 8006646:	b25a      	sxtb	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	0a1b      	lsrs	r3, r3, #8
 800664c:	b25b      	sxtb	r3, r3
 800664e:	f003 030f 	and.w	r3, r3, #15
 8006652:	b25b      	sxtb	r3, r3
 8006654:	4313      	orrs	r3, r2
 8006656:	b25b      	sxtb	r3, r3
 8006658:	b2db      	uxtb	r3, r3
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2201      	movs	r2, #1
 8006662:	70da      	strb	r2, [r3, #3]
			break;
 8006664:	e074      	b.n	8006750 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	899b      	ldrh	r3, [r3, #12]
 800666e:	085b      	lsrs	r3, r3, #1
 8006670:	b29b      	uxth	r3, r3
 8006672:	4619      	mov	r1, r3
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	fbb3 f3f1 	udiv	r3, r3, r1
 800667a:	4413      	add	r3, r2
 800667c:	4619      	mov	r1, r3
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f7ff fdbe 	bl	8006200 <move_window>
 8006684:	4603      	mov	r3, r0
 8006686:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006688:	7ffb      	ldrb	r3, [r7, #31]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d15d      	bne.n	800674a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	005b      	lsls	r3, r3, #1
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	8992      	ldrh	r2, [r2, #12]
 800669c:	fbb3 f0f2 	udiv	r0, r3, r2
 80066a0:	fb00 f202 	mul.w	r2, r0, r2
 80066a4:	1a9b      	subs	r3, r3, r2
 80066a6:	440b      	add	r3, r1
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	b292      	uxth	r2, r2
 80066ac:	4611      	mov	r1, r2
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7ff fb31 	bl	8005d16 <st_word>
			fs->wflag = 1;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2201      	movs	r2, #1
 80066b8:	70da      	strb	r2, [r3, #3]
			break;
 80066ba:	e049      	b.n	8006750 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	899b      	ldrh	r3, [r3, #12]
 80066c4:	089b      	lsrs	r3, r3, #2
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	4619      	mov	r1, r3
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80066d0:	4413      	add	r3, r2
 80066d2:	4619      	mov	r1, r3
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f7ff fd93 	bl	8006200 <move_window>
 80066da:	4603      	mov	r3, r0
 80066dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80066de:	7ffb      	ldrb	r3, [r7, #31]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d134      	bne.n	800674e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	8992      	ldrh	r2, [r2, #12]
 80066f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80066fc:	fb00 f202 	mul.w	r2, r0, r2
 8006700:	1a9b      	subs	r3, r3, r2
 8006702:	440b      	add	r3, r1
 8006704:	4618      	mov	r0, r3
 8006706:	f7ff fae3 	bl	8005cd0 <ld_dword>
 800670a:	4603      	mov	r3, r0
 800670c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006710:	4323      	orrs	r3, r4
 8006712:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	8992      	ldrh	r2, [r2, #12]
 8006722:	fbb3 f0f2 	udiv	r0, r3, r2
 8006726:	fb00 f202 	mul.w	r2, r0, r2
 800672a:	1a9b      	subs	r3, r3, r2
 800672c:	440b      	add	r3, r1
 800672e:	6879      	ldr	r1, [r7, #4]
 8006730:	4618      	mov	r0, r3
 8006732:	f7ff fb0b 	bl	8005d4c <st_dword>
			fs->wflag = 1;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2201      	movs	r2, #1
 800673a:	70da      	strb	r2, [r3, #3]
			break;
 800673c:	e008      	b.n	8006750 <put_fat+0x22e>
		}
	}
 800673e:	bf00      	nop
 8006740:	e006      	b.n	8006750 <put_fat+0x22e>
			if (res != FR_OK) break;
 8006742:	bf00      	nop
 8006744:	e004      	b.n	8006750 <put_fat+0x22e>
			if (res != FR_OK) break;
 8006746:	bf00      	nop
 8006748:	e002      	b.n	8006750 <put_fat+0x22e>
			if (res != FR_OK) break;
 800674a:	bf00      	nop
 800674c:	e000      	b.n	8006750 <put_fat+0x22e>
			if (res != FR_OK) break;
 800674e:	bf00      	nop
	return res;
 8006750:	7ffb      	ldrb	r3, [r7, #31]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3724      	adds	r7, #36	; 0x24
 8006756:	46bd      	mov	sp, r7
 8006758:	bd90      	pop	{r4, r7, pc}

0800675a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b088      	sub	sp, #32
 800675e:	af00      	add	r7, sp, #0
 8006760:	60f8      	str	r0, [r7, #12]
 8006762:	60b9      	str	r1, [r7, #8]
 8006764:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006766:	2300      	movs	r3, #0
 8006768:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	2b01      	cmp	r3, #1
 8006774:	d904      	bls.n	8006780 <remove_chain+0x26>
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	429a      	cmp	r2, r3
 800677e:	d301      	bcc.n	8006784 <remove_chain+0x2a>
 8006780:	2302      	movs	r3, #2
 8006782:	e04b      	b.n	800681c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00c      	beq.n	80067a4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800678a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800678e:	6879      	ldr	r1, [r7, #4]
 8006790:	69b8      	ldr	r0, [r7, #24]
 8006792:	f7ff fec6 	bl	8006522 <put_fat>
 8006796:	4603      	mov	r3, r0
 8006798:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800679a:	7ffb      	ldrb	r3, [r7, #31]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <remove_chain+0x4a>
 80067a0:	7ffb      	ldrb	r3, [r7, #31]
 80067a2:	e03b      	b.n	800681c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80067a4:	68b9      	ldr	r1, [r7, #8]
 80067a6:	68f8      	ldr	r0, [r7, #12]
 80067a8:	f7ff fde7 	bl	800637a <get_fat>
 80067ac:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d031      	beq.n	8006818 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <remove_chain+0x64>
 80067ba:	2302      	movs	r3, #2
 80067bc:	e02e      	b.n	800681c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067c4:	d101      	bne.n	80067ca <remove_chain+0x70>
 80067c6:	2301      	movs	r3, #1
 80067c8:	e028      	b.n	800681c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80067ca:	2200      	movs	r2, #0
 80067cc:	68b9      	ldr	r1, [r7, #8]
 80067ce:	69b8      	ldr	r0, [r7, #24]
 80067d0:	f7ff fea7 	bl	8006522 <put_fat>
 80067d4:	4603      	mov	r3, r0
 80067d6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80067d8:	7ffb      	ldrb	r3, [r7, #31]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <remove_chain+0x88>
 80067de:	7ffb      	ldrb	r3, [r7, #31]
 80067e0:	e01c      	b.n	800681c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	695a      	ldr	r2, [r3, #20]
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	3b02      	subs	r3, #2
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d20b      	bcs.n	8006808 <remove_chain+0xae>
			fs->free_clst++;
 80067f0:	69bb      	ldr	r3, [r7, #24]
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	1c5a      	adds	r2, r3, #1
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	791b      	ldrb	r3, [r3, #4]
 80067fe:	f043 0301 	orr.w	r3, r3, #1
 8006802:	b2da      	uxtb	r2, r3
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	68ba      	ldr	r2, [r7, #8]
 8006812:	429a      	cmp	r2, r3
 8006814:	d3c6      	bcc.n	80067a4 <remove_chain+0x4a>
 8006816:	e000      	b.n	800681a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006818:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800681a:	2300      	movs	r3, #0
}
 800681c:	4618      	mov	r0, r3
 800681e:	3720      	adds	r7, #32
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b088      	sub	sp, #32
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10d      	bne.n	8006856 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d004      	beq.n	8006850 <create_chain+0x2c>
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	699b      	ldr	r3, [r3, #24]
 800684a:	69ba      	ldr	r2, [r7, #24]
 800684c:	429a      	cmp	r2, r3
 800684e:	d31b      	bcc.n	8006888 <create_chain+0x64>
 8006850:	2301      	movs	r3, #1
 8006852:	61bb      	str	r3, [r7, #24]
 8006854:	e018      	b.n	8006888 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006856:	6839      	ldr	r1, [r7, #0]
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f7ff fd8e 	bl	800637a <get_fat>
 800685e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2b01      	cmp	r3, #1
 8006864:	d801      	bhi.n	800686a <create_chain+0x46>
 8006866:	2301      	movs	r3, #1
 8006868:	e070      	b.n	800694c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006870:	d101      	bne.n	8006876 <create_chain+0x52>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	e06a      	b.n	800694c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	429a      	cmp	r2, r3
 800687e:	d201      	bcs.n	8006884 <create_chain+0x60>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	e063      	b.n	800694c <create_chain+0x128>
		scl = clst;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006888:	69bb      	ldr	r3, [r7, #24]
 800688a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	3301      	adds	r3, #1
 8006890:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	69fa      	ldr	r2, [r7, #28]
 8006898:	429a      	cmp	r2, r3
 800689a:	d307      	bcc.n	80068ac <create_chain+0x88>
				ncl = 2;
 800689c:	2302      	movs	r3, #2
 800689e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80068a0:	69fa      	ldr	r2, [r7, #28]
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d901      	bls.n	80068ac <create_chain+0x88>
 80068a8:	2300      	movs	r3, #0
 80068aa:	e04f      	b.n	800694c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80068ac:	69f9      	ldr	r1, [r7, #28]
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f7ff fd63 	bl	800637a <get_fat>
 80068b4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00e      	beq.n	80068da <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d003      	beq.n	80068ca <create_chain+0xa6>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068c8:	d101      	bne.n	80068ce <create_chain+0xaa>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	e03e      	b.n	800694c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80068ce:	69fa      	ldr	r2, [r7, #28]
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d1da      	bne.n	800688c <create_chain+0x68>
 80068d6:	2300      	movs	r3, #0
 80068d8:	e038      	b.n	800694c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80068da:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80068dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068e0:	69f9      	ldr	r1, [r7, #28]
 80068e2:	6938      	ldr	r0, [r7, #16]
 80068e4:	f7ff fe1d 	bl	8006522 <put_fat>
 80068e8:	4603      	mov	r3, r0
 80068ea:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80068ec:	7dfb      	ldrb	r3, [r7, #23]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d109      	bne.n	8006906 <create_chain+0xe2>
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d006      	beq.n	8006906 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80068f8:	69fa      	ldr	r2, [r7, #28]
 80068fa:	6839      	ldr	r1, [r7, #0]
 80068fc:	6938      	ldr	r0, [r7, #16]
 80068fe:	f7ff fe10 	bl	8006522 <put_fat>
 8006902:	4603      	mov	r3, r0
 8006904:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006906:	7dfb      	ldrb	r3, [r7, #23]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d116      	bne.n	800693a <create_chain+0x116>
		fs->last_clst = ncl;
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	69fa      	ldr	r2, [r7, #28]
 8006910:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	695a      	ldr	r2, [r3, #20]
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	3b02      	subs	r3, #2
 800691c:	429a      	cmp	r2, r3
 800691e:	d804      	bhi.n	800692a <create_chain+0x106>
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	1e5a      	subs	r2, r3, #1
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	791b      	ldrb	r3, [r3, #4]
 800692e:	f043 0301 	orr.w	r3, r3, #1
 8006932:	b2da      	uxtb	r2, r3
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	711a      	strb	r2, [r3, #4]
 8006938:	e007      	b.n	800694a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800693a:	7dfb      	ldrb	r3, [r7, #23]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d102      	bne.n	8006946 <create_chain+0x122>
 8006940:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006944:	e000      	b.n	8006948 <create_chain+0x124>
 8006946:	2301      	movs	r3, #1
 8006948:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800694a:	69fb      	ldr	r3, [r7, #28]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3720      	adds	r7, #32
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006954:	b480      	push	{r7}
 8006956:	b087      	sub	sp, #28
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006968:	3304      	adds	r3, #4
 800696a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	899b      	ldrh	r3, [r3, #12]
 8006970:	461a      	mov	r2, r3
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	fbb3 f3f2 	udiv	r3, r3, r2
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	8952      	ldrh	r2, [r2, #10]
 800697c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006980:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1d1a      	adds	r2, r3, #4
 8006986:	613a      	str	r2, [r7, #16]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <clmt_clust+0x42>
 8006992:	2300      	movs	r3, #0
 8006994:	e010      	b.n	80069b8 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	429a      	cmp	r2, r3
 800699c:	d307      	bcc.n	80069ae <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	617b      	str	r3, [r7, #20]
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	3304      	adds	r3, #4
 80069aa:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80069ac:	e7e9      	b.n	8006982 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80069ae:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	4413      	add	r3, r2
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	371c      	adds	r7, #28
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b086      	sub	sp, #24
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80069da:	d204      	bcs.n	80069e6 <dir_sdi+0x22>
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	f003 031f 	and.w	r3, r3, #31
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d001      	beq.n	80069ea <dir_sdi+0x26>
		return FR_INT_ERR;
 80069e6:	2302      	movs	r3, #2
 80069e8:	e071      	b.n	8006ace <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	683a      	ldr	r2, [r7, #0]
 80069ee:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d106      	bne.n	8006a0a <dir_sdi+0x46>
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d902      	bls.n	8006a0a <dir_sdi+0x46>
		clst = fs->dirbase;
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a08:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10c      	bne.n	8006a2a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	095b      	lsrs	r3, r3, #5
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	8912      	ldrh	r2, [r2, #8]
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d301      	bcc.n	8006a20 <dir_sdi+0x5c>
 8006a1c:	2302      	movs	r3, #2
 8006a1e:	e056      	b.n	8006ace <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	61da      	str	r2, [r3, #28]
 8006a28:	e02d      	b.n	8006a86 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	895b      	ldrh	r3, [r3, #10]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	899b      	ldrh	r3, [r3, #12]
 8006a34:	fb02 f303 	mul.w	r3, r2, r3
 8006a38:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006a3a:	e019      	b.n	8006a70 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6979      	ldr	r1, [r7, #20]
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7ff fc9a 	bl	800637a <get_fat>
 8006a46:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a4e:	d101      	bne.n	8006a54 <dir_sdi+0x90>
 8006a50:	2301      	movs	r3, #1
 8006a52:	e03c      	b.n	8006ace <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d904      	bls.n	8006a64 <dir_sdi+0xa0>
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d301      	bcc.n	8006a68 <dir_sdi+0xa4>
 8006a64:	2302      	movs	r3, #2
 8006a66:	e032      	b.n	8006ace <dir_sdi+0x10a>
			ofs -= csz;
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006a70:	683a      	ldr	r2, [r7, #0]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d2e1      	bcs.n	8006a3c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8006a78:	6979      	ldr	r1, [r7, #20]
 8006a7a:	6938      	ldr	r0, [r7, #16]
 8006a7c:	f7ff fc5e 	bl	800633c <clust2sect>
 8006a80:	4602      	mov	r2, r0
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	697a      	ldr	r2, [r7, #20]
 8006a8a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d101      	bne.n	8006a98 <dir_sdi+0xd4>
 8006a94:	2302      	movs	r3, #2
 8006a96:	e01a      	b.n	8006ace <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	69da      	ldr	r2, [r3, #28]
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	899b      	ldrh	r3, [r3, #12]
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	fbb3 f3f1 	udiv	r3, r3, r1
 8006aa8:	441a      	add	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	899b      	ldrh	r3, [r3, #12]
 8006ab8:	461a      	mov	r2, r3
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	fbb3 f0f2 	udiv	r0, r3, r2
 8006ac0:	fb00 f202 	mul.w	r2, r0, r2
 8006ac4:	1a9b      	subs	r3, r3, r2
 8006ac6:	18ca      	adds	r2, r1, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3718      	adds	r7, #24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b086      	sub	sp, #24
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
 8006ade:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	3320      	adds	r3, #32
 8006aec:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d003      	beq.n	8006afe <dir_next+0x28>
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006afc:	d301      	bcc.n	8006b02 <dir_next+0x2c>
 8006afe:	2304      	movs	r3, #4
 8006b00:	e0bb      	b.n	8006c7a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	899b      	ldrh	r3, [r3, #12]
 8006b06:	461a      	mov	r2, r3
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8006b0e:	fb01 f202 	mul.w	r2, r1, r2
 8006b12:	1a9b      	subs	r3, r3, r2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f040 809d 	bne.w	8006c54 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	69db      	ldr	r3, [r3, #28]
 8006b1e:	1c5a      	adds	r2, r3, #1
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10b      	bne.n	8006b44 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	095b      	lsrs	r3, r3, #5
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	8912      	ldrh	r2, [r2, #8]
 8006b34:	4293      	cmp	r3, r2
 8006b36:	f0c0 808d 	bcc.w	8006c54 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	61da      	str	r2, [r3, #28]
 8006b40:	2304      	movs	r3, #4
 8006b42:	e09a      	b.n	8006c7a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	899b      	ldrh	r3, [r3, #12]
 8006b48:	461a      	mov	r2, r3
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	8952      	ldrh	r2, [r2, #10]
 8006b54:	3a01      	subs	r2, #1
 8006b56:	4013      	ands	r3, r2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d17b      	bne.n	8006c54 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	4619      	mov	r1, r3
 8006b64:	4610      	mov	r0, r2
 8006b66:	f7ff fc08 	bl	800637a <get_fat>
 8006b6a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d801      	bhi.n	8006b76 <dir_next+0xa0>
 8006b72:	2302      	movs	r3, #2
 8006b74:	e081      	b.n	8006c7a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b7c:	d101      	bne.n	8006b82 <dir_next+0xac>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e07b      	b.n	8006c7a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d359      	bcc.n	8006c40 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d104      	bne.n	8006b9c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	61da      	str	r2, [r3, #28]
 8006b98:	2304      	movs	r3, #4
 8006b9a:	e06e      	b.n	8006c7a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	4610      	mov	r0, r2
 8006ba6:	f7ff fe3d 	bl	8006824 <create_chain>
 8006baa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d101      	bne.n	8006bb6 <dir_next+0xe0>
 8006bb2:	2307      	movs	r3, #7
 8006bb4:	e061      	b.n	8006c7a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d101      	bne.n	8006bc0 <dir_next+0xea>
 8006bbc:	2302      	movs	r3, #2
 8006bbe:	e05c      	b.n	8006c7a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bc6:	d101      	bne.n	8006bcc <dir_next+0xf6>
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e056      	b.n	8006c7a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f7ff fad3 	bl	8006178 <sync_window>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d001      	beq.n	8006bdc <dir_next+0x106>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e04e      	b.n	8006c7a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	899b      	ldrh	r3, [r3, #12]
 8006be6:	461a      	mov	r2, r3
 8006be8:	2100      	movs	r1, #0
 8006bea:	f7ff f8fc 	bl	8005de6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006bee:	2300      	movs	r3, #0
 8006bf0:	613b      	str	r3, [r7, #16]
 8006bf2:	6979      	ldr	r1, [r7, #20]
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f7ff fba1 	bl	800633c <clust2sect>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8006c00:	e012      	b.n	8006c28 <dir_next+0x152>
						fs->wflag = 1;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2201      	movs	r2, #1
 8006c06:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f7ff fab5 	bl	8006178 <sync_window>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <dir_next+0x142>
 8006c14:	2301      	movs	r3, #1
 8006c16:	e030      	b.n	8006c7a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	613b      	str	r3, [r7, #16]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c22:	1c5a      	adds	r2, r3, #1
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	631a      	str	r2, [r3, #48]	; 0x30
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	895b      	ldrh	r3, [r3, #10]
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d3e6      	bcc.n	8006c02 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	1ad2      	subs	r2, r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006c46:	6979      	ldr	r1, [r7, #20]
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f7ff fb77 	bl	800633c <clust2sect>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	899b      	ldrh	r3, [r3, #12]
 8006c64:	461a      	mov	r2, r3
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c6c:	fb00 f202 	mul.w	r2, r0, r2
 8006c70:	1a9b      	subs	r3, r3, r2
 8006c72:	18ca      	adds	r2, r1, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3718      	adds	r7, #24
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	b086      	sub	sp, #24
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
 8006c8a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006c92:	2100      	movs	r1, #0
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f7ff fe95 	bl	80069c4 <dir_sdi>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006c9e:	7dfb      	ldrb	r3, [r7, #23]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d12b      	bne.n	8006cfc <dir_alloc+0x7a>
		n = 0;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	4619      	mov	r1, r3
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f7ff faa6 	bl	8006200 <move_window>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006cb8:	7dfb      	ldrb	r3, [r7, #23]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d11d      	bne.n	8006cfa <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	2be5      	cmp	r3, #229	; 0xe5
 8006cc6:	d004      	beq.n	8006cd2 <dir_alloc+0x50>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d107      	bne.n	8006ce2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	613b      	str	r3, [r7, #16]
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d102      	bne.n	8006ce6 <dir_alloc+0x64>
 8006ce0:	e00c      	b.n	8006cfc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f7ff fef4 	bl	8006ad6 <dir_next>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006cf2:	7dfb      	ldrb	r3, [r7, #23]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d0d7      	beq.n	8006ca8 <dir_alloc+0x26>
 8006cf8:	e000      	b.n	8006cfc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006cfa:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006cfc:	7dfb      	ldrb	r3, [r7, #23]
 8006cfe:	2b04      	cmp	r3, #4
 8006d00:	d101      	bne.n	8006d06 <dir_alloc+0x84>
 8006d02:	2307      	movs	r3, #7
 8006d04:	75fb      	strb	r3, [r7, #23]
	return res;
 8006d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3718      	adds	r7, #24
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	331a      	adds	r3, #26
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7fe ffbe 	bl	8005ca0 <ld_word>
 8006d24:	4603      	mov	r3, r0
 8006d26:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	2b03      	cmp	r3, #3
 8006d2e:	d109      	bne.n	8006d44 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	3314      	adds	r3, #20
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7fe ffb3 	bl	8005ca0 <ld_word>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	041b      	lsls	r3, r3, #16
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006d44:	68fb      	ldr	r3, [r7, #12]
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b084      	sub	sp, #16
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	60f8      	str	r0, [r7, #12]
 8006d56:	60b9      	str	r1, [r7, #8]
 8006d58:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	331a      	adds	r3, #26
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	b292      	uxth	r2, r2
 8006d62:	4611      	mov	r1, r2
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7fe ffd6 	bl	8005d16 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	2b03      	cmp	r3, #3
 8006d70:	d109      	bne.n	8006d86 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	f103 0214 	add.w	r2, r3, #20
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	0c1b      	lsrs	r3, r3, #16
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	4619      	mov	r1, r3
 8006d80:	4610      	mov	r0, r2
 8006d82:	f7fe ffc8 	bl	8005d16 <st_word>
	}
}
 8006d86:	bf00      	nop
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b086      	sub	sp, #24
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8006d98:	2304      	movs	r3, #4
 8006d9a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8006da2:	e03c      	b.n	8006e1e <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	4619      	mov	r1, r3
 8006daa:	6938      	ldr	r0, [r7, #16]
 8006dac:	f7ff fa28 	bl	8006200 <move_window>
 8006db0:	4603      	mov	r3, r0
 8006db2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006db4:	7dfb      	ldrb	r3, [r7, #23]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d136      	bne.n	8006e28 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a1b      	ldr	r3, [r3, #32]
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8006dc2:	7bfb      	ldrb	r3, [r7, #15]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d102      	bne.n	8006dce <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8006dc8:	2304      	movs	r3, #4
 8006dca:	75fb      	strb	r3, [r7, #23]
 8006dcc:	e031      	b.n	8006e32 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	330b      	adds	r3, #11
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006dda:	73bb      	strb	r3, [r7, #14]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	7bba      	ldrb	r2, [r7, #14]
 8006de0:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8006de2:	7bfb      	ldrb	r3, [r7, #15]
 8006de4:	2be5      	cmp	r3, #229	; 0xe5
 8006de6:	d011      	beq.n	8006e0c <dir_read+0x7e>
 8006de8:	7bfb      	ldrb	r3, [r7, #15]
 8006dea:	2b2e      	cmp	r3, #46	; 0x2e
 8006dec:	d00e      	beq.n	8006e0c <dir_read+0x7e>
 8006dee:	7bbb      	ldrb	r3, [r7, #14]
 8006df0:	2b0f      	cmp	r3, #15
 8006df2:	d00b      	beq.n	8006e0c <dir_read+0x7e>
 8006df4:	7bbb      	ldrb	r3, [r7, #14]
 8006df6:	f023 0320 	bic.w	r3, r3, #32
 8006dfa:	2b08      	cmp	r3, #8
 8006dfc:	bf0c      	ite	eq
 8006dfe:	2301      	moveq	r3, #1
 8006e00:	2300      	movne	r3, #0
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	461a      	mov	r2, r3
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d00f      	beq.n	8006e2c <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7ff fe61 	bl	8006ad6 <dir_next>
 8006e14:	4603      	mov	r3, r0
 8006e16:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006e18:	7dfb      	ldrb	r3, [r7, #23]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d108      	bne.n	8006e30 <dir_read+0xa2>
	while (dp->sect) {
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	69db      	ldr	r3, [r3, #28]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d1be      	bne.n	8006da4 <dir_read+0x16>
 8006e26:	e004      	b.n	8006e32 <dir_read+0xa4>
		if (res != FR_OK) break;
 8006e28:	bf00      	nop
 8006e2a:	e002      	b.n	8006e32 <dir_read+0xa4>
				break;
 8006e2c:	bf00      	nop
 8006e2e:	e000      	b.n	8006e32 <dir_read+0xa4>
		if (res != FR_OK) break;
 8006e30:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8006e32:	7dfb      	ldrb	r3, [r7, #23]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d002      	beq.n	8006e3e <dir_read+0xb0>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	61da      	str	r2, [r3, #28]
	return res;
 8006e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3718      	adds	r7, #24
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b086      	sub	sp, #24
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006e56:	2100      	movs	r1, #0
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f7ff fdb3 	bl	80069c4 <dir_sdi>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006e62:	7dfb      	ldrb	r3, [r7, #23]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d001      	beq.n	8006e6c <dir_find+0x24>
 8006e68:	7dfb      	ldrb	r3, [r7, #23]
 8006e6a:	e03e      	b.n	8006eea <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	69db      	ldr	r3, [r3, #28]
 8006e70:	4619      	mov	r1, r3
 8006e72:	6938      	ldr	r0, [r7, #16]
 8006e74:	f7ff f9c4 	bl	8006200 <move_window>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006e7c:	7dfb      	ldrb	r3, [r7, #23]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d12f      	bne.n	8006ee2 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a1b      	ldr	r3, [r3, #32]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006e8a:	7bfb      	ldrb	r3, [r7, #15]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d102      	bne.n	8006e96 <dir_find+0x4e>
 8006e90:	2304      	movs	r3, #4
 8006e92:	75fb      	strb	r3, [r7, #23]
 8006e94:	e028      	b.n	8006ee8 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a1b      	ldr	r3, [r3, #32]
 8006e9a:	330b      	adds	r3, #11
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ea2:	b2da      	uxtb	r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	330b      	adds	r3, #11
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	f003 0308 	and.w	r3, r3, #8
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10a      	bne.n	8006ece <dir_find+0x86>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a18      	ldr	r0, [r3, #32]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	3324      	adds	r3, #36	; 0x24
 8006ec0:	220b      	movs	r2, #11
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	f7fe ffaa 	bl	8005e1c <mem_cmp>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00b      	beq.n	8006ee6 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006ece:	2100      	movs	r1, #0
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff fe00 	bl	8006ad6 <dir_next>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006eda:	7dfb      	ldrb	r3, [r7, #23]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d0c5      	beq.n	8006e6c <dir_find+0x24>
 8006ee0:	e002      	b.n	8006ee8 <dir_find+0xa0>
		if (res != FR_OK) break;
 8006ee2:	bf00      	nop
 8006ee4:	e000      	b.n	8006ee8 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006ee6:	bf00      	nop

	return res;
 8006ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b084      	sub	sp, #16
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006f00:	2101      	movs	r1, #1
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7ff febd 	bl	8006c82 <dir_alloc>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006f0c:	7bfb      	ldrb	r3, [r7, #15]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d11c      	bne.n	8006f4c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	4619      	mov	r1, r3
 8006f18:	68b8      	ldr	r0, [r7, #8]
 8006f1a:	f7ff f971 	bl	8006200 <move_window>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006f22:	7bfb      	ldrb	r3, [r7, #15]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d111      	bne.n	8006f4c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6a1b      	ldr	r3, [r3, #32]
 8006f2c:	2220      	movs	r2, #32
 8006f2e:	2100      	movs	r1, #0
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7fe ff58 	bl	8005de6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a18      	ldr	r0, [r3, #32]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	3324      	adds	r3, #36	; 0x24
 8006f3e:	220b      	movs	r2, #11
 8006f40:	4619      	mov	r1, r3
 8006f42:	f7fe ff2f 	bl	8005da4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b084      	sub	sp, #16
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	69db      	ldr	r3, [r3, #28]
 8006f68:	4619      	mov	r1, r3
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f7ff f948 	bl	8006200 <move_window>
 8006f70:	4603      	mov	r3, r0
 8006f72:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8006f74:	7afb      	ldrb	r3, [r7, #11]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d106      	bne.n	8006f88 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a1b      	ldr	r3, [r3, #32]
 8006f7e:	22e5      	movs	r2, #229	; 0xe5
 8006f80:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2201      	movs	r2, #1
 8006f86:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8006f88:	7afb      	ldrb	r3, [r7, #11]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b086      	sub	sp, #24
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
 8006f9a:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d04e      	beq.n	8007048 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8006faa:	2300      	movs	r3, #0
 8006fac:	613b      	str	r3, [r7, #16]
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8006fb2:	e021      	b.n	8006ff8 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a1a      	ldr	r2, [r3, #32]
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	1c59      	adds	r1, r3, #1
 8006fbc:	6179      	str	r1, [r7, #20]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8006fc4:	7bfb      	ldrb	r3, [r7, #15]
 8006fc6:	2b20      	cmp	r3, #32
 8006fc8:	d100      	bne.n	8006fcc <get_fileinfo+0x3a>
 8006fca:	e015      	b.n	8006ff8 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
 8006fce:	2b05      	cmp	r3, #5
 8006fd0:	d101      	bne.n	8006fd6 <get_fileinfo+0x44>
 8006fd2:	23e5      	movs	r3, #229	; 0xe5
 8006fd4:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	2b09      	cmp	r3, #9
 8006fda:	d106      	bne.n	8006fea <get_fileinfo+0x58>
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	613a      	str	r2, [r7, #16]
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	4413      	add	r3, r2
 8006fe6:	222e      	movs	r2, #46	; 0x2e
 8006fe8:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	1c5a      	adds	r2, r3, #1
 8006fee:	613a      	str	r2, [r7, #16]
 8006ff0:	683a      	ldr	r2, [r7, #0]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	7bfa      	ldrb	r2, [r7, #15]
 8006ff6:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	2b0a      	cmp	r3, #10
 8006ffc:	d9da      	bls.n	8006fb4 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8006ffe:	683a      	ldr	r2, [r7, #0]
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	4413      	add	r3, r2
 8007004:	3309      	adds	r3, #9
 8007006:	2200      	movs	r2, #0
 8007008:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	7ada      	ldrb	r2, [r3, #11]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6a1b      	ldr	r3, [r3, #32]
 8007018:	331c      	adds	r3, #28
 800701a:	4618      	mov	r0, r3
 800701c:	f7fe fe58 	bl	8005cd0 <ld_dword>
 8007020:	4602      	mov	r2, r0
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	3316      	adds	r3, #22
 800702c:	4618      	mov	r0, r3
 800702e:	f7fe fe4f 	bl	8005cd0 <ld_dword>
 8007032:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	b29a      	uxth	r2, r3
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	80da      	strh	r2, [r3, #6]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	0c1b      	lsrs	r3, r3, #16
 8007040:	b29a      	uxth	r2, r3
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	809a      	strh	r2, [r3, #4]
 8007046:	e000      	b.n	800704a <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8007048:	bf00      	nop
}
 800704a:	3718      	adds	r7, #24
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b088      	sub	sp, #32
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	60fb      	str	r3, [r7, #12]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	3324      	adds	r3, #36	; 0x24
 8007064:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8007066:	220b      	movs	r2, #11
 8007068:	2120      	movs	r1, #32
 800706a:	68b8      	ldr	r0, [r7, #8]
 800706c:	f7fe febb 	bl	8005de6 <mem_set>
	si = i = 0; ni = 8;
 8007070:	2300      	movs	r3, #0
 8007072:	613b      	str	r3, [r7, #16]
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	61fb      	str	r3, [r7, #28]
 8007078:	2308      	movs	r3, #8
 800707a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	1c5a      	adds	r2, r3, #1
 8007080:	61fa      	str	r2, [r7, #28]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	781b      	ldrb	r3, [r3, #0]
 8007088:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800708a:	7efb      	ldrb	r3, [r7, #27]
 800708c:	2b20      	cmp	r3, #32
 800708e:	d94e      	bls.n	800712e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007090:	7efb      	ldrb	r3, [r7, #27]
 8007092:	2b2f      	cmp	r3, #47	; 0x2f
 8007094:	d006      	beq.n	80070a4 <create_name+0x54>
 8007096:	7efb      	ldrb	r3, [r7, #27]
 8007098:	2b5c      	cmp	r3, #92	; 0x5c
 800709a:	d110      	bne.n	80070be <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800709c:	e002      	b.n	80070a4 <create_name+0x54>
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	3301      	adds	r3, #1
 80070a2:	61fb      	str	r3, [r7, #28]
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	4413      	add	r3, r2
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	2b2f      	cmp	r3, #47	; 0x2f
 80070ae:	d0f6      	beq.n	800709e <create_name+0x4e>
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	4413      	add	r3, r2
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	2b5c      	cmp	r3, #92	; 0x5c
 80070ba:	d0f0      	beq.n	800709e <create_name+0x4e>
			break;
 80070bc:	e038      	b.n	8007130 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80070be:	7efb      	ldrb	r3, [r7, #27]
 80070c0:	2b2e      	cmp	r3, #46	; 0x2e
 80070c2:	d003      	beq.n	80070cc <create_name+0x7c>
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d30c      	bcc.n	80070e6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	2b0b      	cmp	r3, #11
 80070d0:	d002      	beq.n	80070d8 <create_name+0x88>
 80070d2:	7efb      	ldrb	r3, [r7, #27]
 80070d4:	2b2e      	cmp	r3, #46	; 0x2e
 80070d6:	d001      	beq.n	80070dc <create_name+0x8c>
 80070d8:	2306      	movs	r3, #6
 80070da:	e044      	b.n	8007166 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80070dc:	2308      	movs	r3, #8
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	230b      	movs	r3, #11
 80070e2:	617b      	str	r3, [r7, #20]
			continue;
 80070e4:	e022      	b.n	800712c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80070e6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	da04      	bge.n	80070f8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80070ee:	7efb      	ldrb	r3, [r7, #27]
 80070f0:	3b80      	subs	r3, #128	; 0x80
 80070f2:	4a1f      	ldr	r2, [pc, #124]	; (8007170 <create_name+0x120>)
 80070f4:	5cd3      	ldrb	r3, [r2, r3]
 80070f6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80070f8:	7efb      	ldrb	r3, [r7, #27]
 80070fa:	4619      	mov	r1, r3
 80070fc:	481d      	ldr	r0, [pc, #116]	; (8007174 <create_name+0x124>)
 80070fe:	f7fe feb4 	bl	8005e6a <chk_chr>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d001      	beq.n	800710c <create_name+0xbc>
 8007108:	2306      	movs	r3, #6
 800710a:	e02c      	b.n	8007166 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800710c:	7efb      	ldrb	r3, [r7, #27]
 800710e:	2b60      	cmp	r3, #96	; 0x60
 8007110:	d905      	bls.n	800711e <create_name+0xce>
 8007112:	7efb      	ldrb	r3, [r7, #27]
 8007114:	2b7a      	cmp	r3, #122	; 0x7a
 8007116:	d802      	bhi.n	800711e <create_name+0xce>
 8007118:	7efb      	ldrb	r3, [r7, #27]
 800711a:	3b20      	subs	r3, #32
 800711c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	613a      	str	r2, [r7, #16]
 8007124:	68ba      	ldr	r2, [r7, #8]
 8007126:	4413      	add	r3, r2
 8007128:	7efa      	ldrb	r2, [r7, #27]
 800712a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800712c:	e7a6      	b.n	800707c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800712e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	441a      	add	r2, r3
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d101      	bne.n	8007144 <create_name+0xf4>
 8007140:	2306      	movs	r3, #6
 8007142:	e010      	b.n	8007166 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	2be5      	cmp	r3, #229	; 0xe5
 800714a:	d102      	bne.n	8007152 <create_name+0x102>
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	2205      	movs	r2, #5
 8007150:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007152:	7efb      	ldrb	r3, [r7, #27]
 8007154:	2b20      	cmp	r3, #32
 8007156:	d801      	bhi.n	800715c <create_name+0x10c>
 8007158:	2204      	movs	r2, #4
 800715a:	e000      	b.n	800715e <create_name+0x10e>
 800715c:	2200      	movs	r2, #0
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	330b      	adds	r3, #11
 8007162:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007164:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8007166:	4618      	mov	r0, r3
 8007168:	3720      	adds	r7, #32
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	08008f70 	.word	0x08008f70
 8007174:	08008ef8 	.word	0x08008ef8

08007178 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b086      	sub	sp, #24
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800718c:	e002      	b.n	8007194 <follow_path+0x1c>
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	3301      	adds	r3, #1
 8007192:	603b      	str	r3, [r7, #0]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	2b2f      	cmp	r3, #47	; 0x2f
 800719a:	d0f8      	beq.n	800718e <follow_path+0x16>
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	2b5c      	cmp	r3, #92	; 0x5c
 80071a2:	d0f4      	beq.n	800718e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	2200      	movs	r2, #0
 80071a8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	2b1f      	cmp	r3, #31
 80071b0:	d80a      	bhi.n	80071c8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2280      	movs	r2, #128	; 0x80
 80071b6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80071ba:	2100      	movs	r1, #0
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f7ff fc01 	bl	80069c4 <dir_sdi>
 80071c2:	4603      	mov	r3, r0
 80071c4:	75fb      	strb	r3, [r7, #23]
 80071c6:	e048      	b.n	800725a <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80071c8:	463b      	mov	r3, r7
 80071ca:	4619      	mov	r1, r3
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f7ff ff3f 	bl	8007050 <create_name>
 80071d2:	4603      	mov	r3, r0
 80071d4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80071d6:	7dfb      	ldrb	r3, [r7, #23]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d139      	bne.n	8007250 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7ff fe33 	bl	8006e48 <dir_find>
 80071e2:	4603      	mov	r3, r0
 80071e4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80071ec:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80071ee:	7dfb      	ldrb	r3, [r7, #23]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00a      	beq.n	800720a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80071f4:	7dfb      	ldrb	r3, [r7, #23]
 80071f6:	2b04      	cmp	r3, #4
 80071f8:	d12c      	bne.n	8007254 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80071fa:	7afb      	ldrb	r3, [r7, #11]
 80071fc:	f003 0304 	and.w	r3, r3, #4
 8007200:	2b00      	cmp	r3, #0
 8007202:	d127      	bne.n	8007254 <follow_path+0xdc>
 8007204:	2305      	movs	r3, #5
 8007206:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007208:	e024      	b.n	8007254 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800720a:	7afb      	ldrb	r3, [r7, #11]
 800720c:	f003 0304 	and.w	r3, r3, #4
 8007210:	2b00      	cmp	r3, #0
 8007212:	d121      	bne.n	8007258 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	799b      	ldrb	r3, [r3, #6]
 8007218:	f003 0310 	and.w	r3, r3, #16
 800721c:	2b00      	cmp	r3, #0
 800721e:	d102      	bne.n	8007226 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007220:	2305      	movs	r3, #5
 8007222:	75fb      	strb	r3, [r7, #23]
 8007224:	e019      	b.n	800725a <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	695b      	ldr	r3, [r3, #20]
 8007230:	68fa      	ldr	r2, [r7, #12]
 8007232:	8992      	ldrh	r2, [r2, #12]
 8007234:	fbb3 f0f2 	udiv	r0, r3, r2
 8007238:	fb00 f202 	mul.w	r2, r0, r2
 800723c:	1a9b      	subs	r3, r3, r2
 800723e:	440b      	add	r3, r1
 8007240:	4619      	mov	r1, r3
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f7ff fd64 	bl	8006d10 <ld_clust>
 8007248:	4602      	mov	r2, r0
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800724e:	e7bb      	b.n	80071c8 <follow_path+0x50>
			if (res != FR_OK) break;
 8007250:	bf00      	nop
 8007252:	e002      	b.n	800725a <follow_path+0xe2>
				break;
 8007254:	bf00      	nop
 8007256:	e000      	b.n	800725a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007258:	bf00      	nop
			}
		}
	}

	return res;
 800725a:	7dfb      	ldrb	r3, [r7, #23]
}
 800725c:	4618      	mov	r0, r3
 800725e:	3718      	adds	r7, #24
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007264:	b480      	push	{r7}
 8007266:	b087      	sub	sp, #28
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800726c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007270:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d031      	beq.n	80072de <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	617b      	str	r3, [r7, #20]
 8007280:	e002      	b.n	8007288 <get_ldnumber+0x24>
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	3301      	adds	r3, #1
 8007286:	617b      	str	r3, [r7, #20]
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	2b20      	cmp	r3, #32
 800728e:	d903      	bls.n	8007298 <get_ldnumber+0x34>
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	2b3a      	cmp	r3, #58	; 0x3a
 8007296:	d1f4      	bne.n	8007282 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	2b3a      	cmp	r3, #58	; 0x3a
 800729e:	d11c      	bne.n	80072da <get_ldnumber+0x76>
			tp = *path;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	1c5a      	adds	r2, r3, #1
 80072aa:	60fa      	str	r2, [r7, #12]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	3b30      	subs	r3, #48	; 0x30
 80072b0:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	2b09      	cmp	r3, #9
 80072b6:	d80e      	bhi.n	80072d6 <get_ldnumber+0x72>
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d10a      	bne.n	80072d6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d107      	bne.n	80072d6 <get_ldnumber+0x72>
					vol = (int)i;
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	3301      	adds	r3, #1
 80072ce:	617b      	str	r3, [r7, #20]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	e002      	b.n	80072e0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80072da:	2300      	movs	r3, #0
 80072dc:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80072de:	693b      	ldr	r3, [r7, #16]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	371c      	adds	r7, #28
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	70da      	strb	r2, [r3, #3]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007302:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007304:	6839      	ldr	r1, [r7, #0]
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7fe ff7a 	bl	8006200 <move_window>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <check_fs+0x2a>
 8007312:	2304      	movs	r3, #4
 8007314:	e038      	b.n	8007388 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	3334      	adds	r3, #52	; 0x34
 800731a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800731e:	4618      	mov	r0, r3
 8007320:	f7fe fcbe 	bl	8005ca0 <ld_word>
 8007324:	4603      	mov	r3, r0
 8007326:	461a      	mov	r2, r3
 8007328:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800732c:	429a      	cmp	r2, r3
 800732e:	d001      	beq.n	8007334 <check_fs+0x48>
 8007330:	2303      	movs	r3, #3
 8007332:	e029      	b.n	8007388 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800733a:	2be9      	cmp	r3, #233	; 0xe9
 800733c:	d009      	beq.n	8007352 <check_fs+0x66>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007344:	2beb      	cmp	r3, #235	; 0xeb
 8007346:	d11e      	bne.n	8007386 <check_fs+0x9a>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800734e:	2b90      	cmp	r3, #144	; 0x90
 8007350:	d119      	bne.n	8007386 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	3334      	adds	r3, #52	; 0x34
 8007356:	3336      	adds	r3, #54	; 0x36
 8007358:	4618      	mov	r0, r3
 800735a:	f7fe fcb9 	bl	8005cd0 <ld_dword>
 800735e:	4603      	mov	r3, r0
 8007360:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007364:	4a0a      	ldr	r2, [pc, #40]	; (8007390 <check_fs+0xa4>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d101      	bne.n	800736e <check_fs+0x82>
 800736a:	2300      	movs	r3, #0
 800736c:	e00c      	b.n	8007388 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	3334      	adds	r3, #52	; 0x34
 8007372:	3352      	adds	r3, #82	; 0x52
 8007374:	4618      	mov	r0, r3
 8007376:	f7fe fcab 	bl	8005cd0 <ld_dword>
 800737a:	4603      	mov	r3, r0
 800737c:	4a05      	ldr	r2, [pc, #20]	; (8007394 <check_fs+0xa8>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d101      	bne.n	8007386 <check_fs+0x9a>
 8007382:	2300      	movs	r3, #0
 8007384:	e000      	b.n	8007388 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007386:	2302      	movs	r3, #2
}
 8007388:	4618      	mov	r0, r3
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	00544146 	.word	0x00544146
 8007394:	33544146 	.word	0x33544146

08007398 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b096      	sub	sp, #88	; 0x58
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	4613      	mov	r3, r2
 80073a4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f7ff ff59 	bl	8007264 <get_ldnumber>
 80073b2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80073b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	da01      	bge.n	80073be <find_volume+0x26>
 80073ba:	230b      	movs	r3, #11
 80073bc:	e262      	b.n	8007884 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80073be:	4a9f      	ldr	r2, [pc, #636]	; (800763c <find_volume+0x2a4>)
 80073c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073c6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80073c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d101      	bne.n	80073d2 <find_volume+0x3a>
 80073ce:	230c      	movs	r3, #12
 80073d0:	e258      	b.n	8007884 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073d6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80073d8:	79fb      	ldrb	r3, [r7, #7]
 80073da:	f023 0301 	bic.w	r3, r3, #1
 80073de:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80073e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d01a      	beq.n	800741e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80073e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ea:	785b      	ldrb	r3, [r3, #1]
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7fe fbb9 	bl	8005b64 <disk_status>
 80073f2:	4603      	mov	r3, r0
 80073f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80073f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	2b00      	cmp	r3, #0
 8007402:	d10c      	bne.n	800741e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007404:	79fb      	ldrb	r3, [r7, #7]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d007      	beq.n	800741a <find_volume+0x82>
 800740a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800740e:	f003 0304 	and.w	r3, r3, #4
 8007412:	2b00      	cmp	r3, #0
 8007414:	d001      	beq.n	800741a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007416:	230a      	movs	r3, #10
 8007418:	e234      	b.n	8007884 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800741a:	2300      	movs	r3, #0
 800741c:	e232      	b.n	8007884 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800741e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007420:	2200      	movs	r2, #0
 8007422:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007426:	b2da      	uxtb	r2, r3
 8007428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800742c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742e:	785b      	ldrb	r3, [r3, #1]
 8007430:	4618      	mov	r0, r3
 8007432:	f7fe fbb1 	bl	8005b98 <disk_initialize>
 8007436:	4603      	mov	r3, r0
 8007438:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800743c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d001      	beq.n	800744c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007448:	2303      	movs	r3, #3
 800744a:	e21b      	b.n	8007884 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800744c:	79fb      	ldrb	r3, [r7, #7]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d007      	beq.n	8007462 <find_volume+0xca>
 8007452:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007456:	f003 0304 	and.w	r3, r3, #4
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800745e:	230a      	movs	r3, #10
 8007460:	e210      	b.n	8007884 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8007462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007464:	7858      	ldrb	r0, [r3, #1]
 8007466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007468:	330c      	adds	r3, #12
 800746a:	461a      	mov	r2, r3
 800746c:	2102      	movs	r1, #2
 800746e:	f7fe fbf9 	bl	8005c64 <disk_ioctl>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d001      	beq.n	800747c <find_volume+0xe4>
 8007478:	2301      	movs	r3, #1
 800747a:	e203      	b.n	8007884 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800747c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747e:	899b      	ldrh	r3, [r3, #12]
 8007480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007484:	d80d      	bhi.n	80074a2 <find_volume+0x10a>
 8007486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007488:	899b      	ldrh	r3, [r3, #12]
 800748a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800748e:	d308      	bcc.n	80074a2 <find_volume+0x10a>
 8007490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007492:	899b      	ldrh	r3, [r3, #12]
 8007494:	461a      	mov	r2, r3
 8007496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007498:	899b      	ldrh	r3, [r3, #12]
 800749a:	3b01      	subs	r3, #1
 800749c:	4013      	ands	r3, r2
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d001      	beq.n	80074a6 <find_volume+0x10e>
 80074a2:	2301      	movs	r3, #1
 80074a4:	e1ee      	b.n	8007884 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80074a6:	2300      	movs	r3, #0
 80074a8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80074aa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80074ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80074ae:	f7ff ff1d 	bl	80072ec <check_fs>
 80074b2:	4603      	mov	r3, r0
 80074b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80074b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d149      	bne.n	8007554 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80074c0:	2300      	movs	r3, #0
 80074c2:	643b      	str	r3, [r7, #64]	; 0x40
 80074c4:	e01e      	b.n	8007504 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80074c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80074cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ce:	011b      	lsls	r3, r3, #4
 80074d0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80074d4:	4413      	add	r3, r2
 80074d6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80074d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074da:	3304      	adds	r3, #4
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d006      	beq.n	80074f0 <find_volume+0x158>
 80074e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e4:	3308      	adds	r3, #8
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7fe fbf2 	bl	8005cd0 <ld_dword>
 80074ec:	4602      	mov	r2, r0
 80074ee:	e000      	b.n	80074f2 <find_volume+0x15a>
 80074f0:	2200      	movs	r2, #0
 80074f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	3358      	adds	r3, #88	; 0x58
 80074f8:	443b      	add	r3, r7
 80074fa:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80074fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007500:	3301      	adds	r3, #1
 8007502:	643b      	str	r3, [r7, #64]	; 0x40
 8007504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007506:	2b03      	cmp	r3, #3
 8007508:	d9dd      	bls.n	80074c6 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800750a:	2300      	movs	r3, #0
 800750c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800750e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007510:	2b00      	cmp	r3, #0
 8007512:	d002      	beq.n	800751a <find_volume+0x182>
 8007514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007516:	3b01      	subs	r3, #1
 8007518:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800751a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800751c:	009b      	lsls	r3, r3, #2
 800751e:	3358      	adds	r3, #88	; 0x58
 8007520:	443b      	add	r3, r7
 8007522:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007526:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007528:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800752a:	2b00      	cmp	r3, #0
 800752c:	d005      	beq.n	800753a <find_volume+0x1a2>
 800752e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007530:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007532:	f7ff fedb 	bl	80072ec <check_fs>
 8007536:	4603      	mov	r3, r0
 8007538:	e000      	b.n	800753c <find_volume+0x1a4>
 800753a:	2303      	movs	r3, #3
 800753c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007540:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007544:	2b01      	cmp	r3, #1
 8007546:	d905      	bls.n	8007554 <find_volume+0x1bc>
 8007548:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800754a:	3301      	adds	r3, #1
 800754c:	643b      	str	r3, [r7, #64]	; 0x40
 800754e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007550:	2b03      	cmp	r3, #3
 8007552:	d9e2      	bls.n	800751a <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007554:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007558:	2b04      	cmp	r3, #4
 800755a:	d101      	bne.n	8007560 <find_volume+0x1c8>
 800755c:	2301      	movs	r3, #1
 800755e:	e191      	b.n	8007884 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007560:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007564:	2b01      	cmp	r3, #1
 8007566:	d901      	bls.n	800756c <find_volume+0x1d4>
 8007568:	230d      	movs	r3, #13
 800756a:	e18b      	b.n	8007884 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800756c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800756e:	3334      	adds	r3, #52	; 0x34
 8007570:	330b      	adds	r3, #11
 8007572:	4618      	mov	r0, r3
 8007574:	f7fe fb94 	bl	8005ca0 <ld_word>
 8007578:	4603      	mov	r3, r0
 800757a:	461a      	mov	r2, r3
 800757c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800757e:	899b      	ldrh	r3, [r3, #12]
 8007580:	429a      	cmp	r2, r3
 8007582:	d001      	beq.n	8007588 <find_volume+0x1f0>
 8007584:	230d      	movs	r3, #13
 8007586:	e17d      	b.n	8007884 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758a:	3334      	adds	r3, #52	; 0x34
 800758c:	3316      	adds	r3, #22
 800758e:	4618      	mov	r0, r3
 8007590:	f7fe fb86 	bl	8005ca0 <ld_word>
 8007594:	4603      	mov	r3, r0
 8007596:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007598:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800759a:	2b00      	cmp	r3, #0
 800759c:	d106      	bne.n	80075ac <find_volume+0x214>
 800759e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a0:	3334      	adds	r3, #52	; 0x34
 80075a2:	3324      	adds	r3, #36	; 0x24
 80075a4:	4618      	mov	r0, r3
 80075a6:	f7fe fb93 	bl	8005cd0 <ld_dword>
 80075aa:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80075ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80075b0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80075b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b4:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80075b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ba:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80075bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075be:	789b      	ldrb	r3, [r3, #2]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d005      	beq.n	80075d0 <find_volume+0x238>
 80075c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c6:	789b      	ldrb	r3, [r3, #2]
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d001      	beq.n	80075d0 <find_volume+0x238>
 80075cc:	230d      	movs	r3, #13
 80075ce:	e159      	b.n	8007884 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80075d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d2:	789b      	ldrb	r3, [r3, #2]
 80075d4:	461a      	mov	r2, r3
 80075d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075d8:	fb02 f303 	mul.w	r3, r2, r3
 80075dc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80075de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80075ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ec:	895b      	ldrh	r3, [r3, #10]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d008      	beq.n	8007604 <find_volume+0x26c>
 80075f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f4:	895b      	ldrh	r3, [r3, #10]
 80075f6:	461a      	mov	r2, r3
 80075f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fa:	895b      	ldrh	r3, [r3, #10]
 80075fc:	3b01      	subs	r3, #1
 80075fe:	4013      	ands	r3, r2
 8007600:	2b00      	cmp	r3, #0
 8007602:	d001      	beq.n	8007608 <find_volume+0x270>
 8007604:	230d      	movs	r3, #13
 8007606:	e13d      	b.n	8007884 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760a:	3334      	adds	r3, #52	; 0x34
 800760c:	3311      	adds	r3, #17
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe fb46 	bl	8005ca0 <ld_word>
 8007614:	4603      	mov	r3, r0
 8007616:	461a      	mov	r2, r3
 8007618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800761c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761e:	891b      	ldrh	r3, [r3, #8]
 8007620:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007622:	8992      	ldrh	r2, [r2, #12]
 8007624:	0952      	lsrs	r2, r2, #5
 8007626:	b292      	uxth	r2, r2
 8007628:	fbb3 f1f2 	udiv	r1, r3, r2
 800762c:	fb01 f202 	mul.w	r2, r1, r2
 8007630:	1a9b      	subs	r3, r3, r2
 8007632:	b29b      	uxth	r3, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	d003      	beq.n	8007640 <find_volume+0x2a8>
 8007638:	230d      	movs	r3, #13
 800763a:	e123      	b.n	8007884 <find_volume+0x4ec>
 800763c:	2000127c 	.word	0x2000127c

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007642:	3334      	adds	r3, #52	; 0x34
 8007644:	3313      	adds	r3, #19
 8007646:	4618      	mov	r0, r3
 8007648:	f7fe fb2a 	bl	8005ca0 <ld_word>
 800764c:	4603      	mov	r3, r0
 800764e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007650:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007652:	2b00      	cmp	r3, #0
 8007654:	d106      	bne.n	8007664 <find_volume+0x2cc>
 8007656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007658:	3334      	adds	r3, #52	; 0x34
 800765a:	3320      	adds	r3, #32
 800765c:	4618      	mov	r0, r3
 800765e:	f7fe fb37 	bl	8005cd0 <ld_dword>
 8007662:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007666:	3334      	adds	r3, #52	; 0x34
 8007668:	330e      	adds	r3, #14
 800766a:	4618      	mov	r0, r3
 800766c:	f7fe fb18 	bl	8005ca0 <ld_word>
 8007670:	4603      	mov	r3, r0
 8007672:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007674:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <find_volume+0x2e6>
 800767a:	230d      	movs	r3, #13
 800767c:	e102      	b.n	8007884 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800767e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007682:	4413      	add	r3, r2
 8007684:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007686:	8911      	ldrh	r1, [r2, #8]
 8007688:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800768a:	8992      	ldrh	r2, [r2, #12]
 800768c:	0952      	lsrs	r2, r2, #5
 800768e:	b292      	uxth	r2, r2
 8007690:	fbb1 f2f2 	udiv	r2, r1, r2
 8007694:	b292      	uxth	r2, r2
 8007696:	4413      	add	r3, r2
 8007698:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800769a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800769c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800769e:	429a      	cmp	r2, r3
 80076a0:	d201      	bcs.n	80076a6 <find_volume+0x30e>
 80076a2:	230d      	movs	r3, #13
 80076a4:	e0ee      	b.n	8007884 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80076a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076ae:	8952      	ldrh	r2, [r2, #10]
 80076b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80076b4:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80076b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d101      	bne.n	80076c0 <find_volume+0x328>
 80076bc:	230d      	movs	r3, #13
 80076be:	e0e1      	b.n	8007884 <find_volume+0x4ec>
		fmt = FS_FAT32;
 80076c0:	2303      	movs	r3, #3
 80076c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80076c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d802      	bhi.n	80076d6 <find_volume+0x33e>
 80076d0:	2302      	movs	r3, #2
 80076d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	f640 72f5 	movw	r2, #4085	; 0xff5
 80076dc:	4293      	cmp	r3, r2
 80076de:	d802      	bhi.n	80076e6 <find_volume+0x34e>
 80076e0:	2301      	movs	r3, #1
 80076e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80076e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e8:	1c9a      	adds	r2, r3, #2
 80076ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ec:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80076ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80076f2:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80076f4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80076f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076f8:	441a      	add	r2, r3
 80076fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fc:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80076fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007702:	441a      	add	r2, r3
 8007704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007706:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8007708:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800770c:	2b03      	cmp	r3, #3
 800770e:	d11e      	bne.n	800774e <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007712:	3334      	adds	r3, #52	; 0x34
 8007714:	332a      	adds	r3, #42	; 0x2a
 8007716:	4618      	mov	r0, r3
 8007718:	f7fe fac2 	bl	8005ca0 <ld_word>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d001      	beq.n	8007726 <find_volume+0x38e>
 8007722:	230d      	movs	r3, #13
 8007724:	e0ae      	b.n	8007884 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007728:	891b      	ldrh	r3, [r3, #8]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <find_volume+0x39a>
 800772e:	230d      	movs	r3, #13
 8007730:	e0a8      	b.n	8007884 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007734:	3334      	adds	r3, #52	; 0x34
 8007736:	332c      	adds	r3, #44	; 0x2c
 8007738:	4618      	mov	r0, r3
 800773a:	f7fe fac9 	bl	8005cd0 <ld_dword>
 800773e:	4602      	mov	r2, r0
 8007740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007742:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007746:	699b      	ldr	r3, [r3, #24]
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	647b      	str	r3, [r7, #68]	; 0x44
 800774c:	e01f      	b.n	800778e <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800774e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007750:	891b      	ldrh	r3, [r3, #8]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <find_volume+0x3c2>
 8007756:	230d      	movs	r3, #13
 8007758:	e094      	b.n	8007884 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800775a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800775e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007760:	441a      	add	r2, r3
 8007762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007764:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007766:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800776a:	2b02      	cmp	r3, #2
 800776c:	d103      	bne.n	8007776 <find_volume+0x3de>
 800776e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	005b      	lsls	r3, r3, #1
 8007774:	e00a      	b.n	800778c <find_volume+0x3f4>
 8007776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007778:	699a      	ldr	r2, [r3, #24]
 800777a:	4613      	mov	r3, r2
 800777c:	005b      	lsls	r3, r3, #1
 800777e:	4413      	add	r3, r2
 8007780:	085a      	lsrs	r2, r3, #1
 8007782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800778c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800778e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007790:	69da      	ldr	r2, [r3, #28]
 8007792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007794:	899b      	ldrh	r3, [r3, #12]
 8007796:	4619      	mov	r1, r3
 8007798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800779a:	440b      	add	r3, r1
 800779c:	3b01      	subs	r3, #1
 800779e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80077a0:	8989      	ldrh	r1, [r1, #12]
 80077a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d201      	bcs.n	80077ae <find_volume+0x416>
 80077aa:	230d      	movs	r3, #13
 80077ac:	e06a      	b.n	8007884 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80077ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077b4:	615a      	str	r2, [r3, #20]
 80077b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b8:	695a      	ldr	r2, [r3, #20]
 80077ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077bc:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80077be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c0:	2280      	movs	r2, #128	; 0x80
 80077c2:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80077c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80077c8:	2b03      	cmp	r3, #3
 80077ca:	d149      	bne.n	8007860 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80077cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ce:	3334      	adds	r3, #52	; 0x34
 80077d0:	3330      	adds	r3, #48	; 0x30
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fe fa64 	bl	8005ca0 <ld_word>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d140      	bne.n	8007860 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80077de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077e0:	3301      	adds	r3, #1
 80077e2:	4619      	mov	r1, r3
 80077e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80077e6:	f7fe fd0b 	bl	8006200 <move_window>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d137      	bne.n	8007860 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80077f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f2:	2200      	movs	r2, #0
 80077f4:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80077f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f8:	3334      	adds	r3, #52	; 0x34
 80077fa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80077fe:	4618      	mov	r0, r3
 8007800:	f7fe fa4e 	bl	8005ca0 <ld_word>
 8007804:	4603      	mov	r3, r0
 8007806:	461a      	mov	r2, r3
 8007808:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800780c:	429a      	cmp	r2, r3
 800780e:	d127      	bne.n	8007860 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007812:	3334      	adds	r3, #52	; 0x34
 8007814:	4618      	mov	r0, r3
 8007816:	f7fe fa5b 	bl	8005cd0 <ld_dword>
 800781a:	4603      	mov	r3, r0
 800781c:	4a1b      	ldr	r2, [pc, #108]	; (800788c <find_volume+0x4f4>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d11e      	bne.n	8007860 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007824:	3334      	adds	r3, #52	; 0x34
 8007826:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800782a:	4618      	mov	r0, r3
 800782c:	f7fe fa50 	bl	8005cd0 <ld_dword>
 8007830:	4603      	mov	r3, r0
 8007832:	4a17      	ldr	r2, [pc, #92]	; (8007890 <find_volume+0x4f8>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d113      	bne.n	8007860 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783a:	3334      	adds	r3, #52	; 0x34
 800783c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007840:	4618      	mov	r0, r3
 8007842:	f7fe fa45 	bl	8005cd0 <ld_dword>
 8007846:	4602      	mov	r2, r0
 8007848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800784a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800784c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800784e:	3334      	adds	r3, #52	; 0x34
 8007850:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007854:	4618      	mov	r0, r3
 8007856:	f7fe fa3b 	bl	8005cd0 <ld_dword>
 800785a:	4602      	mov	r2, r0
 800785c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800785e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007862:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007866:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007868:	4b0a      	ldr	r3, [pc, #40]	; (8007894 <find_volume+0x4fc>)
 800786a:	881b      	ldrh	r3, [r3, #0]
 800786c:	3301      	adds	r3, #1
 800786e:	b29a      	uxth	r2, r3
 8007870:	4b08      	ldr	r3, [pc, #32]	; (8007894 <find_volume+0x4fc>)
 8007872:	801a      	strh	r2, [r3, #0]
 8007874:	4b07      	ldr	r3, [pc, #28]	; (8007894 <find_volume+0x4fc>)
 8007876:	881a      	ldrh	r2, [r3, #0]
 8007878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800787a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800787c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800787e:	f7fe fc57 	bl	8006130 <clear_lock>
#endif
	return FR_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3758      	adds	r7, #88	; 0x58
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	41615252 	.word	0x41615252
 8007890:	61417272 	.word	0x61417272
 8007894:	20001280 	.word	0x20001280

08007898 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80078a2:	2309      	movs	r3, #9
 80078a4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d01c      	beq.n	80078e6 <validate+0x4e>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d018      	beq.n	80078e6 <validate+0x4e>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	781b      	ldrb	r3, [r3, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d013      	beq.n	80078e6 <validate+0x4e>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	889a      	ldrh	r2, [r3, #4]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	88db      	ldrh	r3, [r3, #6]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d10c      	bne.n	80078e6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	785b      	ldrb	r3, [r3, #1]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7fe f946 	bl	8005b64 <disk_status>
 80078d8:	4603      	mov	r3, r0
 80078da:	f003 0301 	and.w	r3, r3, #1
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d101      	bne.n	80078e6 <validate+0x4e>
			res = FR_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80078e6:	7bfb      	ldrb	r3, [r7, #15]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d102      	bne.n	80078f2 <validate+0x5a>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	e000      	b.n	80078f4 <validate+0x5c>
 80078f2:	2300      	movs	r3, #0
 80078f4:	683a      	ldr	r2, [r7, #0]
 80078f6:	6013      	str	r3, [r2, #0]
	return res;
 80078f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
	...

08007904 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b088      	sub	sp, #32
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	4613      	mov	r3, r2
 8007910:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007916:	f107 0310 	add.w	r3, r7, #16
 800791a:	4618      	mov	r0, r3
 800791c:	f7ff fca2 	bl	8007264 <get_ldnumber>
 8007920:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	2b00      	cmp	r3, #0
 8007926:	da01      	bge.n	800792c <f_mount+0x28>
 8007928:	230b      	movs	r3, #11
 800792a:	e02b      	b.n	8007984 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800792c:	4a17      	ldr	r2, [pc, #92]	; (800798c <f_mount+0x88>)
 800792e:	69fb      	ldr	r3, [r7, #28]
 8007930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007934:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d005      	beq.n	8007948 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800793c:	69b8      	ldr	r0, [r7, #24]
 800793e:	f7fe fbf7 	bl	8006130 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	2200      	movs	r2, #0
 8007946:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d002      	beq.n	8007954 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2200      	movs	r2, #0
 8007952:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007954:	68fa      	ldr	r2, [r7, #12]
 8007956:	490d      	ldr	r1, [pc, #52]	; (800798c <f_mount+0x88>)
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d002      	beq.n	800796a <f_mount+0x66>
 8007964:	79fb      	ldrb	r3, [r7, #7]
 8007966:	2b01      	cmp	r3, #1
 8007968:	d001      	beq.n	800796e <f_mount+0x6a>
 800796a:	2300      	movs	r3, #0
 800796c:	e00a      	b.n	8007984 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800796e:	f107 010c 	add.w	r1, r7, #12
 8007972:	f107 0308 	add.w	r3, r7, #8
 8007976:	2200      	movs	r2, #0
 8007978:	4618      	mov	r0, r3
 800797a:	f7ff fd0d 	bl	8007398 <find_volume>
 800797e:	4603      	mov	r3, r0
 8007980:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007982:	7dfb      	ldrb	r3, [r7, #23]
}
 8007984:	4618      	mov	r0, r3
 8007986:	3720      	adds	r7, #32
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}
 800798c:	2000127c 	.word	0x2000127c

08007990 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b098      	sub	sp, #96	; 0x60
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	4613      	mov	r3, r2
 800799c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d101      	bne.n	80079a8 <f_open+0x18>
 80079a4:	2309      	movs	r3, #9
 80079a6:	e1bb      	b.n	8007d20 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80079a8:	79fb      	ldrb	r3, [r7, #7]
 80079aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079ae:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80079b0:	79fa      	ldrb	r2, [r7, #7]
 80079b2:	f107 0110 	add.w	r1, r7, #16
 80079b6:	f107 0308 	add.w	r3, r7, #8
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7ff fcec 	bl	8007398 <find_volume>
 80079c0:	4603      	mov	r3, r0
 80079c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80079c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f040 819f 	bne.w	8007d0e <f_open+0x37e>
		dj.obj.fs = fs;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	f107 0314 	add.w	r3, r7, #20
 80079da:	4611      	mov	r1, r2
 80079dc:	4618      	mov	r0, r3
 80079de:	f7ff fbcb 	bl	8007178 <follow_path>
 80079e2:	4603      	mov	r3, r0
 80079e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80079e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d11a      	bne.n	8007a26 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80079f0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80079f4:	b25b      	sxtb	r3, r3
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	da03      	bge.n	8007a02 <f_open+0x72>
				res = FR_INVALID_NAME;
 80079fa:	2306      	movs	r3, #6
 80079fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007a00:	e011      	b.n	8007a26 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007a02:	79fb      	ldrb	r3, [r7, #7]
 8007a04:	f023 0301 	bic.w	r3, r3, #1
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bf14      	ite	ne
 8007a0c:	2301      	movne	r3, #1
 8007a0e:	2300      	moveq	r3, #0
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	461a      	mov	r2, r3
 8007a14:	f107 0314 	add.w	r3, r7, #20
 8007a18:	4611      	mov	r1, r2
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f7fe fa40 	bl	8005ea0 <chk_lock>
 8007a20:	4603      	mov	r3, r0
 8007a22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007a26:	79fb      	ldrb	r3, [r7, #7]
 8007a28:	f003 031c 	and.w	r3, r3, #28
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d07f      	beq.n	8007b30 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8007a30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d017      	beq.n	8007a68 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007a38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a3c:	2b04      	cmp	r3, #4
 8007a3e:	d10e      	bne.n	8007a5e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007a40:	f7fe fa8a 	bl	8005f58 <enq_lock>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d006      	beq.n	8007a58 <f_open+0xc8>
 8007a4a:	f107 0314 	add.w	r3, r7, #20
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff fa4f 	bl	8006ef2 <dir_register>
 8007a54:	4603      	mov	r3, r0
 8007a56:	e000      	b.n	8007a5a <f_open+0xca>
 8007a58:	2312      	movs	r3, #18
 8007a5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007a5e:	79fb      	ldrb	r3, [r7, #7]
 8007a60:	f043 0308 	orr.w	r3, r3, #8
 8007a64:	71fb      	strb	r3, [r7, #7]
 8007a66:	e010      	b.n	8007a8a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007a68:	7ebb      	ldrb	r3, [r7, #26]
 8007a6a:	f003 0311 	and.w	r3, r3, #17
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d003      	beq.n	8007a7a <f_open+0xea>
					res = FR_DENIED;
 8007a72:	2307      	movs	r3, #7
 8007a74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007a78:	e007      	b.n	8007a8a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007a7a:	79fb      	ldrb	r3, [r7, #7]
 8007a7c:	f003 0304 	and.w	r3, r3, #4
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d002      	beq.n	8007a8a <f_open+0xfa>
 8007a84:	2308      	movs	r3, #8
 8007a86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007a8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d168      	bne.n	8007b64 <f_open+0x1d4>
 8007a92:	79fb      	ldrb	r3, [r7, #7]
 8007a94:	f003 0308 	and.w	r3, r3, #8
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d063      	beq.n	8007b64 <f_open+0x1d4>
				dw = GET_FATTIME();
 8007a9c:	f7fd fe9a 	bl	80057d4 <get_fattime>
 8007aa0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aa4:	330e      	adds	r3, #14
 8007aa6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7fe f94f 	bl	8005d4c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ab0:	3316      	adds	r3, #22
 8007ab2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7fe f949 	bl	8005d4c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007aba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007abc:	330b      	adds	r3, #11
 8007abe:	2220      	movs	r2, #32
 8007ac0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ac6:	4611      	mov	r1, r2
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7ff f921 	bl	8006d10 <ld_clust>
 8007ace:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7ff f939 	bl	8006d4e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ade:	331c      	adds	r3, #28
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7fe f932 	bl	8005d4c <st_dword>
					fs->wflag = 1;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	2201      	movs	r2, #1
 8007aec:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007aee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d037      	beq.n	8007b64 <f_open+0x1d4>
						dw = fs->winsect;
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007afa:	f107 0314 	add.w	r3, r7, #20
 8007afe:	2200      	movs	r2, #0
 8007b00:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007b02:	4618      	mov	r0, r3
 8007b04:	f7fe fe29 	bl	800675a <remove_chain>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8007b0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d126      	bne.n	8007b64 <f_open+0x1d4>
							res = move_window(fs, dw);
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f7fe fb70 	bl	8006200 <move_window>
 8007b20:	4603      	mov	r3, r0
 8007b22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b2a:	3a01      	subs	r2, #1
 8007b2c:	611a      	str	r2, [r3, #16]
 8007b2e:	e019      	b.n	8007b64 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007b30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d115      	bne.n	8007b64 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007b38:	7ebb      	ldrb	r3, [r7, #26]
 8007b3a:	f003 0310 	and.w	r3, r3, #16
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d003      	beq.n	8007b4a <f_open+0x1ba>
					res = FR_NO_FILE;
 8007b42:	2304      	movs	r3, #4
 8007b44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007b48:	e00c      	b.n	8007b64 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007b4a:	79fb      	ldrb	r3, [r7, #7]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d007      	beq.n	8007b64 <f_open+0x1d4>
 8007b54:	7ebb      	ldrb	r3, [r7, #26]
 8007b56:	f003 0301 	and.w	r3, r3, #1
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d002      	beq.n	8007b64 <f_open+0x1d4>
						res = FR_DENIED;
 8007b5e:	2307      	movs	r3, #7
 8007b60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007b64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d128      	bne.n	8007bbe <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007b6c:	79fb      	ldrb	r3, [r7, #7]
 8007b6e:	f003 0308 	and.w	r3, r3, #8
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d003      	beq.n	8007b7e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007b76:	79fb      	ldrb	r3, [r7, #7]
 8007b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b7c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007b86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007b8c:	79fb      	ldrb	r3, [r7, #7]
 8007b8e:	f023 0301 	bic.w	r3, r3, #1
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	bf14      	ite	ne
 8007b96:	2301      	movne	r3, #1
 8007b98:	2300      	moveq	r3, #0
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	f107 0314 	add.w	r3, r7, #20
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f7fe f9f9 	bl	8005f9c <inc_lock>
 8007baa:	4602      	mov	r2, r0
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d102      	bne.n	8007bbe <f_open+0x22e>
 8007bb8:	2302      	movs	r3, #2
 8007bba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007bbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	f040 80a3 	bne.w	8007d0e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bcc:	4611      	mov	r1, r2
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f7ff f89e 	bl	8006d10 <ld_clust>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bdc:	331c      	adds	r3, #28
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fe f876 	bl	8005cd0 <ld_dword>
 8007be4:	4602      	mov	r2, r0
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	88da      	ldrh	r2, [r3, #6]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	79fa      	ldrb	r2, [r7, #7]
 8007c02:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2200      	movs	r2, #0
 8007c08:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2200      	movs	r2, #0
 8007c14:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3330      	adds	r3, #48	; 0x30
 8007c1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007c1e:	2100      	movs	r1, #0
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7fe f8e0 	bl	8005de6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007c26:	79fb      	ldrb	r3, [r7, #7]
 8007c28:	f003 0320 	and.w	r3, r3, #32
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d06e      	beq.n	8007d0e <f_open+0x37e>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	68db      	ldr	r3, [r3, #12]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d06a      	beq.n	8007d0e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	68da      	ldr	r2, [r3, #12]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	895b      	ldrh	r3, [r3, #10]
 8007c44:	461a      	mov	r2, r3
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	899b      	ldrh	r3, [r3, #12]
 8007c4a:	fb02 f303 	mul.w	r3, r2, r3
 8007c4e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8007c5c:	e016      	b.n	8007c8c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fe fb89 	bl	800637a <get_fat>
 8007c68:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007c6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d802      	bhi.n	8007c76 <f_open+0x2e6>
 8007c70:	2302      	movs	r3, #2
 8007c72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007c76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c7c:	d102      	bne.n	8007c84 <f_open+0x2f4>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007c84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	657b      	str	r3, [r7, #84]	; 0x54
 8007c8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d103      	bne.n	8007c9c <f_open+0x30c>
 8007c94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d8e0      	bhi.n	8007c5e <f_open+0x2ce>
				}
				fp->clust = clst;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ca0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007ca2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d131      	bne.n	8007d0e <f_open+0x37e>
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	899b      	ldrh	r3, [r3, #12]
 8007cae:	461a      	mov	r2, r3
 8007cb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007cb2:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cb6:	fb01 f202 	mul.w	r2, r1, r2
 8007cba:	1a9b      	subs	r3, r3, r2
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d026      	beq.n	8007d0e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f7fe fb39 	bl	800633c <clust2sect>
 8007cca:	6478      	str	r0, [r7, #68]	; 0x44
 8007ccc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d103      	bne.n	8007cda <f_open+0x34a>
						res = FR_INT_ERR;
 8007cd2:	2302      	movs	r3, #2
 8007cd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007cd8:	e019      	b.n	8007d0e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	899b      	ldrh	r3, [r3, #12]
 8007cde:	461a      	mov	r2, r3
 8007ce0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ce2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007ce6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ce8:	441a      	add	r2, r3
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	7858      	ldrb	r0, [r3, #1]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6a1a      	ldr	r2, [r3, #32]
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	f7fd ff71 	bl	8005be4 <disk_read>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <f_open+0x37e>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007d0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d002      	beq.n	8007d1c <f_open+0x38c>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007d1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3760      	adds	r7, #96	; 0x60
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b08c      	sub	sp, #48	; 0x30
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
 8007d34:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f107 0210 	add.w	r2, r7, #16
 8007d46:	4611      	mov	r1, r2
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f7ff fda5 	bl	8007898 <validate>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007d54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d107      	bne.n	8007d6c <f_write+0x44>
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	7d5b      	ldrb	r3, [r3, #21]
 8007d60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007d64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d002      	beq.n	8007d72 <f_write+0x4a>
 8007d6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d70:	e16a      	b.n	8008048 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	7d1b      	ldrb	r3, [r3, #20]
 8007d76:	f003 0302 	and.w	r3, r3, #2
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d101      	bne.n	8007d82 <f_write+0x5a>
 8007d7e:	2307      	movs	r3, #7
 8007d80:	e162      	b.n	8008048 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	699a      	ldr	r2, [r3, #24]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	441a      	add	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	f080 814c 	bcs.w	800802c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	43db      	mvns	r3, r3
 8007d9a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007d9c:	e146      	b.n	800802c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	699b      	ldr	r3, [r3, #24]
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	8992      	ldrh	r2, [r2, #12]
 8007da6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007daa:	fb01 f202 	mul.w	r2, r1, r2
 8007dae:	1a9b      	subs	r3, r3, r2
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f040 80f1 	bne.w	8007f98 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	699b      	ldr	r3, [r3, #24]
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	8992      	ldrh	r2, [r2, #12]
 8007dbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dc2:	693a      	ldr	r2, [r7, #16]
 8007dc4:	8952      	ldrh	r2, [r2, #10]
 8007dc6:	3a01      	subs	r2, #1
 8007dc8:	4013      	ands	r3, r2
 8007dca:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007dcc:	69bb      	ldr	r3, [r7, #24]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d143      	bne.n	8007e5a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d10c      	bne.n	8007df4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d11a      	bne.n	8007e1c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2100      	movs	r1, #0
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7fe fd1a 	bl	8006824 <create_chain>
 8007df0:	62b8      	str	r0, [r7, #40]	; 0x28
 8007df2:	e013      	b.n	8007e1c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d007      	beq.n	8007e0c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	699b      	ldr	r3, [r3, #24]
 8007e00:	4619      	mov	r1, r3
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f7fe fda6 	bl	8006954 <clmt_clust>
 8007e08:	62b8      	str	r0, [r7, #40]	; 0x28
 8007e0a:	e007      	b.n	8007e1c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	69db      	ldr	r3, [r3, #28]
 8007e12:	4619      	mov	r1, r3
 8007e14:	4610      	mov	r0, r2
 8007e16:	f7fe fd05 	bl	8006824 <create_chain>
 8007e1a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f000 8109 	beq.w	8008036 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d104      	bne.n	8007e34 <f_write+0x10c>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2202      	movs	r2, #2
 8007e2e:	755a      	strb	r2, [r3, #21]
 8007e30:	2302      	movs	r3, #2
 8007e32:	e109      	b.n	8008048 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e3a:	d104      	bne.n	8007e46 <f_write+0x11e>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	755a      	strb	r2, [r3, #21]
 8007e42:	2301      	movs	r3, #1
 8007e44:	e100      	b.n	8008048 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e4a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d102      	bne.n	8007e5a <f_write+0x132>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e58:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	7d1b      	ldrb	r3, [r3, #20]
 8007e5e:	b25b      	sxtb	r3, r3
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	da18      	bge.n	8007e96 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	7858      	ldrb	r0, [r3, #1]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6a1a      	ldr	r2, [r3, #32]
 8007e72:	2301      	movs	r3, #1
 8007e74:	f7fd fed6 	bl	8005c24 <disk_write>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d004      	beq.n	8007e88 <f_write+0x160>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2201      	movs	r2, #1
 8007e82:	755a      	strb	r2, [r3, #21]
 8007e84:	2301      	movs	r3, #1
 8007e86:	e0df      	b.n	8008048 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	7d1b      	ldrb	r3, [r3, #20]
 8007e8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e90:	b2da      	uxtb	r2, r3
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007e96:	693a      	ldr	r2, [r7, #16]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	69db      	ldr	r3, [r3, #28]
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	f7fe fa4c 	bl	800633c <clust2sect>
 8007ea4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d104      	bne.n	8007eb6 <f_write+0x18e>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	755a      	strb	r2, [r3, #21]
 8007eb2:	2302      	movs	r3, #2
 8007eb4:	e0c8      	b.n	8008048 <f_write+0x320>
			sect += csect;
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	4413      	add	r3, r2
 8007ebc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	899b      	ldrh	r3, [r3, #12]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eca:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007ecc:	6a3b      	ldr	r3, [r7, #32]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d043      	beq.n	8007f5a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007ed2:	69ba      	ldr	r2, [r7, #24]
 8007ed4:	6a3b      	ldr	r3, [r7, #32]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	8952      	ldrh	r2, [r2, #10]
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d905      	bls.n	8007eec <f_write+0x1c4>
					cc = fs->csize - csect;
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	895b      	ldrh	r3, [r3, #10]
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	7858      	ldrb	r0, [r3, #1]
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	69f9      	ldr	r1, [r7, #28]
 8007ef6:	f7fd fe95 	bl	8005c24 <disk_write>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d004      	beq.n	8007f0a <f_write+0x1e2>
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2201      	movs	r2, #1
 8007f04:	755a      	strb	r2, [r3, #21]
 8007f06:	2301      	movs	r3, #1
 8007f08:	e09e      	b.n	8008048 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6a1a      	ldr	r2, [r3, #32]
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	6a3a      	ldr	r2, [r7, #32]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d918      	bls.n	8007f4a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6a1a      	ldr	r2, [r3, #32]
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	693a      	ldr	r2, [r7, #16]
 8007f28:	8992      	ldrh	r2, [r2, #12]
 8007f2a:	fb02 f303 	mul.w	r3, r2, r3
 8007f2e:	69fa      	ldr	r2, [r7, #28]
 8007f30:	18d1      	adds	r1, r2, r3
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	899b      	ldrh	r3, [r3, #12]
 8007f36:	461a      	mov	r2, r3
 8007f38:	f7fd ff34 	bl	8005da4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	7d1b      	ldrb	r3, [r3, #20]
 8007f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f44:	b2da      	uxtb	r2, r3
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	899b      	ldrh	r3, [r3, #12]
 8007f4e:	461a      	mov	r2, r3
 8007f50:	6a3b      	ldr	r3, [r7, #32]
 8007f52:	fb02 f303 	mul.w	r3, r2, r3
 8007f56:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8007f58:	e04b      	b.n	8007ff2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6a1b      	ldr	r3, [r3, #32]
 8007f5e:	697a      	ldr	r2, [r7, #20]
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d016      	beq.n	8007f92 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	699a      	ldr	r2, [r3, #24]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d210      	bcs.n	8007f92 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	7858      	ldrb	r0, [r3, #1]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	f7fd fe31 	bl	8005be4 <disk_read>
 8007f82:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d004      	beq.n	8007f92 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	755a      	strb	r2, [r3, #21]
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e05a      	b.n	8008048 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	899b      	ldrh	r3, [r3, #12]
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	699b      	ldr	r3, [r3, #24]
 8007fa2:	693a      	ldr	r2, [r7, #16]
 8007fa4:	8992      	ldrh	r2, [r2, #12]
 8007fa6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007faa:	fb01 f202 	mul.w	r2, r1, r2
 8007fae:	1a9b      	subs	r3, r3, r2
 8007fb0:	1ac3      	subs	r3, r0, r3
 8007fb2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007fb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d901      	bls.n	8007fc0 <f_write+0x298>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	699b      	ldr	r3, [r3, #24]
 8007fca:	693a      	ldr	r2, [r7, #16]
 8007fcc:	8992      	ldrh	r2, [r2, #12]
 8007fce:	fbb3 f0f2 	udiv	r0, r3, r2
 8007fd2:	fb00 f202 	mul.w	r2, r0, r2
 8007fd6:	1a9b      	subs	r3, r3, r2
 8007fd8:	440b      	add	r3, r1
 8007fda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fdc:	69f9      	ldr	r1, [r7, #28]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f7fd fee0 	bl	8005da4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	7d1b      	ldrb	r3, [r3, #20]
 8007fe8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007ff2:	69fa      	ldr	r2, [r7, #28]
 8007ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff6:	4413      	add	r3, r2
 8007ff8:	61fb      	str	r3, [r7, #28]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	699a      	ldr	r2, [r3, #24]
 8007ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008000:	441a      	add	r2, r3
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	619a      	str	r2, [r3, #24]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	68da      	ldr	r2, [r3, #12]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	699b      	ldr	r3, [r3, #24]
 800800e:	429a      	cmp	r2, r3
 8008010:	bf38      	it	cc
 8008012:	461a      	movcc	r2, r3
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	60da      	str	r2, [r3, #12]
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801e:	441a      	add	r2, r3
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2b00      	cmp	r3, #0
 8008030:	f47f aeb5 	bne.w	8007d9e <f_write+0x76>
 8008034:	e000      	b.n	8008038 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008036:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	7d1b      	ldrb	r3, [r3, #20]
 800803c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008040:	b2da      	uxtb	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3730      	adds	r7, #48	; 0x30
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b086      	sub	sp, #24
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f107 0208 	add.w	r2, r7, #8
 800805e:	4611      	mov	r1, r2
 8008060:	4618      	mov	r0, r3
 8008062:	f7ff fc19 	bl	8007898 <validate>
 8008066:	4603      	mov	r3, r0
 8008068:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800806a:	7dfb      	ldrb	r3, [r7, #23]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d168      	bne.n	8008142 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	7d1b      	ldrb	r3, [r3, #20]
 8008074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008078:	2b00      	cmp	r3, #0
 800807a:	d062      	beq.n	8008142 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	7d1b      	ldrb	r3, [r3, #20]
 8008080:	b25b      	sxtb	r3, r3
 8008082:	2b00      	cmp	r3, #0
 8008084:	da15      	bge.n	80080b2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	7858      	ldrb	r0, [r3, #1]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a1a      	ldr	r2, [r3, #32]
 8008094:	2301      	movs	r3, #1
 8008096:	f7fd fdc5 	bl	8005c24 <disk_write>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d001      	beq.n	80080a4 <f_sync+0x54>
 80080a0:	2301      	movs	r3, #1
 80080a2:	e04f      	b.n	8008144 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	7d1b      	ldrb	r3, [r3, #20]
 80080a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80080b2:	f7fd fb8f 	bl	80057d4 <get_fattime>
 80080b6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80080b8:	68ba      	ldr	r2, [r7, #8]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080be:	4619      	mov	r1, r3
 80080c0:	4610      	mov	r0, r2
 80080c2:	f7fe f89d 	bl	8006200 <move_window>
 80080c6:	4603      	mov	r3, r0
 80080c8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80080ca:	7dfb      	ldrb	r3, [r7, #23]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d138      	bne.n	8008142 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080d4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	330b      	adds	r3, #11
 80080da:	781a      	ldrb	r2, [r3, #0]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	330b      	adds	r3, #11
 80080e0:	f042 0220 	orr.w	r2, r2, #32
 80080e4:	b2d2      	uxtb	r2, r2
 80080e6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6818      	ldr	r0, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	461a      	mov	r2, r3
 80080f2:	68f9      	ldr	r1, [r7, #12]
 80080f4:	f7fe fe2b 	bl	8006d4e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f103 021c 	add.w	r2, r3, #28
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	4619      	mov	r1, r3
 8008104:	4610      	mov	r0, r2
 8008106:	f7fd fe21 	bl	8005d4c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	3316      	adds	r3, #22
 800810e:	6939      	ldr	r1, [r7, #16]
 8008110:	4618      	mov	r0, r3
 8008112:	f7fd fe1b 	bl	8005d4c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	3312      	adds	r3, #18
 800811a:	2100      	movs	r1, #0
 800811c:	4618      	mov	r0, r3
 800811e:	f7fd fdfa 	bl	8005d16 <st_word>
					fs->wflag = 1;
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2201      	movs	r2, #1
 8008126:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	4618      	mov	r0, r3
 800812c:	f7fe f896 	bl	800625c <sync_fs>
 8008130:	4603      	mov	r3, r0
 8008132:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	7d1b      	ldrb	r3, [r3, #20]
 8008138:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800813c:	b2da      	uxtb	r2, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008142:	7dfb      	ldrb	r3, [r7, #23]
}
 8008144:	4618      	mov	r0, r3
 8008146:	3718      	adds	r7, #24
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b084      	sub	sp, #16
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f7ff ff7b 	bl	8008050 <f_sync>
 800815a:	4603      	mov	r3, r0
 800815c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800815e:	7bfb      	ldrb	r3, [r7, #15]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d118      	bne.n	8008196 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f107 0208 	add.w	r2, r7, #8
 800816a:	4611      	mov	r1, r2
 800816c:	4618      	mov	r0, r3
 800816e:	f7ff fb93 	bl	8007898 <validate>
 8008172:	4603      	mov	r3, r0
 8008174:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008176:	7bfb      	ldrb	r3, [r7, #15]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d10c      	bne.n	8008196 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	4618      	mov	r0, r3
 8008182:	f7fd ff99 	bl	80060b8 <dec_lock>
 8008186:	4603      	mov	r3, r0
 8008188:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800818a:	7bfb      	ldrb	r3, [r7, #15]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d102      	bne.n	8008196 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2200      	movs	r2, #0
 8008194:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008196:	7bfb      	ldrb	r3, [r7, #15]
}
 8008198:	4618      	mov	r0, r3
 800819a:	3710      	adds	r7, #16
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b086      	sub	sp, #24
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d101      	bne.n	80081b4 <f_opendir+0x14>
 80081b0:	2309      	movs	r3, #9
 80081b2:	e064      	b.n	800827e <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 80081b8:	f107 010c 	add.w	r1, r7, #12
 80081bc:	463b      	mov	r3, r7
 80081be:	2200      	movs	r2, #0
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7ff f8e9 	bl	8007398 <find_volume>
 80081c6:	4603      	mov	r3, r0
 80081c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80081ca:	7dfb      	ldrb	r3, [r7, #23]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d14f      	bne.n	8008270 <f_opendir+0xd0>
		obj->fs = fs;
 80081d0:	68fa      	ldr	r2, [r7, #12]
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	4619      	mov	r1, r3
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f7fe ffcc 	bl	8007178 <follow_path>
 80081e0:	4603      	mov	r3, r0
 80081e2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 80081e4:	7dfb      	ldrb	r3, [r7, #23]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d13d      	bne.n	8008266 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80081f0:	b25b      	sxtb	r3, r3
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	db12      	blt.n	800821c <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	799b      	ldrb	r3, [r3, #6]
 80081fa:	f003 0310 	and.w	r3, r3, #16
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00a      	beq.n	8008218 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6a1b      	ldr	r3, [r3, #32]
 8008208:	4619      	mov	r1, r3
 800820a:	4610      	mov	r0, r2
 800820c:	f7fe fd80 	bl	8006d10 <ld_clust>
 8008210:	4602      	mov	r2, r0
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	609a      	str	r2, [r3, #8]
 8008216:	e001      	b.n	800821c <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8008218:	2305      	movs	r3, #5
 800821a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800821c:	7dfb      	ldrb	r3, [r7, #23]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d121      	bne.n	8008266 <f_opendir+0xc6>
				obj->id = fs->id;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	88da      	ldrh	r2, [r3, #6]
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800822a:	2100      	movs	r1, #0
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f7fe fbc9 	bl	80069c4 <dir_sdi>
 8008232:	4603      	mov	r3, r0
 8008234:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8008236:	7dfb      	ldrb	r3, [r7, #23]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d114      	bne.n	8008266 <f_opendir+0xc6>
					if (obj->sclust) {
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00d      	beq.n	8008260 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8008244:	2100      	movs	r1, #0
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f7fd fea8 	bl	8005f9c <inc_lock>
 800824c:	4602      	mov	r2, r0
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	691b      	ldr	r3, [r3, #16]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d105      	bne.n	8008266 <f_opendir+0xc6>
 800825a:	2312      	movs	r3, #18
 800825c:	75fb      	strb	r3, [r7, #23]
 800825e:	e002      	b.n	8008266 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	2200      	movs	r2, #0
 8008264:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8008266:	7dfb      	ldrb	r3, [r7, #23]
 8008268:	2b04      	cmp	r3, #4
 800826a:	d101      	bne.n	8008270 <f_opendir+0xd0>
 800826c:	2305      	movs	r3, #5
 800826e:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8008270:	7dfb      	ldrb	r3, [r7, #23]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d002      	beq.n	800827c <f_opendir+0xdc>
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2200      	movs	r2, #0
 800827a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800827c:	7dfb      	ldrb	r3, [r7, #23]
}
 800827e:	4618      	mov	r0, r3
 8008280:	3718      	adds	r7, #24
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f107 0208 	add.w	r2, r7, #8
 8008294:	4611      	mov	r1, r2
 8008296:	4618      	mov	r0, r3
 8008298:	f7ff fafe 	bl	8007898 <validate>
 800829c:	4603      	mov	r3, r0
 800829e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80082a0:	7bfb      	ldrb	r3, [r7, #15]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d110      	bne.n	80082c8 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	691b      	ldr	r3, [r3, #16]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d006      	beq.n	80082bc <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7fd ff00 	bl	80060b8 <dec_lock>
 80082b8:	4603      	mov	r3, r0
 80082ba:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 80082bc:	7bfb      	ldrb	r3, [r7, #15]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d102      	bne.n	80082c8 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b084      	sub	sp, #16
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f107 0208 	add.w	r2, r7, #8
 80082e2:	4611      	mov	r1, r2
 80082e4:	4618      	mov	r0, r3
 80082e6:	f7ff fad7 	bl	8007898 <validate>
 80082ea:	4603      	mov	r3, r0
 80082ec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80082ee:	7bfb      	ldrb	r3, [r7, #15]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d126      	bne.n	8008342 <f_readdir+0x70>
		if (!fno) {
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d106      	bne.n	8008308 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80082fa:	2100      	movs	r1, #0
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f7fe fb61 	bl	80069c4 <dir_sdi>
 8008302:	4603      	mov	r3, r0
 8008304:	73fb      	strb	r3, [r7, #15]
 8008306:	e01c      	b.n	8008342 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8008308:	2100      	movs	r1, #0
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f7fe fd3f 	bl	8006d8e <dir_read>
 8008310:	4603      	mov	r3, r0
 8008312:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8008314:	7bfb      	ldrb	r3, [r7, #15]
 8008316:	2b04      	cmp	r3, #4
 8008318:	d101      	bne.n	800831e <f_readdir+0x4c>
 800831a:	2300      	movs	r3, #0
 800831c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10e      	bne.n	8008342 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7fe fe33 	bl	8006f92 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800832c:	2100      	movs	r1, #0
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f7fe fbd1 	bl	8006ad6 <dir_next>
 8008334:	4603      	mov	r3, r0
 8008336:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8008338:	7bfb      	ldrb	r3, [r7, #15]
 800833a:	2b04      	cmp	r3, #4
 800833c:	d101      	bne.n	8008342 <f_readdir+0x70>
 800833e:	2300      	movs	r3, #0
 8008340:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8008342:	7bfb      	ldrb	r3, [r7, #15]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3710      	adds	r7, #16
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b09e      	sub	sp, #120	; 0x78
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8008354:	2300      	movs	r3, #0
 8008356:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8008358:	f107 010c 	add.w	r1, r7, #12
 800835c:	1d3b      	adds	r3, r7, #4
 800835e:	2202      	movs	r2, #2
 8008360:	4618      	mov	r0, r3
 8008362:	f7ff f819 	bl	8007398 <find_volume>
 8008366:	4603      	mov	r3, r0
 8008368:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8008370:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8008374:	2b00      	cmp	r3, #0
 8008376:	f040 808e 	bne.w	8008496 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008380:	4611      	mov	r1, r2
 8008382:	4618      	mov	r0, r3
 8008384:	f7fe fef8 	bl	8007178 <follow_path>
 8008388:	4603      	mov	r3, r0
 800838a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800838e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8008392:	2b00      	cmp	r3, #0
 8008394:	d108      	bne.n	80083a8 <f_unlink+0x5c>
 8008396:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800839a:	2102      	movs	r1, #2
 800839c:	4618      	mov	r0, r3
 800839e:	f7fd fd7f 	bl	8005ea0 <chk_lock>
 80083a2:	4603      	mov	r3, r0
 80083a4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80083a8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d172      	bne.n	8008496 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80083b0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80083b4:	b25b      	sxtb	r3, r3
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	da03      	bge.n	80083c2 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80083ba:	2306      	movs	r3, #6
 80083bc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80083c0:	e008      	b.n	80083d4 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 80083c2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80083c6:	f003 0301 	and.w	r3, r3, #1
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d002      	beq.n	80083d4 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 80083ce:	2307      	movs	r3, #7
 80083d0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 80083d4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d134      	bne.n	8008446 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80083e0:	4611      	mov	r1, r2
 80083e2:	4618      	mov	r0, r3
 80083e4:	f7fe fc94 	bl	8006d10 <ld_clust>
 80083e8:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80083ea:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80083ee:	f003 0310 	and.w	r3, r3, #16
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d027      	beq.n	8008446 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80083fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80083fc:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80083fe:	f107 0310 	add.w	r3, r7, #16
 8008402:	2100      	movs	r1, #0
 8008404:	4618      	mov	r0, r3
 8008406:	f7fe fadd 	bl	80069c4 <dir_sdi>
 800840a:	4603      	mov	r3, r0
 800840c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8008410:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8008414:	2b00      	cmp	r3, #0
 8008416:	d116      	bne.n	8008446 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 8008418:	f107 0310 	add.w	r3, r7, #16
 800841c:	2100      	movs	r1, #0
 800841e:	4618      	mov	r0, r3
 8008420:	f7fe fcb5 	bl	8006d8e <dir_read>
 8008424:	4603      	mov	r3, r0
 8008426:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800842a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800842e:	2b00      	cmp	r3, #0
 8008430:	d102      	bne.n	8008438 <f_unlink+0xec>
 8008432:	2307      	movs	r3, #7
 8008434:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8008438:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800843c:	2b04      	cmp	r3, #4
 800843e:	d102      	bne.n	8008446 <f_unlink+0xfa>
 8008440:	2300      	movs	r3, #0
 8008442:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8008446:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800844a:	2b00      	cmp	r3, #0
 800844c:	d123      	bne.n	8008496 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800844e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008452:	4618      	mov	r0, r3
 8008454:	f7fe fd7f 	bl	8006f56 <dir_remove>
 8008458:	4603      	mov	r3, r0
 800845a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800845e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10c      	bne.n	8008480 <f_unlink+0x134>
 8008466:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008468:	2b00      	cmp	r3, #0
 800846a:	d009      	beq.n	8008480 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800846c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008470:	2200      	movs	r2, #0
 8008472:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8008474:	4618      	mov	r0, r3
 8008476:	f7fe f970 	bl	800675a <remove_chain>
 800847a:	4603      	mov	r3, r0
 800847c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8008480:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8008484:	2b00      	cmp	r3, #0
 8008486:	d106      	bne.n	8008496 <f_unlink+0x14a>
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	4618      	mov	r0, r3
 800848c:	f7fd fee6 	bl	800625c <sync_fs>
 8008490:	4603      	mov	r3, r0
 8008492:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8008496:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800849a:	4618      	mov	r0, r3
 800849c:	3778      	adds	r7, #120	; 0x78
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
	...

080084a4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b087      	sub	sp, #28
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	4613      	mov	r3, r2
 80084b0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80084b2:	2301      	movs	r3, #1
 80084b4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80084b6:	2300      	movs	r3, #0
 80084b8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80084ba:	4b1f      	ldr	r3, [pc, #124]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084bc:	7a5b      	ldrb	r3, [r3, #9]
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d131      	bne.n	8008528 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80084c4:	4b1c      	ldr	r3, [pc, #112]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084c6:	7a5b      	ldrb	r3, [r3, #9]
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	461a      	mov	r2, r3
 80084cc:	4b1a      	ldr	r3, [pc, #104]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084ce:	2100      	movs	r1, #0
 80084d0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80084d2:	4b19      	ldr	r3, [pc, #100]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084d4:	7a5b      	ldrb	r3, [r3, #9]
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	4a17      	ldr	r2, [pc, #92]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80084e2:	4b15      	ldr	r3, [pc, #84]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084e4:	7a5b      	ldrb	r3, [r3, #9]
 80084e6:	b2db      	uxtb	r3, r3
 80084e8:	461a      	mov	r2, r3
 80084ea:	4b13      	ldr	r3, [pc, #76]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084ec:	4413      	add	r3, r2
 80084ee:	79fa      	ldrb	r2, [r7, #7]
 80084f0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80084f2:	4b11      	ldr	r3, [pc, #68]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084f4:	7a5b      	ldrb	r3, [r3, #9]
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	b2d1      	uxtb	r1, r2
 80084fc:	4a0e      	ldr	r2, [pc, #56]	; (8008538 <FATFS_LinkDriverEx+0x94>)
 80084fe:	7251      	strb	r1, [r2, #9]
 8008500:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008502:	7dbb      	ldrb	r3, [r7, #22]
 8008504:	3330      	adds	r3, #48	; 0x30
 8008506:	b2da      	uxtb	r2, r3
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	3301      	adds	r3, #1
 8008510:	223a      	movs	r2, #58	; 0x3a
 8008512:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	3302      	adds	r3, #2
 8008518:	222f      	movs	r2, #47	; 0x2f
 800851a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	3303      	adds	r3, #3
 8008520:	2200      	movs	r2, #0
 8008522:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008524:	2300      	movs	r3, #0
 8008526:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008528:	7dfb      	ldrb	r3, [r7, #23]
}
 800852a:	4618      	mov	r0, r3
 800852c:	371c      	adds	r7, #28
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
 8008536:	bf00      	nop
 8008538:	200012a4 	.word	0x200012a4

0800853c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008546:	2200      	movs	r2, #0
 8008548:	6839      	ldr	r1, [r7, #0]
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f7ff ffaa 	bl	80084a4 <FATFS_LinkDriverEx>
 8008550:	4603      	mov	r3, r0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3708      	adds	r7, #8
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
	...

0800855c <__errno>:
 800855c:	4b01      	ldr	r3, [pc, #4]	; (8008564 <__errno+0x8>)
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	4770      	bx	lr
 8008562:	bf00      	nop
 8008564:	2000000c 	.word	0x2000000c

08008568 <__libc_init_array>:
 8008568:	b570      	push	{r4, r5, r6, lr}
 800856a:	4d0d      	ldr	r5, [pc, #52]	; (80085a0 <__libc_init_array+0x38>)
 800856c:	4c0d      	ldr	r4, [pc, #52]	; (80085a4 <__libc_init_array+0x3c>)
 800856e:	1b64      	subs	r4, r4, r5
 8008570:	10a4      	asrs	r4, r4, #2
 8008572:	2600      	movs	r6, #0
 8008574:	42a6      	cmp	r6, r4
 8008576:	d109      	bne.n	800858c <__libc_init_array+0x24>
 8008578:	4d0b      	ldr	r5, [pc, #44]	; (80085a8 <__libc_init_array+0x40>)
 800857a:	4c0c      	ldr	r4, [pc, #48]	; (80085ac <__libc_init_array+0x44>)
 800857c:	f000 fc9e 	bl	8008ebc <_init>
 8008580:	1b64      	subs	r4, r4, r5
 8008582:	10a4      	asrs	r4, r4, #2
 8008584:	2600      	movs	r6, #0
 8008586:	42a6      	cmp	r6, r4
 8008588:	d105      	bne.n	8008596 <__libc_init_array+0x2e>
 800858a:	bd70      	pop	{r4, r5, r6, pc}
 800858c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008590:	4798      	blx	r3
 8008592:	3601      	adds	r6, #1
 8008594:	e7ee      	b.n	8008574 <__libc_init_array+0xc>
 8008596:	f855 3b04 	ldr.w	r3, [r5], #4
 800859a:	4798      	blx	r3
 800859c:	3601      	adds	r6, #1
 800859e:	e7f2      	b.n	8008586 <__libc_init_array+0x1e>
 80085a0:	0800902c 	.word	0x0800902c
 80085a4:	0800902c 	.word	0x0800902c
 80085a8:	0800902c 	.word	0x0800902c
 80085ac:	08009030 	.word	0x08009030

080085b0 <malloc>:
 80085b0:	4b02      	ldr	r3, [pc, #8]	; (80085bc <malloc+0xc>)
 80085b2:	4601      	mov	r1, r0
 80085b4:	6818      	ldr	r0, [r3, #0]
 80085b6:	f000 b87f 	b.w	80086b8 <_malloc_r>
 80085ba:	bf00      	nop
 80085bc:	2000000c 	.word	0x2000000c

080085c0 <free>:
 80085c0:	4b02      	ldr	r3, [pc, #8]	; (80085cc <free+0xc>)
 80085c2:	4601      	mov	r1, r0
 80085c4:	6818      	ldr	r0, [r3, #0]
 80085c6:	f000 b80b 	b.w	80085e0 <_free_r>
 80085ca:	bf00      	nop
 80085cc:	2000000c 	.word	0x2000000c

080085d0 <memset>:
 80085d0:	4402      	add	r2, r0
 80085d2:	4603      	mov	r3, r0
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d100      	bne.n	80085da <memset+0xa>
 80085d8:	4770      	bx	lr
 80085da:	f803 1b01 	strb.w	r1, [r3], #1
 80085de:	e7f9      	b.n	80085d4 <memset+0x4>

080085e0 <_free_r>:
 80085e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085e2:	2900      	cmp	r1, #0
 80085e4:	d044      	beq.n	8008670 <_free_r+0x90>
 80085e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085ea:	9001      	str	r0, [sp, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f1a1 0404 	sub.w	r4, r1, #4
 80085f2:	bfb8      	it	lt
 80085f4:	18e4      	addlt	r4, r4, r3
 80085f6:	f000 f903 	bl	8008800 <__malloc_lock>
 80085fa:	4a1e      	ldr	r2, [pc, #120]	; (8008674 <_free_r+0x94>)
 80085fc:	9801      	ldr	r0, [sp, #4]
 80085fe:	6813      	ldr	r3, [r2, #0]
 8008600:	b933      	cbnz	r3, 8008610 <_free_r+0x30>
 8008602:	6063      	str	r3, [r4, #4]
 8008604:	6014      	str	r4, [r2, #0]
 8008606:	b003      	add	sp, #12
 8008608:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800860c:	f000 b8fe 	b.w	800880c <__malloc_unlock>
 8008610:	42a3      	cmp	r3, r4
 8008612:	d908      	bls.n	8008626 <_free_r+0x46>
 8008614:	6825      	ldr	r5, [r4, #0]
 8008616:	1961      	adds	r1, r4, r5
 8008618:	428b      	cmp	r3, r1
 800861a:	bf01      	itttt	eq
 800861c:	6819      	ldreq	r1, [r3, #0]
 800861e:	685b      	ldreq	r3, [r3, #4]
 8008620:	1949      	addeq	r1, r1, r5
 8008622:	6021      	streq	r1, [r4, #0]
 8008624:	e7ed      	b.n	8008602 <_free_r+0x22>
 8008626:	461a      	mov	r2, r3
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	b10b      	cbz	r3, 8008630 <_free_r+0x50>
 800862c:	42a3      	cmp	r3, r4
 800862e:	d9fa      	bls.n	8008626 <_free_r+0x46>
 8008630:	6811      	ldr	r1, [r2, #0]
 8008632:	1855      	adds	r5, r2, r1
 8008634:	42a5      	cmp	r5, r4
 8008636:	d10b      	bne.n	8008650 <_free_r+0x70>
 8008638:	6824      	ldr	r4, [r4, #0]
 800863a:	4421      	add	r1, r4
 800863c:	1854      	adds	r4, r2, r1
 800863e:	42a3      	cmp	r3, r4
 8008640:	6011      	str	r1, [r2, #0]
 8008642:	d1e0      	bne.n	8008606 <_free_r+0x26>
 8008644:	681c      	ldr	r4, [r3, #0]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	6053      	str	r3, [r2, #4]
 800864a:	4421      	add	r1, r4
 800864c:	6011      	str	r1, [r2, #0]
 800864e:	e7da      	b.n	8008606 <_free_r+0x26>
 8008650:	d902      	bls.n	8008658 <_free_r+0x78>
 8008652:	230c      	movs	r3, #12
 8008654:	6003      	str	r3, [r0, #0]
 8008656:	e7d6      	b.n	8008606 <_free_r+0x26>
 8008658:	6825      	ldr	r5, [r4, #0]
 800865a:	1961      	adds	r1, r4, r5
 800865c:	428b      	cmp	r3, r1
 800865e:	bf04      	itt	eq
 8008660:	6819      	ldreq	r1, [r3, #0]
 8008662:	685b      	ldreq	r3, [r3, #4]
 8008664:	6063      	str	r3, [r4, #4]
 8008666:	bf04      	itt	eq
 8008668:	1949      	addeq	r1, r1, r5
 800866a:	6021      	streq	r1, [r4, #0]
 800866c:	6054      	str	r4, [r2, #4]
 800866e:	e7ca      	b.n	8008606 <_free_r+0x26>
 8008670:	b003      	add	sp, #12
 8008672:	bd30      	pop	{r4, r5, pc}
 8008674:	200012b0 	.word	0x200012b0

08008678 <sbrk_aligned>:
 8008678:	b570      	push	{r4, r5, r6, lr}
 800867a:	4e0e      	ldr	r6, [pc, #56]	; (80086b4 <sbrk_aligned+0x3c>)
 800867c:	460c      	mov	r4, r1
 800867e:	6831      	ldr	r1, [r6, #0]
 8008680:	4605      	mov	r5, r0
 8008682:	b911      	cbnz	r1, 800868a <sbrk_aligned+0x12>
 8008684:	f000 f88c 	bl	80087a0 <_sbrk_r>
 8008688:	6030      	str	r0, [r6, #0]
 800868a:	4621      	mov	r1, r4
 800868c:	4628      	mov	r0, r5
 800868e:	f000 f887 	bl	80087a0 <_sbrk_r>
 8008692:	1c43      	adds	r3, r0, #1
 8008694:	d00a      	beq.n	80086ac <sbrk_aligned+0x34>
 8008696:	1cc4      	adds	r4, r0, #3
 8008698:	f024 0403 	bic.w	r4, r4, #3
 800869c:	42a0      	cmp	r0, r4
 800869e:	d007      	beq.n	80086b0 <sbrk_aligned+0x38>
 80086a0:	1a21      	subs	r1, r4, r0
 80086a2:	4628      	mov	r0, r5
 80086a4:	f000 f87c 	bl	80087a0 <_sbrk_r>
 80086a8:	3001      	adds	r0, #1
 80086aa:	d101      	bne.n	80086b0 <sbrk_aligned+0x38>
 80086ac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80086b0:	4620      	mov	r0, r4
 80086b2:	bd70      	pop	{r4, r5, r6, pc}
 80086b4:	200012b4 	.word	0x200012b4

080086b8 <_malloc_r>:
 80086b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086bc:	1ccd      	adds	r5, r1, #3
 80086be:	f025 0503 	bic.w	r5, r5, #3
 80086c2:	3508      	adds	r5, #8
 80086c4:	2d0c      	cmp	r5, #12
 80086c6:	bf38      	it	cc
 80086c8:	250c      	movcc	r5, #12
 80086ca:	2d00      	cmp	r5, #0
 80086cc:	4607      	mov	r7, r0
 80086ce:	db01      	blt.n	80086d4 <_malloc_r+0x1c>
 80086d0:	42a9      	cmp	r1, r5
 80086d2:	d905      	bls.n	80086e0 <_malloc_r+0x28>
 80086d4:	230c      	movs	r3, #12
 80086d6:	603b      	str	r3, [r7, #0]
 80086d8:	2600      	movs	r6, #0
 80086da:	4630      	mov	r0, r6
 80086dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086e0:	4e2e      	ldr	r6, [pc, #184]	; (800879c <_malloc_r+0xe4>)
 80086e2:	f000 f88d 	bl	8008800 <__malloc_lock>
 80086e6:	6833      	ldr	r3, [r6, #0]
 80086e8:	461c      	mov	r4, r3
 80086ea:	bb34      	cbnz	r4, 800873a <_malloc_r+0x82>
 80086ec:	4629      	mov	r1, r5
 80086ee:	4638      	mov	r0, r7
 80086f0:	f7ff ffc2 	bl	8008678 <sbrk_aligned>
 80086f4:	1c43      	adds	r3, r0, #1
 80086f6:	4604      	mov	r4, r0
 80086f8:	d14d      	bne.n	8008796 <_malloc_r+0xde>
 80086fa:	6834      	ldr	r4, [r6, #0]
 80086fc:	4626      	mov	r6, r4
 80086fe:	2e00      	cmp	r6, #0
 8008700:	d140      	bne.n	8008784 <_malloc_r+0xcc>
 8008702:	6823      	ldr	r3, [r4, #0]
 8008704:	4631      	mov	r1, r6
 8008706:	4638      	mov	r0, r7
 8008708:	eb04 0803 	add.w	r8, r4, r3
 800870c:	f000 f848 	bl	80087a0 <_sbrk_r>
 8008710:	4580      	cmp	r8, r0
 8008712:	d13a      	bne.n	800878a <_malloc_r+0xd2>
 8008714:	6821      	ldr	r1, [r4, #0]
 8008716:	3503      	adds	r5, #3
 8008718:	1a6d      	subs	r5, r5, r1
 800871a:	f025 0503 	bic.w	r5, r5, #3
 800871e:	3508      	adds	r5, #8
 8008720:	2d0c      	cmp	r5, #12
 8008722:	bf38      	it	cc
 8008724:	250c      	movcc	r5, #12
 8008726:	4629      	mov	r1, r5
 8008728:	4638      	mov	r0, r7
 800872a:	f7ff ffa5 	bl	8008678 <sbrk_aligned>
 800872e:	3001      	adds	r0, #1
 8008730:	d02b      	beq.n	800878a <_malloc_r+0xd2>
 8008732:	6823      	ldr	r3, [r4, #0]
 8008734:	442b      	add	r3, r5
 8008736:	6023      	str	r3, [r4, #0]
 8008738:	e00e      	b.n	8008758 <_malloc_r+0xa0>
 800873a:	6822      	ldr	r2, [r4, #0]
 800873c:	1b52      	subs	r2, r2, r5
 800873e:	d41e      	bmi.n	800877e <_malloc_r+0xc6>
 8008740:	2a0b      	cmp	r2, #11
 8008742:	d916      	bls.n	8008772 <_malloc_r+0xba>
 8008744:	1961      	adds	r1, r4, r5
 8008746:	42a3      	cmp	r3, r4
 8008748:	6025      	str	r5, [r4, #0]
 800874a:	bf18      	it	ne
 800874c:	6059      	strne	r1, [r3, #4]
 800874e:	6863      	ldr	r3, [r4, #4]
 8008750:	bf08      	it	eq
 8008752:	6031      	streq	r1, [r6, #0]
 8008754:	5162      	str	r2, [r4, r5]
 8008756:	604b      	str	r3, [r1, #4]
 8008758:	4638      	mov	r0, r7
 800875a:	f104 060b 	add.w	r6, r4, #11
 800875e:	f000 f855 	bl	800880c <__malloc_unlock>
 8008762:	f026 0607 	bic.w	r6, r6, #7
 8008766:	1d23      	adds	r3, r4, #4
 8008768:	1af2      	subs	r2, r6, r3
 800876a:	d0b6      	beq.n	80086da <_malloc_r+0x22>
 800876c:	1b9b      	subs	r3, r3, r6
 800876e:	50a3      	str	r3, [r4, r2]
 8008770:	e7b3      	b.n	80086da <_malloc_r+0x22>
 8008772:	6862      	ldr	r2, [r4, #4]
 8008774:	42a3      	cmp	r3, r4
 8008776:	bf0c      	ite	eq
 8008778:	6032      	streq	r2, [r6, #0]
 800877a:	605a      	strne	r2, [r3, #4]
 800877c:	e7ec      	b.n	8008758 <_malloc_r+0xa0>
 800877e:	4623      	mov	r3, r4
 8008780:	6864      	ldr	r4, [r4, #4]
 8008782:	e7b2      	b.n	80086ea <_malloc_r+0x32>
 8008784:	4634      	mov	r4, r6
 8008786:	6876      	ldr	r6, [r6, #4]
 8008788:	e7b9      	b.n	80086fe <_malloc_r+0x46>
 800878a:	230c      	movs	r3, #12
 800878c:	603b      	str	r3, [r7, #0]
 800878e:	4638      	mov	r0, r7
 8008790:	f000 f83c 	bl	800880c <__malloc_unlock>
 8008794:	e7a1      	b.n	80086da <_malloc_r+0x22>
 8008796:	6025      	str	r5, [r4, #0]
 8008798:	e7de      	b.n	8008758 <_malloc_r+0xa0>
 800879a:	bf00      	nop
 800879c:	200012b0 	.word	0x200012b0

080087a0 <_sbrk_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	4d06      	ldr	r5, [pc, #24]	; (80087bc <_sbrk_r+0x1c>)
 80087a4:	2300      	movs	r3, #0
 80087a6:	4604      	mov	r4, r0
 80087a8:	4608      	mov	r0, r1
 80087aa:	602b      	str	r3, [r5, #0]
 80087ac:	f7f8 fbac 	bl	8000f08 <_sbrk>
 80087b0:	1c43      	adds	r3, r0, #1
 80087b2:	d102      	bne.n	80087ba <_sbrk_r+0x1a>
 80087b4:	682b      	ldr	r3, [r5, #0]
 80087b6:	b103      	cbz	r3, 80087ba <_sbrk_r+0x1a>
 80087b8:	6023      	str	r3, [r4, #0]
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	200012b8 	.word	0x200012b8

080087c0 <siprintf>:
 80087c0:	b40e      	push	{r1, r2, r3}
 80087c2:	b500      	push	{lr}
 80087c4:	b09c      	sub	sp, #112	; 0x70
 80087c6:	ab1d      	add	r3, sp, #116	; 0x74
 80087c8:	9002      	str	r0, [sp, #8]
 80087ca:	9006      	str	r0, [sp, #24]
 80087cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087d0:	4809      	ldr	r0, [pc, #36]	; (80087f8 <siprintf+0x38>)
 80087d2:	9107      	str	r1, [sp, #28]
 80087d4:	9104      	str	r1, [sp, #16]
 80087d6:	4909      	ldr	r1, [pc, #36]	; (80087fc <siprintf+0x3c>)
 80087d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80087dc:	9105      	str	r1, [sp, #20]
 80087de:	6800      	ldr	r0, [r0, #0]
 80087e0:	9301      	str	r3, [sp, #4]
 80087e2:	a902      	add	r1, sp, #8
 80087e4:	f000 f874 	bl	80088d0 <_svfiprintf_r>
 80087e8:	9b02      	ldr	r3, [sp, #8]
 80087ea:	2200      	movs	r2, #0
 80087ec:	701a      	strb	r2, [r3, #0]
 80087ee:	b01c      	add	sp, #112	; 0x70
 80087f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80087f4:	b003      	add	sp, #12
 80087f6:	4770      	bx	lr
 80087f8:	2000000c 	.word	0x2000000c
 80087fc:	ffff0208 	.word	0xffff0208

08008800 <__malloc_lock>:
 8008800:	4801      	ldr	r0, [pc, #4]	; (8008808 <__malloc_lock+0x8>)
 8008802:	f000 baf9 	b.w	8008df8 <__retarget_lock_acquire_recursive>
 8008806:	bf00      	nop
 8008808:	200012bc 	.word	0x200012bc

0800880c <__malloc_unlock>:
 800880c:	4801      	ldr	r0, [pc, #4]	; (8008814 <__malloc_unlock+0x8>)
 800880e:	f000 baf4 	b.w	8008dfa <__retarget_lock_release_recursive>
 8008812:	bf00      	nop
 8008814:	200012bc 	.word	0x200012bc

08008818 <__ssputs_r>:
 8008818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800881c:	688e      	ldr	r6, [r1, #8]
 800881e:	429e      	cmp	r6, r3
 8008820:	4682      	mov	sl, r0
 8008822:	460c      	mov	r4, r1
 8008824:	4690      	mov	r8, r2
 8008826:	461f      	mov	r7, r3
 8008828:	d838      	bhi.n	800889c <__ssputs_r+0x84>
 800882a:	898a      	ldrh	r2, [r1, #12]
 800882c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008830:	d032      	beq.n	8008898 <__ssputs_r+0x80>
 8008832:	6825      	ldr	r5, [r4, #0]
 8008834:	6909      	ldr	r1, [r1, #16]
 8008836:	eba5 0901 	sub.w	r9, r5, r1
 800883a:	6965      	ldr	r5, [r4, #20]
 800883c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008840:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008844:	3301      	adds	r3, #1
 8008846:	444b      	add	r3, r9
 8008848:	106d      	asrs	r5, r5, #1
 800884a:	429d      	cmp	r5, r3
 800884c:	bf38      	it	cc
 800884e:	461d      	movcc	r5, r3
 8008850:	0553      	lsls	r3, r2, #21
 8008852:	d531      	bpl.n	80088b8 <__ssputs_r+0xa0>
 8008854:	4629      	mov	r1, r5
 8008856:	f7ff ff2f 	bl	80086b8 <_malloc_r>
 800885a:	4606      	mov	r6, r0
 800885c:	b950      	cbnz	r0, 8008874 <__ssputs_r+0x5c>
 800885e:	230c      	movs	r3, #12
 8008860:	f8ca 3000 	str.w	r3, [sl]
 8008864:	89a3      	ldrh	r3, [r4, #12]
 8008866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800886a:	81a3      	strh	r3, [r4, #12]
 800886c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008874:	6921      	ldr	r1, [r4, #16]
 8008876:	464a      	mov	r2, r9
 8008878:	f000 fac0 	bl	8008dfc <memcpy>
 800887c:	89a3      	ldrh	r3, [r4, #12]
 800887e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008882:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008886:	81a3      	strh	r3, [r4, #12]
 8008888:	6126      	str	r6, [r4, #16]
 800888a:	6165      	str	r5, [r4, #20]
 800888c:	444e      	add	r6, r9
 800888e:	eba5 0509 	sub.w	r5, r5, r9
 8008892:	6026      	str	r6, [r4, #0]
 8008894:	60a5      	str	r5, [r4, #8]
 8008896:	463e      	mov	r6, r7
 8008898:	42be      	cmp	r6, r7
 800889a:	d900      	bls.n	800889e <__ssputs_r+0x86>
 800889c:	463e      	mov	r6, r7
 800889e:	6820      	ldr	r0, [r4, #0]
 80088a0:	4632      	mov	r2, r6
 80088a2:	4641      	mov	r1, r8
 80088a4:	f000 fab8 	bl	8008e18 <memmove>
 80088a8:	68a3      	ldr	r3, [r4, #8]
 80088aa:	1b9b      	subs	r3, r3, r6
 80088ac:	60a3      	str	r3, [r4, #8]
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	4433      	add	r3, r6
 80088b2:	6023      	str	r3, [r4, #0]
 80088b4:	2000      	movs	r0, #0
 80088b6:	e7db      	b.n	8008870 <__ssputs_r+0x58>
 80088b8:	462a      	mov	r2, r5
 80088ba:	f000 fac7 	bl	8008e4c <_realloc_r>
 80088be:	4606      	mov	r6, r0
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d1e1      	bne.n	8008888 <__ssputs_r+0x70>
 80088c4:	6921      	ldr	r1, [r4, #16]
 80088c6:	4650      	mov	r0, sl
 80088c8:	f7ff fe8a 	bl	80085e0 <_free_r>
 80088cc:	e7c7      	b.n	800885e <__ssputs_r+0x46>
	...

080088d0 <_svfiprintf_r>:
 80088d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d4:	4698      	mov	r8, r3
 80088d6:	898b      	ldrh	r3, [r1, #12]
 80088d8:	061b      	lsls	r3, r3, #24
 80088da:	b09d      	sub	sp, #116	; 0x74
 80088dc:	4607      	mov	r7, r0
 80088de:	460d      	mov	r5, r1
 80088e0:	4614      	mov	r4, r2
 80088e2:	d50e      	bpl.n	8008902 <_svfiprintf_r+0x32>
 80088e4:	690b      	ldr	r3, [r1, #16]
 80088e6:	b963      	cbnz	r3, 8008902 <_svfiprintf_r+0x32>
 80088e8:	2140      	movs	r1, #64	; 0x40
 80088ea:	f7ff fee5 	bl	80086b8 <_malloc_r>
 80088ee:	6028      	str	r0, [r5, #0]
 80088f0:	6128      	str	r0, [r5, #16]
 80088f2:	b920      	cbnz	r0, 80088fe <_svfiprintf_r+0x2e>
 80088f4:	230c      	movs	r3, #12
 80088f6:	603b      	str	r3, [r7, #0]
 80088f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088fc:	e0d1      	b.n	8008aa2 <_svfiprintf_r+0x1d2>
 80088fe:	2340      	movs	r3, #64	; 0x40
 8008900:	616b      	str	r3, [r5, #20]
 8008902:	2300      	movs	r3, #0
 8008904:	9309      	str	r3, [sp, #36]	; 0x24
 8008906:	2320      	movs	r3, #32
 8008908:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800890c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008910:	2330      	movs	r3, #48	; 0x30
 8008912:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008abc <_svfiprintf_r+0x1ec>
 8008916:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800891a:	f04f 0901 	mov.w	r9, #1
 800891e:	4623      	mov	r3, r4
 8008920:	469a      	mov	sl, r3
 8008922:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008926:	b10a      	cbz	r2, 800892c <_svfiprintf_r+0x5c>
 8008928:	2a25      	cmp	r2, #37	; 0x25
 800892a:	d1f9      	bne.n	8008920 <_svfiprintf_r+0x50>
 800892c:	ebba 0b04 	subs.w	fp, sl, r4
 8008930:	d00b      	beq.n	800894a <_svfiprintf_r+0x7a>
 8008932:	465b      	mov	r3, fp
 8008934:	4622      	mov	r2, r4
 8008936:	4629      	mov	r1, r5
 8008938:	4638      	mov	r0, r7
 800893a:	f7ff ff6d 	bl	8008818 <__ssputs_r>
 800893e:	3001      	adds	r0, #1
 8008940:	f000 80aa 	beq.w	8008a98 <_svfiprintf_r+0x1c8>
 8008944:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008946:	445a      	add	r2, fp
 8008948:	9209      	str	r2, [sp, #36]	; 0x24
 800894a:	f89a 3000 	ldrb.w	r3, [sl]
 800894e:	2b00      	cmp	r3, #0
 8008950:	f000 80a2 	beq.w	8008a98 <_svfiprintf_r+0x1c8>
 8008954:	2300      	movs	r3, #0
 8008956:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800895a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800895e:	f10a 0a01 	add.w	sl, sl, #1
 8008962:	9304      	str	r3, [sp, #16]
 8008964:	9307      	str	r3, [sp, #28]
 8008966:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800896a:	931a      	str	r3, [sp, #104]	; 0x68
 800896c:	4654      	mov	r4, sl
 800896e:	2205      	movs	r2, #5
 8008970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008974:	4851      	ldr	r0, [pc, #324]	; (8008abc <_svfiprintf_r+0x1ec>)
 8008976:	f7f7 fc5b 	bl	8000230 <memchr>
 800897a:	9a04      	ldr	r2, [sp, #16]
 800897c:	b9d8      	cbnz	r0, 80089b6 <_svfiprintf_r+0xe6>
 800897e:	06d0      	lsls	r0, r2, #27
 8008980:	bf44      	itt	mi
 8008982:	2320      	movmi	r3, #32
 8008984:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008988:	0711      	lsls	r1, r2, #28
 800898a:	bf44      	itt	mi
 800898c:	232b      	movmi	r3, #43	; 0x2b
 800898e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008992:	f89a 3000 	ldrb.w	r3, [sl]
 8008996:	2b2a      	cmp	r3, #42	; 0x2a
 8008998:	d015      	beq.n	80089c6 <_svfiprintf_r+0xf6>
 800899a:	9a07      	ldr	r2, [sp, #28]
 800899c:	4654      	mov	r4, sl
 800899e:	2000      	movs	r0, #0
 80089a0:	f04f 0c0a 	mov.w	ip, #10
 80089a4:	4621      	mov	r1, r4
 80089a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089aa:	3b30      	subs	r3, #48	; 0x30
 80089ac:	2b09      	cmp	r3, #9
 80089ae:	d94e      	bls.n	8008a4e <_svfiprintf_r+0x17e>
 80089b0:	b1b0      	cbz	r0, 80089e0 <_svfiprintf_r+0x110>
 80089b2:	9207      	str	r2, [sp, #28]
 80089b4:	e014      	b.n	80089e0 <_svfiprintf_r+0x110>
 80089b6:	eba0 0308 	sub.w	r3, r0, r8
 80089ba:	fa09 f303 	lsl.w	r3, r9, r3
 80089be:	4313      	orrs	r3, r2
 80089c0:	9304      	str	r3, [sp, #16]
 80089c2:	46a2      	mov	sl, r4
 80089c4:	e7d2      	b.n	800896c <_svfiprintf_r+0x9c>
 80089c6:	9b03      	ldr	r3, [sp, #12]
 80089c8:	1d19      	adds	r1, r3, #4
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	9103      	str	r1, [sp, #12]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	bfbb      	ittet	lt
 80089d2:	425b      	neglt	r3, r3
 80089d4:	f042 0202 	orrlt.w	r2, r2, #2
 80089d8:	9307      	strge	r3, [sp, #28]
 80089da:	9307      	strlt	r3, [sp, #28]
 80089dc:	bfb8      	it	lt
 80089de:	9204      	strlt	r2, [sp, #16]
 80089e0:	7823      	ldrb	r3, [r4, #0]
 80089e2:	2b2e      	cmp	r3, #46	; 0x2e
 80089e4:	d10c      	bne.n	8008a00 <_svfiprintf_r+0x130>
 80089e6:	7863      	ldrb	r3, [r4, #1]
 80089e8:	2b2a      	cmp	r3, #42	; 0x2a
 80089ea:	d135      	bne.n	8008a58 <_svfiprintf_r+0x188>
 80089ec:	9b03      	ldr	r3, [sp, #12]
 80089ee:	1d1a      	adds	r2, r3, #4
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	9203      	str	r2, [sp, #12]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	bfb8      	it	lt
 80089f8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80089fc:	3402      	adds	r4, #2
 80089fe:	9305      	str	r3, [sp, #20]
 8008a00:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008acc <_svfiprintf_r+0x1fc>
 8008a04:	7821      	ldrb	r1, [r4, #0]
 8008a06:	2203      	movs	r2, #3
 8008a08:	4650      	mov	r0, sl
 8008a0a:	f7f7 fc11 	bl	8000230 <memchr>
 8008a0e:	b140      	cbz	r0, 8008a22 <_svfiprintf_r+0x152>
 8008a10:	2340      	movs	r3, #64	; 0x40
 8008a12:	eba0 000a 	sub.w	r0, r0, sl
 8008a16:	fa03 f000 	lsl.w	r0, r3, r0
 8008a1a:	9b04      	ldr	r3, [sp, #16]
 8008a1c:	4303      	orrs	r3, r0
 8008a1e:	3401      	adds	r4, #1
 8008a20:	9304      	str	r3, [sp, #16]
 8008a22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a26:	4826      	ldr	r0, [pc, #152]	; (8008ac0 <_svfiprintf_r+0x1f0>)
 8008a28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a2c:	2206      	movs	r2, #6
 8008a2e:	f7f7 fbff 	bl	8000230 <memchr>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	d038      	beq.n	8008aa8 <_svfiprintf_r+0x1d8>
 8008a36:	4b23      	ldr	r3, [pc, #140]	; (8008ac4 <_svfiprintf_r+0x1f4>)
 8008a38:	bb1b      	cbnz	r3, 8008a82 <_svfiprintf_r+0x1b2>
 8008a3a:	9b03      	ldr	r3, [sp, #12]
 8008a3c:	3307      	adds	r3, #7
 8008a3e:	f023 0307 	bic.w	r3, r3, #7
 8008a42:	3308      	adds	r3, #8
 8008a44:	9303      	str	r3, [sp, #12]
 8008a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a48:	4433      	add	r3, r6
 8008a4a:	9309      	str	r3, [sp, #36]	; 0x24
 8008a4c:	e767      	b.n	800891e <_svfiprintf_r+0x4e>
 8008a4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a52:	460c      	mov	r4, r1
 8008a54:	2001      	movs	r0, #1
 8008a56:	e7a5      	b.n	80089a4 <_svfiprintf_r+0xd4>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	3401      	adds	r4, #1
 8008a5c:	9305      	str	r3, [sp, #20]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	f04f 0c0a 	mov.w	ip, #10
 8008a64:	4620      	mov	r0, r4
 8008a66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a6a:	3a30      	subs	r2, #48	; 0x30
 8008a6c:	2a09      	cmp	r2, #9
 8008a6e:	d903      	bls.n	8008a78 <_svfiprintf_r+0x1a8>
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d0c5      	beq.n	8008a00 <_svfiprintf_r+0x130>
 8008a74:	9105      	str	r1, [sp, #20]
 8008a76:	e7c3      	b.n	8008a00 <_svfiprintf_r+0x130>
 8008a78:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e7f0      	b.n	8008a64 <_svfiprintf_r+0x194>
 8008a82:	ab03      	add	r3, sp, #12
 8008a84:	9300      	str	r3, [sp, #0]
 8008a86:	462a      	mov	r2, r5
 8008a88:	4b0f      	ldr	r3, [pc, #60]	; (8008ac8 <_svfiprintf_r+0x1f8>)
 8008a8a:	a904      	add	r1, sp, #16
 8008a8c:	4638      	mov	r0, r7
 8008a8e:	f3af 8000 	nop.w
 8008a92:	1c42      	adds	r2, r0, #1
 8008a94:	4606      	mov	r6, r0
 8008a96:	d1d6      	bne.n	8008a46 <_svfiprintf_r+0x176>
 8008a98:	89ab      	ldrh	r3, [r5, #12]
 8008a9a:	065b      	lsls	r3, r3, #25
 8008a9c:	f53f af2c 	bmi.w	80088f8 <_svfiprintf_r+0x28>
 8008aa0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008aa2:	b01d      	add	sp, #116	; 0x74
 8008aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa8:	ab03      	add	r3, sp, #12
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	462a      	mov	r2, r5
 8008aae:	4b06      	ldr	r3, [pc, #24]	; (8008ac8 <_svfiprintf_r+0x1f8>)
 8008ab0:	a904      	add	r1, sp, #16
 8008ab2:	4638      	mov	r0, r7
 8008ab4:	f000 f87a 	bl	8008bac <_printf_i>
 8008ab8:	e7eb      	b.n	8008a92 <_svfiprintf_r+0x1c2>
 8008aba:	bf00      	nop
 8008abc:	08008ff0 	.word	0x08008ff0
 8008ac0:	08008ffa 	.word	0x08008ffa
 8008ac4:	00000000 	.word	0x00000000
 8008ac8:	08008819 	.word	0x08008819
 8008acc:	08008ff6 	.word	0x08008ff6

08008ad0 <_printf_common>:
 8008ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad4:	4616      	mov	r6, r2
 8008ad6:	4699      	mov	r9, r3
 8008ad8:	688a      	ldr	r2, [r1, #8]
 8008ada:	690b      	ldr	r3, [r1, #16]
 8008adc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	bfb8      	it	lt
 8008ae4:	4613      	movlt	r3, r2
 8008ae6:	6033      	str	r3, [r6, #0]
 8008ae8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008aec:	4607      	mov	r7, r0
 8008aee:	460c      	mov	r4, r1
 8008af0:	b10a      	cbz	r2, 8008af6 <_printf_common+0x26>
 8008af2:	3301      	adds	r3, #1
 8008af4:	6033      	str	r3, [r6, #0]
 8008af6:	6823      	ldr	r3, [r4, #0]
 8008af8:	0699      	lsls	r1, r3, #26
 8008afa:	bf42      	ittt	mi
 8008afc:	6833      	ldrmi	r3, [r6, #0]
 8008afe:	3302      	addmi	r3, #2
 8008b00:	6033      	strmi	r3, [r6, #0]
 8008b02:	6825      	ldr	r5, [r4, #0]
 8008b04:	f015 0506 	ands.w	r5, r5, #6
 8008b08:	d106      	bne.n	8008b18 <_printf_common+0x48>
 8008b0a:	f104 0a19 	add.w	sl, r4, #25
 8008b0e:	68e3      	ldr	r3, [r4, #12]
 8008b10:	6832      	ldr	r2, [r6, #0]
 8008b12:	1a9b      	subs	r3, r3, r2
 8008b14:	42ab      	cmp	r3, r5
 8008b16:	dc26      	bgt.n	8008b66 <_printf_common+0x96>
 8008b18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008b1c:	1e13      	subs	r3, r2, #0
 8008b1e:	6822      	ldr	r2, [r4, #0]
 8008b20:	bf18      	it	ne
 8008b22:	2301      	movne	r3, #1
 8008b24:	0692      	lsls	r2, r2, #26
 8008b26:	d42b      	bmi.n	8008b80 <_printf_common+0xb0>
 8008b28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b2c:	4649      	mov	r1, r9
 8008b2e:	4638      	mov	r0, r7
 8008b30:	47c0      	blx	r8
 8008b32:	3001      	adds	r0, #1
 8008b34:	d01e      	beq.n	8008b74 <_printf_common+0xa4>
 8008b36:	6823      	ldr	r3, [r4, #0]
 8008b38:	68e5      	ldr	r5, [r4, #12]
 8008b3a:	6832      	ldr	r2, [r6, #0]
 8008b3c:	f003 0306 	and.w	r3, r3, #6
 8008b40:	2b04      	cmp	r3, #4
 8008b42:	bf08      	it	eq
 8008b44:	1aad      	subeq	r5, r5, r2
 8008b46:	68a3      	ldr	r3, [r4, #8]
 8008b48:	6922      	ldr	r2, [r4, #16]
 8008b4a:	bf0c      	ite	eq
 8008b4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b50:	2500      	movne	r5, #0
 8008b52:	4293      	cmp	r3, r2
 8008b54:	bfc4      	itt	gt
 8008b56:	1a9b      	subgt	r3, r3, r2
 8008b58:	18ed      	addgt	r5, r5, r3
 8008b5a:	2600      	movs	r6, #0
 8008b5c:	341a      	adds	r4, #26
 8008b5e:	42b5      	cmp	r5, r6
 8008b60:	d11a      	bne.n	8008b98 <_printf_common+0xc8>
 8008b62:	2000      	movs	r0, #0
 8008b64:	e008      	b.n	8008b78 <_printf_common+0xa8>
 8008b66:	2301      	movs	r3, #1
 8008b68:	4652      	mov	r2, sl
 8008b6a:	4649      	mov	r1, r9
 8008b6c:	4638      	mov	r0, r7
 8008b6e:	47c0      	blx	r8
 8008b70:	3001      	adds	r0, #1
 8008b72:	d103      	bne.n	8008b7c <_printf_common+0xac>
 8008b74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b7c:	3501      	adds	r5, #1
 8008b7e:	e7c6      	b.n	8008b0e <_printf_common+0x3e>
 8008b80:	18e1      	adds	r1, r4, r3
 8008b82:	1c5a      	adds	r2, r3, #1
 8008b84:	2030      	movs	r0, #48	; 0x30
 8008b86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b8a:	4422      	add	r2, r4
 8008b8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b94:	3302      	adds	r3, #2
 8008b96:	e7c7      	b.n	8008b28 <_printf_common+0x58>
 8008b98:	2301      	movs	r3, #1
 8008b9a:	4622      	mov	r2, r4
 8008b9c:	4649      	mov	r1, r9
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	47c0      	blx	r8
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	d0e6      	beq.n	8008b74 <_printf_common+0xa4>
 8008ba6:	3601      	adds	r6, #1
 8008ba8:	e7d9      	b.n	8008b5e <_printf_common+0x8e>
	...

08008bac <_printf_i>:
 8008bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	7e0f      	ldrb	r7, [r1, #24]
 8008bb2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008bb4:	2f78      	cmp	r7, #120	; 0x78
 8008bb6:	4691      	mov	r9, r2
 8008bb8:	4680      	mov	r8, r0
 8008bba:	460c      	mov	r4, r1
 8008bbc:	469a      	mov	sl, r3
 8008bbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008bc2:	d807      	bhi.n	8008bd4 <_printf_i+0x28>
 8008bc4:	2f62      	cmp	r7, #98	; 0x62
 8008bc6:	d80a      	bhi.n	8008bde <_printf_i+0x32>
 8008bc8:	2f00      	cmp	r7, #0
 8008bca:	f000 80d8 	beq.w	8008d7e <_printf_i+0x1d2>
 8008bce:	2f58      	cmp	r7, #88	; 0x58
 8008bd0:	f000 80a3 	beq.w	8008d1a <_printf_i+0x16e>
 8008bd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008bdc:	e03a      	b.n	8008c54 <_printf_i+0xa8>
 8008bde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008be2:	2b15      	cmp	r3, #21
 8008be4:	d8f6      	bhi.n	8008bd4 <_printf_i+0x28>
 8008be6:	a101      	add	r1, pc, #4	; (adr r1, 8008bec <_printf_i+0x40>)
 8008be8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008bec:	08008c45 	.word	0x08008c45
 8008bf0:	08008c59 	.word	0x08008c59
 8008bf4:	08008bd5 	.word	0x08008bd5
 8008bf8:	08008bd5 	.word	0x08008bd5
 8008bfc:	08008bd5 	.word	0x08008bd5
 8008c00:	08008bd5 	.word	0x08008bd5
 8008c04:	08008c59 	.word	0x08008c59
 8008c08:	08008bd5 	.word	0x08008bd5
 8008c0c:	08008bd5 	.word	0x08008bd5
 8008c10:	08008bd5 	.word	0x08008bd5
 8008c14:	08008bd5 	.word	0x08008bd5
 8008c18:	08008d65 	.word	0x08008d65
 8008c1c:	08008c89 	.word	0x08008c89
 8008c20:	08008d47 	.word	0x08008d47
 8008c24:	08008bd5 	.word	0x08008bd5
 8008c28:	08008bd5 	.word	0x08008bd5
 8008c2c:	08008d87 	.word	0x08008d87
 8008c30:	08008bd5 	.word	0x08008bd5
 8008c34:	08008c89 	.word	0x08008c89
 8008c38:	08008bd5 	.word	0x08008bd5
 8008c3c:	08008bd5 	.word	0x08008bd5
 8008c40:	08008d4f 	.word	0x08008d4f
 8008c44:	682b      	ldr	r3, [r5, #0]
 8008c46:	1d1a      	adds	r2, r3, #4
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	602a      	str	r2, [r5, #0]
 8008c4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c54:	2301      	movs	r3, #1
 8008c56:	e0a3      	b.n	8008da0 <_printf_i+0x1f4>
 8008c58:	6820      	ldr	r0, [r4, #0]
 8008c5a:	6829      	ldr	r1, [r5, #0]
 8008c5c:	0606      	lsls	r6, r0, #24
 8008c5e:	f101 0304 	add.w	r3, r1, #4
 8008c62:	d50a      	bpl.n	8008c7a <_printf_i+0xce>
 8008c64:	680e      	ldr	r6, [r1, #0]
 8008c66:	602b      	str	r3, [r5, #0]
 8008c68:	2e00      	cmp	r6, #0
 8008c6a:	da03      	bge.n	8008c74 <_printf_i+0xc8>
 8008c6c:	232d      	movs	r3, #45	; 0x2d
 8008c6e:	4276      	negs	r6, r6
 8008c70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c74:	485e      	ldr	r0, [pc, #376]	; (8008df0 <_printf_i+0x244>)
 8008c76:	230a      	movs	r3, #10
 8008c78:	e019      	b.n	8008cae <_printf_i+0x102>
 8008c7a:	680e      	ldr	r6, [r1, #0]
 8008c7c:	602b      	str	r3, [r5, #0]
 8008c7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c82:	bf18      	it	ne
 8008c84:	b236      	sxthne	r6, r6
 8008c86:	e7ef      	b.n	8008c68 <_printf_i+0xbc>
 8008c88:	682b      	ldr	r3, [r5, #0]
 8008c8a:	6820      	ldr	r0, [r4, #0]
 8008c8c:	1d19      	adds	r1, r3, #4
 8008c8e:	6029      	str	r1, [r5, #0]
 8008c90:	0601      	lsls	r1, r0, #24
 8008c92:	d501      	bpl.n	8008c98 <_printf_i+0xec>
 8008c94:	681e      	ldr	r6, [r3, #0]
 8008c96:	e002      	b.n	8008c9e <_printf_i+0xf2>
 8008c98:	0646      	lsls	r6, r0, #25
 8008c9a:	d5fb      	bpl.n	8008c94 <_printf_i+0xe8>
 8008c9c:	881e      	ldrh	r6, [r3, #0]
 8008c9e:	4854      	ldr	r0, [pc, #336]	; (8008df0 <_printf_i+0x244>)
 8008ca0:	2f6f      	cmp	r7, #111	; 0x6f
 8008ca2:	bf0c      	ite	eq
 8008ca4:	2308      	moveq	r3, #8
 8008ca6:	230a      	movne	r3, #10
 8008ca8:	2100      	movs	r1, #0
 8008caa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008cae:	6865      	ldr	r5, [r4, #4]
 8008cb0:	60a5      	str	r5, [r4, #8]
 8008cb2:	2d00      	cmp	r5, #0
 8008cb4:	bfa2      	ittt	ge
 8008cb6:	6821      	ldrge	r1, [r4, #0]
 8008cb8:	f021 0104 	bicge.w	r1, r1, #4
 8008cbc:	6021      	strge	r1, [r4, #0]
 8008cbe:	b90e      	cbnz	r6, 8008cc4 <_printf_i+0x118>
 8008cc0:	2d00      	cmp	r5, #0
 8008cc2:	d04d      	beq.n	8008d60 <_printf_i+0x1b4>
 8008cc4:	4615      	mov	r5, r2
 8008cc6:	fbb6 f1f3 	udiv	r1, r6, r3
 8008cca:	fb03 6711 	mls	r7, r3, r1, r6
 8008cce:	5dc7      	ldrb	r7, [r0, r7]
 8008cd0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008cd4:	4637      	mov	r7, r6
 8008cd6:	42bb      	cmp	r3, r7
 8008cd8:	460e      	mov	r6, r1
 8008cda:	d9f4      	bls.n	8008cc6 <_printf_i+0x11a>
 8008cdc:	2b08      	cmp	r3, #8
 8008cde:	d10b      	bne.n	8008cf8 <_printf_i+0x14c>
 8008ce0:	6823      	ldr	r3, [r4, #0]
 8008ce2:	07de      	lsls	r6, r3, #31
 8008ce4:	d508      	bpl.n	8008cf8 <_printf_i+0x14c>
 8008ce6:	6923      	ldr	r3, [r4, #16]
 8008ce8:	6861      	ldr	r1, [r4, #4]
 8008cea:	4299      	cmp	r1, r3
 8008cec:	bfde      	ittt	le
 8008cee:	2330      	movle	r3, #48	; 0x30
 8008cf0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008cf4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008cf8:	1b52      	subs	r2, r2, r5
 8008cfa:	6122      	str	r2, [r4, #16]
 8008cfc:	f8cd a000 	str.w	sl, [sp]
 8008d00:	464b      	mov	r3, r9
 8008d02:	aa03      	add	r2, sp, #12
 8008d04:	4621      	mov	r1, r4
 8008d06:	4640      	mov	r0, r8
 8008d08:	f7ff fee2 	bl	8008ad0 <_printf_common>
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	d14c      	bne.n	8008daa <_printf_i+0x1fe>
 8008d10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d14:	b004      	add	sp, #16
 8008d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d1a:	4835      	ldr	r0, [pc, #212]	; (8008df0 <_printf_i+0x244>)
 8008d1c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008d20:	6829      	ldr	r1, [r5, #0]
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	f851 6b04 	ldr.w	r6, [r1], #4
 8008d28:	6029      	str	r1, [r5, #0]
 8008d2a:	061d      	lsls	r5, r3, #24
 8008d2c:	d514      	bpl.n	8008d58 <_printf_i+0x1ac>
 8008d2e:	07df      	lsls	r7, r3, #31
 8008d30:	bf44      	itt	mi
 8008d32:	f043 0320 	orrmi.w	r3, r3, #32
 8008d36:	6023      	strmi	r3, [r4, #0]
 8008d38:	b91e      	cbnz	r6, 8008d42 <_printf_i+0x196>
 8008d3a:	6823      	ldr	r3, [r4, #0]
 8008d3c:	f023 0320 	bic.w	r3, r3, #32
 8008d40:	6023      	str	r3, [r4, #0]
 8008d42:	2310      	movs	r3, #16
 8008d44:	e7b0      	b.n	8008ca8 <_printf_i+0xfc>
 8008d46:	6823      	ldr	r3, [r4, #0]
 8008d48:	f043 0320 	orr.w	r3, r3, #32
 8008d4c:	6023      	str	r3, [r4, #0]
 8008d4e:	2378      	movs	r3, #120	; 0x78
 8008d50:	4828      	ldr	r0, [pc, #160]	; (8008df4 <_printf_i+0x248>)
 8008d52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008d56:	e7e3      	b.n	8008d20 <_printf_i+0x174>
 8008d58:	0659      	lsls	r1, r3, #25
 8008d5a:	bf48      	it	mi
 8008d5c:	b2b6      	uxthmi	r6, r6
 8008d5e:	e7e6      	b.n	8008d2e <_printf_i+0x182>
 8008d60:	4615      	mov	r5, r2
 8008d62:	e7bb      	b.n	8008cdc <_printf_i+0x130>
 8008d64:	682b      	ldr	r3, [r5, #0]
 8008d66:	6826      	ldr	r6, [r4, #0]
 8008d68:	6961      	ldr	r1, [r4, #20]
 8008d6a:	1d18      	adds	r0, r3, #4
 8008d6c:	6028      	str	r0, [r5, #0]
 8008d6e:	0635      	lsls	r5, r6, #24
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	d501      	bpl.n	8008d78 <_printf_i+0x1cc>
 8008d74:	6019      	str	r1, [r3, #0]
 8008d76:	e002      	b.n	8008d7e <_printf_i+0x1d2>
 8008d78:	0670      	lsls	r0, r6, #25
 8008d7a:	d5fb      	bpl.n	8008d74 <_printf_i+0x1c8>
 8008d7c:	8019      	strh	r1, [r3, #0]
 8008d7e:	2300      	movs	r3, #0
 8008d80:	6123      	str	r3, [r4, #16]
 8008d82:	4615      	mov	r5, r2
 8008d84:	e7ba      	b.n	8008cfc <_printf_i+0x150>
 8008d86:	682b      	ldr	r3, [r5, #0]
 8008d88:	1d1a      	adds	r2, r3, #4
 8008d8a:	602a      	str	r2, [r5, #0]
 8008d8c:	681d      	ldr	r5, [r3, #0]
 8008d8e:	6862      	ldr	r2, [r4, #4]
 8008d90:	2100      	movs	r1, #0
 8008d92:	4628      	mov	r0, r5
 8008d94:	f7f7 fa4c 	bl	8000230 <memchr>
 8008d98:	b108      	cbz	r0, 8008d9e <_printf_i+0x1f2>
 8008d9a:	1b40      	subs	r0, r0, r5
 8008d9c:	6060      	str	r0, [r4, #4]
 8008d9e:	6863      	ldr	r3, [r4, #4]
 8008da0:	6123      	str	r3, [r4, #16]
 8008da2:	2300      	movs	r3, #0
 8008da4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008da8:	e7a8      	b.n	8008cfc <_printf_i+0x150>
 8008daa:	6923      	ldr	r3, [r4, #16]
 8008dac:	462a      	mov	r2, r5
 8008dae:	4649      	mov	r1, r9
 8008db0:	4640      	mov	r0, r8
 8008db2:	47d0      	blx	sl
 8008db4:	3001      	adds	r0, #1
 8008db6:	d0ab      	beq.n	8008d10 <_printf_i+0x164>
 8008db8:	6823      	ldr	r3, [r4, #0]
 8008dba:	079b      	lsls	r3, r3, #30
 8008dbc:	d413      	bmi.n	8008de6 <_printf_i+0x23a>
 8008dbe:	68e0      	ldr	r0, [r4, #12]
 8008dc0:	9b03      	ldr	r3, [sp, #12]
 8008dc2:	4298      	cmp	r0, r3
 8008dc4:	bfb8      	it	lt
 8008dc6:	4618      	movlt	r0, r3
 8008dc8:	e7a4      	b.n	8008d14 <_printf_i+0x168>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	4632      	mov	r2, r6
 8008dce:	4649      	mov	r1, r9
 8008dd0:	4640      	mov	r0, r8
 8008dd2:	47d0      	blx	sl
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d09b      	beq.n	8008d10 <_printf_i+0x164>
 8008dd8:	3501      	adds	r5, #1
 8008dda:	68e3      	ldr	r3, [r4, #12]
 8008ddc:	9903      	ldr	r1, [sp, #12]
 8008dde:	1a5b      	subs	r3, r3, r1
 8008de0:	42ab      	cmp	r3, r5
 8008de2:	dcf2      	bgt.n	8008dca <_printf_i+0x21e>
 8008de4:	e7eb      	b.n	8008dbe <_printf_i+0x212>
 8008de6:	2500      	movs	r5, #0
 8008de8:	f104 0619 	add.w	r6, r4, #25
 8008dec:	e7f5      	b.n	8008dda <_printf_i+0x22e>
 8008dee:	bf00      	nop
 8008df0:	08009001 	.word	0x08009001
 8008df4:	08009012 	.word	0x08009012

08008df8 <__retarget_lock_acquire_recursive>:
 8008df8:	4770      	bx	lr

08008dfa <__retarget_lock_release_recursive>:
 8008dfa:	4770      	bx	lr

08008dfc <memcpy>:
 8008dfc:	440a      	add	r2, r1
 8008dfe:	4291      	cmp	r1, r2
 8008e00:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008e04:	d100      	bne.n	8008e08 <memcpy+0xc>
 8008e06:	4770      	bx	lr
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e12:	4291      	cmp	r1, r2
 8008e14:	d1f9      	bne.n	8008e0a <memcpy+0xe>
 8008e16:	bd10      	pop	{r4, pc}

08008e18 <memmove>:
 8008e18:	4288      	cmp	r0, r1
 8008e1a:	b510      	push	{r4, lr}
 8008e1c:	eb01 0402 	add.w	r4, r1, r2
 8008e20:	d902      	bls.n	8008e28 <memmove+0x10>
 8008e22:	4284      	cmp	r4, r0
 8008e24:	4623      	mov	r3, r4
 8008e26:	d807      	bhi.n	8008e38 <memmove+0x20>
 8008e28:	1e43      	subs	r3, r0, #1
 8008e2a:	42a1      	cmp	r1, r4
 8008e2c:	d008      	beq.n	8008e40 <memmove+0x28>
 8008e2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e36:	e7f8      	b.n	8008e2a <memmove+0x12>
 8008e38:	4402      	add	r2, r0
 8008e3a:	4601      	mov	r1, r0
 8008e3c:	428a      	cmp	r2, r1
 8008e3e:	d100      	bne.n	8008e42 <memmove+0x2a>
 8008e40:	bd10      	pop	{r4, pc}
 8008e42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e4a:	e7f7      	b.n	8008e3c <memmove+0x24>

08008e4c <_realloc_r>:
 8008e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e50:	4680      	mov	r8, r0
 8008e52:	4614      	mov	r4, r2
 8008e54:	460e      	mov	r6, r1
 8008e56:	b921      	cbnz	r1, 8008e62 <_realloc_r+0x16>
 8008e58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e5c:	4611      	mov	r1, r2
 8008e5e:	f7ff bc2b 	b.w	80086b8 <_malloc_r>
 8008e62:	b92a      	cbnz	r2, 8008e70 <_realloc_r+0x24>
 8008e64:	f7ff fbbc 	bl	80085e0 <_free_r>
 8008e68:	4625      	mov	r5, r4
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e70:	f000 f81b 	bl	8008eaa <_malloc_usable_size_r>
 8008e74:	4284      	cmp	r4, r0
 8008e76:	4607      	mov	r7, r0
 8008e78:	d802      	bhi.n	8008e80 <_realloc_r+0x34>
 8008e7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e7e:	d812      	bhi.n	8008ea6 <_realloc_r+0x5a>
 8008e80:	4621      	mov	r1, r4
 8008e82:	4640      	mov	r0, r8
 8008e84:	f7ff fc18 	bl	80086b8 <_malloc_r>
 8008e88:	4605      	mov	r5, r0
 8008e8a:	2800      	cmp	r0, #0
 8008e8c:	d0ed      	beq.n	8008e6a <_realloc_r+0x1e>
 8008e8e:	42bc      	cmp	r4, r7
 8008e90:	4622      	mov	r2, r4
 8008e92:	4631      	mov	r1, r6
 8008e94:	bf28      	it	cs
 8008e96:	463a      	movcs	r2, r7
 8008e98:	f7ff ffb0 	bl	8008dfc <memcpy>
 8008e9c:	4631      	mov	r1, r6
 8008e9e:	4640      	mov	r0, r8
 8008ea0:	f7ff fb9e 	bl	80085e0 <_free_r>
 8008ea4:	e7e1      	b.n	8008e6a <_realloc_r+0x1e>
 8008ea6:	4635      	mov	r5, r6
 8008ea8:	e7df      	b.n	8008e6a <_realloc_r+0x1e>

08008eaa <_malloc_usable_size_r>:
 8008eaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008eae:	1f18      	subs	r0, r3, #4
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	bfbc      	itt	lt
 8008eb4:	580b      	ldrlt	r3, [r1, r0]
 8008eb6:	18c0      	addlt	r0, r0, r3
 8008eb8:	4770      	bx	lr
	...

08008ebc <_init>:
 8008ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ebe:	bf00      	nop
 8008ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ec2:	bc08      	pop	{r3}
 8008ec4:	469e      	mov	lr, r3
 8008ec6:	4770      	bx	lr

08008ec8 <_fini>:
 8008ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eca:	bf00      	nop
 8008ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ece:	bc08      	pop	{r3}
 8008ed0:	469e      	mov	lr, r3
 8008ed2:	4770      	bx	lr
