Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep  1 13:00:07 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_gd_impl_1.twr lab1_gd_impl_1.udb -gui -msgset C:/Users/gdavis/Desktop/E155-Lab-1/fpga/lab1_gd/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {led_control/clk} -period 20.8333 [get_pins {led_control/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 73.7374%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
seg[5]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        14
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "led_control/clk"
=======================
create_clock -name {led_control/clk} -period 20.8333 [get_pins {led_control/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock led_control/clk          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From led_control/clk                   |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
led_control/hf_osc.osc_inst/CLKHF (MPW) |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_control/counter_7__i0/SR             |    6.148 ns 
{led_control/counter_7__i1/SR   led_control/counter_7__i2/SR}              
                                         |    6.148 ns 
{led_control/counter_7__i3/SR   led_control/counter_7__i4/SR}              
                                         |    6.148 ns 
{led_control/counter_7__i5/SR   led_control/counter_7__i6/SR}              
                                         |    6.148 ns 
led_control/led[2]/D                     |    7.087 ns 
{led_control/counter_7__i15/SR   led_control/counter_7__i16/SR}              
                                         |    7.259 ns 
{led_control/counter_7__i17/SR   led_control/counter_7__i18/SR}              
                                         |    7.259 ns 
{led_control/counter_7__i19/SR   led_control/counter_7__i20/SR}              
                                         |    7.259 ns 
{led_control/counter_7__i21/SR   led_control/counter_7__i22/SR}              
                                         |    7.259 ns 
{led_control/counter_7__i23/SR   led_control/counter_7__i24/SR}              
                                         |    7.259 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : led_control/counter_7__i0/SR  (SLICE_R8C4A)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           3.252                 19.655  14      
led_control/counter_7__i0/SR                                 ENDPOINT            0.000                 19.655  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
led_control/counter_7__i0/CK                                 CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(19.654)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.148  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i1/SR   led_control/counter_7__i2/SR}  (SLICE_R8C4B)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           3.252                 19.655  14      
{led_control/counter_7__i1/SR   led_control/counter_7__i2/SR}
                                                             ENDPOINT            0.000                 19.655  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i1/CK   led_control/counter_7__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(19.654)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.148  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i3/SR   led_control/counter_7__i4/SR}  (SLICE_R8C4C)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           3.252                 19.655  14      
{led_control/counter_7__i3/SR   led_control/counter_7__i4/SR}
                                                             ENDPOINT            0.000                 19.655  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(19.654)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.148  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i5/SR   led_control/counter_7__i6/SR}  (SLICE_R8C4D)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           3.252                 19.655  14      
{led_control/counter_7__i5/SR   led_control/counter_7__i6/SR}
                                                             ENDPOINT            0.000                 19.655  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i5/CK   led_control/counter_7__i6/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(19.654)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.148  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : led_control/led[2]/D  (SLICE_R9C7D)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 6
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.087 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           2.168                 18.571  14      
led_control/i1_2_lut/B->led_control/i1_2_lut/Z
                                          SLICE_R9C7D        D0_TO_F0_DELAY      0.476                 19.047  1       
led_control/n102                                             NET DELAY           0.000                 19.047  1       
led_control/led[2]/D                                         ENDPOINT            0.000                 19.047  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
led_control/led[2]/CK                                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.046)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.087  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i15/SR   led_control/counter_7__i16/SR}  (SLICE_R8C6A)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.259 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           2.141                 18.544  14      
{led_control/counter_7__i15/SR   led_control/counter_7__i16/SR}
                                                             ENDPOINT            0.000                 18.544  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i15/CK   led_control/counter_7__i16/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.543)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.259  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i17/SR   led_control/counter_7__i18/SR}  (SLICE_R8C6B)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.259 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           2.141                 18.544  14      
{led_control/counter_7__i17/SR   led_control/counter_7__i18/SR}
                                                             ENDPOINT            0.000                 18.544  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i17/CK   led_control/counter_7__i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.543)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.259  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i19/SR   led_control/counter_7__i20/SR}  (SLICE_R8C6C)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.259 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           2.141                 18.544  14      
{led_control/counter_7__i19/SR   led_control/counter_7__i20/SR}
                                                             ENDPOINT            0.000                 18.544  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i19/CK   led_control/counter_7__i20/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.543)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.259  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i21/SR   led_control/counter_7__i22/SR}  (SLICE_R8C6D)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.259 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           2.141                 18.544  14      
{led_control/counter_7__i21/SR   led_control/counter_7__i22/SR}
                                                             ENDPOINT            0.000                 18.544  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i21/CK   led_control/counter_7__i22/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.543)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.259  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i4/Q  (SLICE_R8C4C)
Path End         : {led_control/counter_7__i23/SR   led_control/counter_7__i24/SR}  (SLICE_R8C7A)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 5
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.259 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
led_control/clk                                              NET DELAY           5.499                  5.499  15      
{led_control/counter_7__i3/CK   led_control/counter_7__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_control/counter_7__i4/CK->led_control/counter_7__i4/Q
                                          SLICE_R8C4C        CLK_TO_Q1_DELAY     1.388                  6.887  2       
led_control/counter[4]                                       NET DELAY           2.736                  9.623  2       
led_control/i10_4_lut/C->led_control/i10_4_lut/Z
                                          SLICE_R8C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
led_control/n27                                              NET DELAY           2.485                 12.557  1       
led_control/i1_4_lut/A->led_control/i1_4_lut/Z
                                          SLICE_R9C6B        B0_TO_F0_DELAY      0.476                 13.033  1       
led_control/n10                                              NET DELAY           0.304                 13.337  1       
led_control/i7_4_lut/D->led_control/i7_4_lut/Z
                                          SLICE_R9C6B        C1_TO_F1_DELAY      0.449                 13.786  1       
led_control/n16                                              NET DELAY           2.168                 15.954  1       
led_control/i4_4_lut/D->led_control/i4_4_lut/Z
                                          SLICE_R9C6C        D1_TO_F1_DELAY      0.449                 16.403  14      
led_control/n107                                             NET DELAY           2.141                 18.544  14      
{led_control/counter_7__i23/SR   led_control/counter_7__i24/SR}
                                                             ENDPOINT            0.000                 18.544  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
led_control/clk                                              NET DELAY           5.499                 26.332  15      
{led_control/counter_7__i23/CK   led_control/counter_7__i24/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.543)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.259  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_control/counter_7__i15/D             |    1.913 ns 
led_control/counter_7__i16/D             |    1.913 ns 
led_control/counter_7__i17/D             |    1.913 ns 
led_control/counter_7__i18/D             |    1.913 ns 
led_control/counter_7__i19/D             |    1.913 ns 
led_control/counter_7__i20/D             |    1.913 ns 
led_control/counter_7__i21/D             |    1.913 ns 
led_control/counter_7__i22/D             |    1.913 ns 
led_control/counter_7__i23/D             |    1.913 ns 
led_control/counter_7__i24/D             |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_control/counter_7__i15/Q  (SLICE_R8C6A)
Path End         : led_control/counter_7__i15/D  (SLICE_R8C6A)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i15/CK   led_control/counter_7__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i15/CK->led_control/counter_7__i15/Q
                                          SLICE_R8C6A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[15]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_17/C0->led_control/counter_7_add_4_17/S0
                                          SLICE_R8C6A        C0_TO_F0_DELAY   0.252                  4.997  1       
led_control/n105[15]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i15/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i15/CK   led_control/counter_7__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i16/Q  (SLICE_R8C6A)
Path End         : led_control/counter_7__i16/D  (SLICE_R8C6A)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i15/CK   led_control/counter_7__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i16/CK->led_control/counter_7__i16/Q
                                          SLICE_R8C6A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[16]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_17/C1->led_control/counter_7_add_4_17/S1
                                          SLICE_R8C6A        C1_TO_F1_DELAY   0.252                  4.997  1       
led_control/n105[16]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i16/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i15/CK   led_control/counter_7__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i17/Q  (SLICE_R8C6B)
Path End         : led_control/counter_7__i17/D  (SLICE_R8C6B)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i17/CK   led_control/counter_7__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i17/CK->led_control/counter_7__i17/Q
                                          SLICE_R8C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[17]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_19/C0->led_control/counter_7_add_4_19/S0
                                          SLICE_R8C6B        C0_TO_F0_DELAY   0.252                  4.997  1       
led_control/n105[17]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i17/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i17/CK   led_control/counter_7__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i18/Q  (SLICE_R8C6B)
Path End         : led_control/counter_7__i18/D  (SLICE_R8C6B)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i17/CK   led_control/counter_7__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i18/CK->led_control/counter_7__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[18]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_19/C1->led_control/counter_7_add_4_19/S1
                                          SLICE_R8C6B        C1_TO_F1_DELAY   0.252                  4.997  1       
led_control/n105[18]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i18/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i17/CK   led_control/counter_7__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i19/Q  (SLICE_R8C6C)
Path End         : led_control/counter_7__i19/D  (SLICE_R8C6C)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i19/CK   led_control/counter_7__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i19/CK->led_control/counter_7__i19/Q
                                          SLICE_R8C6C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[19]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_21/C0->led_control/counter_7_add_4_21/S0
                                          SLICE_R8C6C        C0_TO_F0_DELAY   0.252                  4.997  1       
led_control/n105[19]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i19/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i19/CK   led_control/counter_7__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i20/Q  (SLICE_R8C6C)
Path End         : led_control/counter_7__i20/D  (SLICE_R8C6C)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i19/CK   led_control/counter_7__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i20/CK->led_control/counter_7__i20/Q
                                          SLICE_R8C6C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[20]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_21/C1->led_control/counter_7_add_4_21/S1
                                          SLICE_R8C6C        C1_TO_F1_DELAY   0.252                  4.997  1       
led_control/n105[20]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i20/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i19/CK   led_control/counter_7__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i21/Q  (SLICE_R8C6D)
Path End         : led_control/counter_7__i21/D  (SLICE_R8C6D)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i21/CK   led_control/counter_7__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i21/CK->led_control/counter_7__i21/Q
                                          SLICE_R8C6D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[21]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_23/C0->led_control/counter_7_add_4_23/S0
                                          SLICE_R8C6D        C0_TO_F0_DELAY   0.252                  4.997  1       
led_control/n105[21]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i21/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i21/CK   led_control/counter_7__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i22/Q  (SLICE_R8C6D)
Path End         : led_control/counter_7__i22/D  (SLICE_R8C6D)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i21/CK   led_control/counter_7__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i22/CK->led_control/counter_7__i22/Q
                                          SLICE_R8C6D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[22]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_23/C1->led_control/counter_7_add_4_23/S1
                                          SLICE_R8C6D        C1_TO_F1_DELAY   0.252                  4.997  1       
led_control/n105[22]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i22/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i21/CK   led_control/counter_7__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i23/Q  (SLICE_R8C7A)
Path End         : led_control/counter_7__i23/D  (SLICE_R8C7A)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i23/CK   led_control/counter_7__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i23/CK->led_control/counter_7__i23/Q
                                          SLICE_R8C7A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[23]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_25/C0->led_control/counter_7_add_4_25/S0
                                          SLICE_R8C7A        C0_TO_F0_DELAY   0.252                  4.997  1       
led_control/n105[23]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i23/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i23/CK   led_control/counter_7__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_control/counter_7__i24/Q  (SLICE_R8C7A)
Path End         : led_control/counter_7__i24/D  (SLICE_R8C7A)
Source Clock     : led_control/clk (R)
Destination Clock: led_control/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i23/CK   led_control/counter_7__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_control/counter_7__i24/CK->led_control/counter_7__i24/Q
                                          SLICE_R8C7A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[24]                                      NET DELAY        0.882                  4.745  2       
led_control/counter_7_add_4_25/C1->led_control/counter_7_add_4_25/S1
                                          SLICE_R8C7A        C1_TO_F1_DELAY   0.252                  4.997  1       
led_control/n105[24]                                         NET DELAY        0.000                  4.997  1       
led_control/counter_7__i24/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
led_control.hf_osc.osc_inst/CLKHF         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
led_control/clk                                              NET DELAY        3.084                  3.084  16      
{led_control/counter_7__i23/CK   led_control/counter_7__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



