
*** Running vivado
    with args -log design_1_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_v_tpg_0_0.tcl -notrace
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:12:23 . Memory (MB): peak = 318.934 ; gain = 5.625
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 402.301 ; gain = 81.188
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' (2#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' (3#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI_Mul3S_0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI_Mul3S_0' (4#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI' (5#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_8ns_8s_wdI.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_0' (6#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' (7#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_1' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_1' (8#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' (9#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_2' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_2' (10#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' (11#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3' (12#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' (13#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_4' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_4' (14#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' (15#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG_DSP48_5' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG_DSP48_5' (16#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG' (17#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_CeG.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' (19#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' (20#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' (21#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' (22#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' (23#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' (24#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' (25#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' (26#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' (27#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' (28#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' (29#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' (30#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' (31#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' (32#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' (33#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' (34#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' (35#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' (36#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' (37#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' (38#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' (39#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' (40#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' (41#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' (42#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' (43#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' (44#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaMgi' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaMgi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaMgi_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaMgi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaMgi_rom' (46#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaMgi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaMgi' (47#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaMgi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (48#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6' (49#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs' (50#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_7' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_7' (51#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' (52#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM_DSP48_8' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM_DSP48_8' (53#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM' (54#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_PgM.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW_DSP48_9' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW_DSP48_9' (55#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW' (56#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsQgW.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' (58#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' (59#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaEe0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaEe0_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaEe0_rom' (60#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaEe0' (61#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (62#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' (64#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' (65#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' (66#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' (67#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' (68#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' (69#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' (70#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' (71#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCFfa' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCFfa.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCFfa_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCFfa.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCFfa_rom' (73#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCFfa.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCFfa' (74#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCFfa.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlZio' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlZio_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlZio_rom' (81#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlZio' (82#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGr0iy' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGr0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGr0iy_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGr0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGr0iy_rom' (84#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGr0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGr0iy' (85#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGr0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe1iI' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe1iI_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe1iI_rom' (87#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe1iI' (88#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa2iS' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa2iS.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa2iS.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom' (97#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa2iS.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa2iS' (98#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa2iS.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (102#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' (103#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A_shiftReg' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A_shiftReg' (104#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A' (105#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (107#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 483.461 ; gain = 162.348
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 483.461 ; gain = 162.348
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 800.039 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 800.039 ; gain = 478.926
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 800.039 ; gain = 478.926
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 478.926
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 800.039 ; gain = 478.926
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 800.039 ; gain = 478.926
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 876.766 ; gain = 555.652
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 887.785 ; gain = 566.672
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 915.840 ; gain = 594.727
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 915.840 ; gain = 594.727
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 915.840 ; gain = 594.727
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 915.840 ; gain = 594.727
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 915.840 ; gain = 594.727
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 915.840 ; gain = 594.727
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 915.840 ; gain = 594.727

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   184|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_2  |     1|
|8     |DSP48E1_3  |     1|
|9     |DSP48E1_4  |     1|
|10    |DSP48E1_5  |     1|
|11    |DSP48E1_6  |     1|
|12    |LUT1       |   278|
|13    |LUT2       |   345|
|14    |LUT3       |   551|
|15    |LUT4       |   426|
|16    |LUT5       |   449|
|17    |LUT6       |   609|
|18    |MUXF7      |    19|
|19    |RAMB18E1   |     2|
|20    |RAMB18E1_1 |     1|
|21    |RAMB36E1   |     1|
|22    |SRL16E     |    57|
|23    |SRLC32E    |     3|
|24    |FDRE       |  2442|
|25    |FDSE       |   107|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 915.840 ; gain = 594.727
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 915.840 ; gain = 594.727
