#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000002daf970 .scope module, "dsp_hdlc_ctrl_testbench" "dsp_hdlc_ctrl_testbench" 2 5;
 .timescale -9 -12;
v00000000032d4e80_0 .var "clk", 0 0;
v00000000032d40c0_0 .var "clk_100m", 0 0;
v00000000032d47a0_0 .net "datat", 0 0, v00000000032d2180_0;  1 drivers
v00000000032d3120_0 .net "db", 9 0, v0000000003258c50_0;  1 drivers
v00000000032d42a0_0 .var "emif_data", 15 0;
v00000000032d4340_0 .var "emif_dpram_addr", 23 0;
v00000000032d3f80_0 .var "emif_dpram_wen", 0 0;
v00000000032d3c60_0 .var/i "i", 31 0;
v00000000032d2f40_0 .net "inr", 0 0, v00000000032d4c00_0;  1 drivers
v00000000032d43e0_0 .net "ramd", 7 0, L_0000000002d92e70;  1 drivers
v00000000032d4840_0 .var "rst_n", 0 0;
v00000000032d4de0_0 .net "trastart_flag", 0 0, v0000000003258930_0;  1 drivers
S_00000000031084b0 .scope module, "u_dsp_hdlc_ctrl" "dsp_hdlc_ctrl" 2 186, 3 4 0, S_0000000002daf970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_100m"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "emif_dpram_wen"
    .port_info 4 /INPUT 24 "emif_dpram_addr"
    .port_info 5 /INPUT 16 "emif_data"
    .port_info 6 /OUTPUT 1 "trastart_flag"
    .port_info 7 /OUTPUT 10 "db"
    .port_info 8 /OUTPUT 8 "ramd"
P_0000000002d77b00 .param/l "ADDR_TX_START" 0 3 17, C4<000000000000000011111111>;
P_0000000002d77b38 .param/l "TR_FLAG_WIDTH" 0 3 18, C4<0001010100>;
L_0000000002d92bd0 .functor NOT 1, v00000000032d4840_0, C4<0>, C4<0>, C4<0>;
L_0000000002d92e70 .functor BUFZ 8, L_0000000002d93500, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032dd388 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000003259790_0 .net *"_s17", 2 0, L_00000000032dd388;  1 drivers
L_00000000032dd3d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000000000325a410_0 .net *"_s26", 5 0, L_00000000032dd3d0;  1 drivers
L_00000000032dd418 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000003259c90_0 .net *"_s31", 21 0, L_00000000032dd418;  1 drivers
v0000000003258250_0 .var "bytes", 9 0;
v00000000032593d0_0 .var "bytes1", 9 0;
v0000000003258750_0 .var "bytes2", 9 0;
v000000000325a4b0_0 .var "bytes3", 9 0;
v00000000032582f0_0 .net "clk", 0 0, v00000000032d4e80_0;  1 drivers
v0000000003258110_0 .net "clk_100m", 0 0, v00000000032d40c0_0;  1 drivers
v000000000325a550_0 .var "cnt_8", 3 0;
v0000000003258e30_0 .var "cnt_start", 9 0;
v0000000003259830_0 .var "cnt_trans_start", 9 0;
v0000000003258c50_0 .var "db", 9 0;
v0000000003259b50_0 .var "db1", 9 0;
v0000000003259010_0 .var "db2", 9 0;
v0000000003259470_0 .net "doutb", 7 0, L_0000000002d93500;  1 drivers
v0000000003259510_0 .net "emif_data", 15 0, v00000000032d42a0_0;  1 drivers
v00000000032595b0_0 .net "emif_dpram_addr", 23 0, v00000000032d4340_0;  1 drivers
v00000000032589d0_0 .net "emif_dpram_wen", 0 0, v00000000032d3f80_0;  1 drivers
v0000000003258430_0 .net "ramd", 7 0, L_0000000002d92e70;  alias, 1 drivers
v000000000325a370_0 .var "rden", 0 0;
v0000000003259dd0_0 .var "rden1", 0 0;
v00000000032584d0_0 .var "rden2_2", 0 0;
v0000000003258610_0 .net "rst_n", 0 0, v00000000032d4840_0;  1 drivers
v0000000003258390_0 .var "start", 0 0;
v000000000325a5f0_0 .var "start1", 0 0;
v0000000003259bf0_0 .var "start2", 0 0;
v0000000003259e70_0 .var "start3", 0 0;
v0000000003259f10_0 .var "start_pos", 0 0;
v0000000003258930_0 .var "trastart_flag", 0 0;
E_00000000030c74e0/0 .event negedge, v0000000003258610_0;
E_00000000030c74e0/1 .event posedge, v00000000031be020_0;
E_00000000030c74e0 .event/or E_00000000030c74e0/0, E_00000000030c74e0/1;
E_00000000030c72e0/0 .event negedge, v0000000003258610_0;
E_00000000030c72e0/1 .event posedge, v00000000031be160_0;
E_00000000030c72e0 .event/or E_00000000030c72e0/0, E_00000000030c72e0/1;
L_00000000032d3ee0 .part v00000000032d4340_0, 0, 8;
L_00000000032d3a80 .part v000000000325a4b0_0, 0, 9;
L_00000000032d3440 .concat [ 1 1 0 0], v0000000003258390_0, v00000000032d4e80_0;
L_00000000032d39e0 .concat [ 1 1 0 0], v00000000032d3f80_0, v0000000003259f10_0;
L_00000000032d3b20 .concat [ 1 3 0 0], v00000000032584d0_0, L_00000000032dd388;
L_00000000032d3760 .part v0000000003258e30_0, 0, 8;
L_00000000032d4020 .part v00000000032d4340_0, 0, 8;
L_00000000032d3800 .concat [ 10 6 0 0], v0000000003259830_0, L_00000000032dd3d0;
L_00000000032d4a20 .concat [ 10 22 0 0], v000000000325a4b0_0, L_00000000032dd418;
S_000000000300db20 .scope module, "u_hdlc_tx_ram" "hdlc_tx_ram" 3 175, 4 56 0, S_00000000031084b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 8 "addra"
    .port_info 4 /INPUT 16 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 9 "addrb"
    .port_info 9 /OUTPUT 8 "doutb"
v0000000003000c40_0 .net "addra", 7 0, L_00000000032d3ee0;  1 drivers
v0000000003002860_0 .net "addrb", 8 0, L_00000000032d3a80;  1 drivers
v0000000003001960_0 .net "clka", 0 0, v00000000032d40c0_0;  alias, 1 drivers
v00000000030029a0_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v0000000003000ec0_0 .net "dina", 15 0, v00000000032d42a0_0;  alias, 1 drivers
v0000000003001280_0 .net "doutb", 7 0, L_0000000002d93500;  alias, 1 drivers
v0000000003001a00_0 .net "ena", 0 0, v00000000032d3f80_0;  alias, 1 drivers
v0000000003003b20_0 .net "enb", 0 0, v00000000032584d0_0;  1 drivers
v000000000305c780_0 .net "rstb", 0 0, L_0000000002d92bd0;  1 drivers
L_00000000032dd340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000305d220_0 .net "wea", 0 0, L_00000000032dd340;  1 drivers
S_0000000003108de0 .scope module, "inst" "blk_mem_gen_v8_4_1" 4 166, 5 3412 0, S_000000000300db20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 8 "addra"
    .port_info 6 /INPUT 16 "dina"
    .port_info 7 /OUTPUT 16 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 9 "addrb"
    .port_info 14 /INPUT 8 "dinb"
    .port_info 15 /OUTPUT 8 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 9 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 16 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 8 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 9 "s_axi_rdaddrecc"
P_00000000031e3c10 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_00000000031e3c48 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001000>;
P_00000000031e3c80 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001001>;
P_00000000031e3cb8 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_00000000031e3cf0 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001001>;
P_00000000031e3d28 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_00000000031e3d60 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001001>;
P_00000000031e3d98 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_00000000031e3dd0 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_00000000031e3e08 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_00000000031e3e40 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_00000000031e3e78 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_00000000031e3eb0 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_00000000031e3ee8 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_00000000031e3f20 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_00000000031e3f58 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_00000000031e3f90 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_00000000031e3fc8 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_00000000031e4000 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_00000000031e4038 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_00000000031e4070 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_00000000031e40a8 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_00000000031e40e0 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_00000000031e4118 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_00000000031e4150 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_00000000031e4188 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_00000000031e41c0 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_00000000031e41f8 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_00000000031e4230 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_00000000031e4268 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_00000000031e42a0 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.3157 mW";
P_00000000031e42d8 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_00000000031e4310 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_00000000031e4348 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_00000000031e4380 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_00000000031e43b8 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_00000000031e43f0 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_00000000031e4428 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_00000000031e4460 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_00000000031e4498 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_00000000031e44d0 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_00000000031e4508 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_00000000031e4540 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_00000000031e4578 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_00000000031e45b0 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_00000000031e45e8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_00000000031e4620 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_00000000031e4658 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_00000000031e4690 .param/str "C_INIT_FILE" 0 5 3431, "hdlc_tx_ram.mem";
P_00000000031e46c8 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_00000000031e4700 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_00000000031e4738 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_00000000031e4770 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_00000000031e47a8 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_00000000031e47e0 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_00000000031e4818 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000000000100000000>;
P_00000000031e4850 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000000001000000000>;
P_00000000031e4888 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000010000>;
P_00000000031e48c0 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000001000>;
P_00000000031e48f8 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_00000000031e4930 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_00000000031e4968 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_00000000031e49a0 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_00000000031e49d8 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_00000000031e4a10 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_00000000031e4a48 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_00000000031e4a80 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_00000000031e4ab8 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_00000000031e4af0 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_00000000031e4b28 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_00000000031e4b60 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_00000000031e4b98 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_00000000031e4bd0 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_00000000031e4c08 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000000000100000000>;
P_00000000031e4c40 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000000001000000000>;
P_00000000031e4c78 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_00000000031e4cb0 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_00000000031e4ce8 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000010000>;
P_00000000031e4d20 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000001000>;
P_00000000031e4d58 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_00000000031e4d90 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_00000000031e4dc8 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000001>;
L_000000000308d4f0 .functor BUFZ 1, L_00000000032dd340, C4<0>, C4<0>, C4<0>;
L_000000000308d870 .functor BUFZ 8, L_00000000032d3ee0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000308cd10 .functor BUFZ 16, v00000000032d42a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000032dcad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308d330 .functor BUFZ 1, L_00000000032dcad0, C4<0>, C4<0>, C4<0>;
L_000000000308d480 .functor BUFZ 9, L_00000000032d3a80, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000000032dcb18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_000000000308cf40 .functor BUFZ 8, L_00000000032dcb18, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032dcda0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_000000000308d8e0 .functor BUFZ 4, L_00000000032dcda0, C4<0000>, C4<0000>, C4<0000>;
L_00000000032dcde8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000000000308d250 .functor BUFZ 32, L_00000000032dcde8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032dce30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_000000000308dc60 .functor BUFZ 8, L_00000000032dce30, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032dce78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_000000000308c370 .functor BUFZ 3, L_00000000032dce78, C4<000>, C4<000>, C4<000>;
L_00000000032dcec0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000000000308dbf0 .functor BUFZ 2, L_00000000032dcec0, C4<00>, C4<00>, C4<00>;
L_00000000032dcf50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
L_000000000308d950 .functor BUFZ 16, L_00000000032dcf50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000032dcf98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308c530 .functor BUFZ 1, L_00000000032dcf98, C4<0>, C4<0>, C4<0>;
L_00000000032dd0b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_000000000308cca0 .functor BUFZ 4, L_00000000032dd0b8, C4<0000>, C4<0000>, C4<0000>;
L_00000000032dd100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000000000308cd80 .functor BUFZ 32, L_00000000032dd100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032dd148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_000000000308c680 .functor BUFZ 8, L_00000000032dd148, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032dd190 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_000000000308c610 .functor BUFZ 3, L_00000000032dd190, C4<000>, C4<000>, C4<000>;
L_00000000032dd1d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_000000000308dd40 .functor BUFZ 2, L_00000000032dd1d8, C4<00>, C4<00>, C4<00>;
L_000000000308d9c0 .functor BUFZ 1, v00000000032d40c0_0, C4<0>, C4<0>, C4<0>;
L_00000000032dc9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308c760 .functor BUFZ 1, L_00000000032dc9f8, C4<0>, C4<0>, C4<0>;
L_000000000308c920 .functor BUFZ 1, v00000000032d3f80_0, C4<0>, C4<0>, C4<0>;
L_00000000032dca40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308ce60 .functor BUFZ 1, L_00000000032dca40, C4<0>, C4<0>, C4<0>;
L_000000000308cae0 .functor BUFZ 1, v00000000032d4e80_0, C4<0>, C4<0>, C4<0>;
L_000000000308cc30 .functor BUFZ 1, L_0000000002d92bd0, C4<0>, C4<0>, C4<0>;
L_000000000308cfb0 .functor BUFZ 1, v00000000032584d0_0, C4<0>, C4<0>, C4<0>;
L_00000000032dca88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308d090 .functor BUFZ 1, L_00000000032dca88, C4<0>, C4<0>, C4<0>;
L_00000000032dcb60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d96520 .functor BUFZ 1, L_00000000032dcb60, C4<0>, C4<0>, C4<0>;
L_00000000032dcba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d96210 .functor BUFZ 1, L_00000000032dcba8, C4<0>, C4<0>, C4<0>;
L_00000000032dcbf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d929a0 .functor BUFZ 1, L_00000000032dcbf0, C4<0>, C4<0>, C4<0>;
L_00000000032dcc38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d93f10 .functor BUFZ 1, L_00000000032dcc38, C4<0>, C4<0>, C4<0>;
L_00000000032dc068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d92b60 .functor BUFZ 1, L_00000000032dc068, C4<0>, C4<0>, C4<0>;
L_00000000032dc0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d928c0 .functor BUFZ 1, L_00000000032dc0b0, C4<0>, C4<0>, C4<0>;
L_00000000032dcd10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d92a10 .functor BUFZ 1, L_00000000032dcd10, C4<0>, C4<0>, C4<0>;
L_00000000032dcd58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d927e0 .functor BUFZ 1, L_00000000032dcd58, C4<0>, C4<0>, C4<0>;
L_00000000032dcf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d92a80 .functor BUFZ 1, L_00000000032dcf08, C4<0>, C4<0>, C4<0>;
o00000000031e8aa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002d939d0 .functor BUFZ 1, o00000000031e8aa8, C4<0>, C4<0>, C4<0>;
L_00000000032dcfe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d92e00 .functor BUFZ 1, L_00000000032dcfe0, C4<0>, C4<0>, C4<0>;
L_00000000032dd028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d92c40 .functor BUFZ 1, L_00000000032dd028, C4<0>, C4<0>, C4<0>;
o00000000031e8e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002d93ff0 .functor BUFZ 1, o00000000031e8e08, C4<0>, C4<0>, C4<0>;
o00000000031e8bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002d92850 .functor BUFZ 1, o00000000031e8bc8, C4<0>, C4<0>, C4<0>;
L_00000000032dd070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d92d90 .functor BUFZ 1, L_00000000032dd070, C4<0>, C4<0>, C4<0>;
L_00000000032dd220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d931f0 .functor BUFZ 1, L_00000000032dd220, C4<0>, C4<0>, C4<0>;
o00000000031e8958 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002d93c70 .functor BUFZ 1, o00000000031e8958, C4<0>, C4<0>, C4<0>;
L_0000000002d94060 .functor BUFZ 1, L_00000000032d4660, C4<0>, C4<0>, C4<0>;
L_0000000002d93ab0 .functor BUFZ 1, L_000000000308c290, C4<0>, C4<0>, C4<0>;
L_00000000032dd268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d94220 .functor BUFZ 1, L_00000000032dd268, C4<0>, C4<0>, C4<0>;
L_00000000032dd2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d92770 .functor BUFZ 1, L_00000000032dd2b0, C4<0>, C4<0>, C4<0>;
L_00000000032dd2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d93a40 .functor BUFZ 1, L_00000000032dd2f8, C4<0>, C4<0>, C4<0>;
o00000000031e8d78 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002d940d0 .functor BUFZ 1, o00000000031e8d78, C4<0>, C4<0>, C4<0>;
o00000000031e8bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002d94290 .functor BUFZ 1, o00000000031e8bf8, C4<0>, C4<0>, C4<0>;
L_0000000002d932d0 .functor BUFZ 1, v00000000031bcae0_0, C4<0>, C4<0>, C4<0>;
L_0000000002d92f50 .functor BUFZ 1, v00000000031bbfa0_0, C4<0>, C4<0>, C4<0>;
L_0000000002d93500 .functor BUFZ 8, v00000000031c3480_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000002d92930 .functor BUFZ 16, v00000000031b5f60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000032dc0f8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002d93490 .functor BUFZ 9, L_00000000032dc0f8, C4<000000000>, C4<000000000>, C4<000000000>;
o00000000031e8b38 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000002d93570 .functor BUFZ 4, o00000000031e8b38, C4<0000>, C4<0000>, C4<0000>;
o00000000031e8b98 .functor BUFZ 2, C4<zz>; HiZ drive
L_0000000002d935e0 .functor BUFZ 2, o00000000031e8b98, C4<00>, C4<00>, C4<00>;
L_0000000002d93650 .functor BUFZ 4, L_00000000032d3e40, C4<0000>, C4<0000>, C4<0000>;
L_0000000002d93f80 .functor BUFZ 8, L_000000000308da30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000002d92af0 .functor BUFZ 2, L_00000000032d2fe0, C4<00>, C4<00>, C4<00>;
o00000000031e8c88 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
L_0000000002d94300 .functor BUFZ 9, o00000000031e8c88, C4<000000000>, C4<000000000>, C4<000000000>;
v00000000031baba0_0 .net "ADDRA", 7 0, L_000000000308d870;  1 drivers
v00000000031b9660_0 .net "ADDRB", 8 0, L_000000000308d480;  1 drivers
v00000000031b9700_0 .net "CLKA", 0 0, L_000000000308d9c0;  1 drivers
v00000000031bb6e0_0 .net "CLKB", 0 0, L_000000000308cae0;  1 drivers
v00000000031bcfe0_0 .net "DBITERR", 0 0, L_00000000032dc0b0;  1 drivers
v00000000031bd9e0_0 .net "DINA", 15 0, L_000000000308cd10;  1 drivers
v00000000031bb820_0 .net "DINB", 7 0, L_000000000308cf40;  1 drivers
v00000000031bd620_0 .net "DOUTA", 15 0, v00000000031b5f60_0;  1 drivers
v00000000031bbd20_0 .net "DOUTB", 7 0, v00000000031c3480_0;  1 drivers
v00000000031bbdc0_0 .net "ECCPIPECE", 0 0, L_0000000002d929a0;  1 drivers
v00000000031bdbc0_0 .net "ENA", 0 0, L_000000000308c920;  1 drivers
v00000000031bb780_0 .net "ENA_I_SAFE", 0 0, v00000000031c0000_0;  1 drivers
v00000000031bd080_0 .var "ENA_dly", 0 0;
v00000000031bccc0_0 .var "ENA_dly_D", 0 0;
v00000000031bda80_0 .var "ENA_dly_reg", 0 0;
v00000000031bb8c0_0 .var "ENA_dly_reg_D", 0 0;
v00000000031bd300_0 .net "ENB", 0 0, L_000000000308cfb0;  1 drivers
v00000000031bc2c0_0 .net "ENB_I_SAFE", 0 0, L_000000000308f9b0;  1 drivers
v00000000031bdb20_0 .var "ENB_dly", 0 0;
v00000000031bc7c0_0 .var "ENB_dly_D", 0 0;
v00000000031bb960_0 .var "ENB_dly_reg", 0 0;
v00000000031bbbe0_0 .var "ENB_dly_reg_D", 0 0;
v00000000031bd440_0 .net "INJECTDBITERR", 0 0, L_0000000002d96210;  1 drivers
v00000000031bb640_0 .net "INJECTSBITERR", 0 0, L_0000000002d96520;  1 drivers
v00000000031bc540_0 .var "POR_A", 0 0;
v00000000031bd800_0 .var "POR_B", 0 0;
v00000000031bbb40_0 .net "RDADDRECC", 8 0, L_00000000032dc0f8;  1 drivers
v00000000031bd1c0_0 .net "REGCEA", 0 0, L_000000000308ce60;  1 drivers
v00000000031bbe60_0 .net "REGCEB", 0 0, L_000000000308d090;  1 drivers
v00000000031bc860_0 .net "RSTA", 0 0, L_000000000308c760;  1 drivers
v00000000031bcae0_0 .var "RSTA_BUSY", 0 0;
v00000000031bba00_0 .net "RSTA_I_SAFE", 0 0, v00000000031be660_0;  1 drivers
v00000000031bd760_0 .var "RSTA_SHFT_REG", 4 0;
v00000000031bd120_0 .net "RSTB", 0 0, L_000000000308cc30;  1 drivers
v00000000031bbfa0_0 .var "RSTB_BUSY", 0 0;
v00000000031bb5a0_0 .net "RSTB_I_SAFE", 0 0, L_000000000308fa90;  1 drivers
v00000000031bbc80_0 .var "RSTB_SHFT_REG", 4 0;
v00000000031bcd60_0 .net "SBITERR", 0 0, L_00000000032dc068;  1 drivers
v00000000031bbaa0_0 .net "SLEEP", 0 0, L_0000000002d93f10;  1 drivers
v00000000031bc040_0 .net "S_ACLK", 0 0, L_0000000002d92a10;  1 drivers
v00000000031bcea0_0 .net "S_ARESETN", 0 0, L_0000000002d927e0;  1 drivers
v00000000031bbf00_0 .net "S_AXI_ARADDR", 31 0, L_000000000308cd80;  1 drivers
v00000000031bc360_0 .net "S_AXI_ARBURST", 1 0, L_000000000308dd40;  1 drivers
v00000000031bc900_0 .net "S_AXI_ARID", 3 0, L_000000000308cca0;  1 drivers
v00000000031bd580_0 .net "S_AXI_ARLEN", 7 0, L_000000000308c680;  1 drivers
v00000000031bcb80_0 .net "S_AXI_ARREADY", 0 0, o00000000031e8958;  0 drivers
v00000000031bb460_0 .net "S_AXI_ARSIZE", 2 0, L_000000000308c610;  1 drivers
v00000000031bd8a0_0 .net "S_AXI_ARVALID", 0 0, L_0000000002d931f0;  1 drivers
v00000000031bc0e0_0 .net "S_AXI_AWADDR", 31 0, L_000000000308d250;  1 drivers
v00000000031bd3a0_0 .net "S_AXI_AWBURST", 1 0, L_000000000308dbf0;  1 drivers
v00000000031bce00_0 .net "S_AXI_AWID", 3 0, L_000000000308d8e0;  1 drivers
v00000000031bc180_0 .net "S_AXI_AWLEN", 7 0, L_000000000308dc60;  1 drivers
v00000000031bc9a0_0 .net "S_AXI_AWREADY", 0 0, o00000000031e8aa8;  0 drivers
v00000000031bc220_0 .net "S_AXI_AWSIZE", 2 0, L_000000000308c370;  1 drivers
v00000000031bc400_0 .net "S_AXI_AWVALID", 0 0, L_0000000002d92a80;  1 drivers
v00000000031bd4e0_0 .net "S_AXI_BID", 3 0, o00000000031e8b38;  0 drivers
v00000000031bd260_0 .net "S_AXI_BREADY", 0 0, L_0000000002d92d90;  1 drivers
v00000000031bc4a0_0 .net "S_AXI_BRESP", 1 0, o00000000031e8b98;  0 drivers
v00000000031bc5e0_0 .net "S_AXI_BVALID", 0 0, o00000000031e8bc8;  0 drivers
v00000000031bcf40_0 .net "S_AXI_DBITERR", 0 0, o00000000031e8bf8;  0 drivers
v00000000031bd6c0_0 .net "S_AXI_INJECTDBITERR", 0 0, L_0000000002d93a40;  1 drivers
v00000000031bb500_0 .net "S_AXI_INJECTSBITERR", 0 0, L_0000000002d92770;  1 drivers
v00000000031bc680_0 .net "S_AXI_RDADDRECC", 8 0, o00000000031e8c88;  0 drivers
v00000000031bc720_0 .net "S_AXI_RDATA", 7 0, L_000000000308da30;  1 drivers
v00000000031bca40_0 .net "S_AXI_RID", 3 0, L_00000000032d3e40;  1 drivers
v00000000031bd940_0 .net "S_AXI_RLAST", 0 0, L_00000000032d4660;  1 drivers
v00000000031bcc20_0 .net "S_AXI_RREADY", 0 0, L_0000000002d94220;  1 drivers
v00000000031bdc60_0 .net "S_AXI_RRESP", 1 0, L_00000000032d2fe0;  1 drivers
v00000000031bf560_0 .net "S_AXI_RVALID", 0 0, L_000000000308c290;  1 drivers
v00000000031bfe20_0 .net "S_AXI_SBITERR", 0 0, o00000000031e8d78;  0 drivers
v00000000031beb60_0 .net "S_AXI_WDATA", 15 0, L_000000000308d950;  1 drivers
v00000000031bf380_0 .net "S_AXI_WLAST", 0 0, L_0000000002d92e00;  1 drivers
v00000000031bf7e0_0 .net "S_AXI_WREADY", 0 0, o00000000031e8e08;  0 drivers
v00000000031be200_0 .net "S_AXI_WSTRB", 0 0, L_000000000308c530;  1 drivers
v00000000031bf4c0_0 .net "S_AXI_WVALID", 0 0, L_0000000002d92c40;  1 drivers
v00000000031bf060_0 .net "WEA", 0 0, L_000000000308d4f0;  1 drivers
v00000000031bf920_0 .net "WEB", 0 0, L_000000000308d330;  1 drivers
L_00000000032dc9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031bde40_0 .net "WEB_parameterized", 0 0, L_00000000032dc9b0;  1 drivers
v00000000031bdf80_0 .net "addra", 7 0, L_00000000032d3ee0;  alias, 1 drivers
v00000000031bfec0_0 .var "addra_in", 7 0;
v00000000031bdee0_0 .net "addrb", 8 0, L_00000000032d3a80;  alias, 1 drivers
v00000000031be160_0 .net "clka", 0 0, v00000000032d40c0_0;  alias, 1 drivers
v00000000031be020_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000031bff60_0 .net "dbiterr", 0 0, L_0000000002d928c0;  1 drivers
L_00000000032dcc80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031bf740_0 .net "deepsleep", 0 0, L_00000000032dcc80;  1 drivers
v00000000031bf9c0_0 .net "dina", 15 0, v00000000032d42a0_0;  alias, 1 drivers
v00000000031c01e0_0 .var "dina_in", 15 0;
v00000000031be7a0_0 .net "dinb", 7 0, L_00000000032dcb18;  1 drivers
v00000000031be0c0_0 .net "douta", 15 0, L_0000000002d92930;  1 drivers
v00000000031bf600_0 .net "doutb", 7 0, L_0000000002d93500;  alias, 1 drivers
v00000000031be2a0_0 .net "eccpipece", 0 0, L_00000000032dcbf0;  1 drivers
v00000000031bf6a0_0 .net "ena", 0 0, v00000000032d3f80_0;  alias, 1 drivers
v00000000031c0000_0 .var "ena_in", 0 0;
v00000000031bec00_0 .net "enb", 0 0, v00000000032584d0_0;  alias, 1 drivers
v00000000031bfc40_0 .net "injectdbiterr", 0 0, L_00000000032dcba8;  1 drivers
v00000000031bf420_0 .var "injectdbiterr_in", 0 0;
v00000000031bfd80_0 .net "injectsbiterr", 0 0, L_00000000032dcb60;  1 drivers
v00000000031be3e0_0 .var "injectsbiterr_in", 0 0;
v00000000031be340_0 .net "m_axi_payload_c", 6 0, v00000000031c0a00_0;  1 drivers
v00000000031be480_0 .var "ram_rstram_a_busy", 0 0;
v00000000031beac0_0 .var "ram_rstram_b_busy", 0 0;
v00000000031be520_0 .var "ram_rstreg_a_busy", 0 0;
v00000000031bfce0_0 .var "ram_rstreg_b_busy", 0 0;
v00000000031beca0_0 .net "rdaddrecc", 8 0, L_0000000002d93490;  1 drivers
v00000000031be8e0_0 .net "regcea", 0 0, L_00000000032dca40;  1 drivers
v00000000031be840_0 .var "regcea_in", 0 0;
v00000000031be5c0_0 .net "regceb", 0 0, L_00000000032dca88;  1 drivers
v00000000031bdd00_0 .net "regceb_c", 0 0, L_000000000308d6b0;  1 drivers
v00000000031bf240_0 .net "rsta", 0 0, L_00000000032dc9f8;  1 drivers
v00000000031c00a0_0 .net "rsta_busy", 0 0, L_0000000002d932d0;  1 drivers
v00000000031be660_0 .var "rsta_in", 0 0;
v00000000031bef20_0 .net "rstb", 0 0, L_0000000002d92bd0;  alias, 1 drivers
v00000000031be980_0 .net "rstb_busy", 0 0, L_0000000002d92f50;  1 drivers
v00000000031be700_0 .net "s_aclk", 0 0, L_00000000032dcd10;  1 drivers
v00000000031bed40_0 .net "s_aresetn", 0 0, L_00000000032dcd58;  1 drivers
o00000000031e4f08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031bf1a0_0 .net "s_aresetn_a_c", 0 0, o00000000031e4f08;  0 drivers
v00000000031bea20_0 .net "s_axi_araddr", 31 0, L_00000000032dd100;  1 drivers
v00000000031bf2e0_0 .net "s_axi_arburst", 1 0, L_00000000032dd1d8;  1 drivers
v00000000031bede0_0 .net "s_axi_arid", 3 0, L_00000000032dd0b8;  1 drivers
v00000000031bf880_0 .net "s_axi_arlen", 7 0, L_00000000032dd148;  1 drivers
v00000000031bdda0_0 .net "s_axi_arready", 0 0, L_0000000002d93c70;  1 drivers
v00000000031bee80_0 .net "s_axi_arsize", 2 0, L_00000000032dd190;  1 drivers
v00000000031bfa60_0 .net "s_axi_arvalid", 0 0, L_00000000032dd220;  1 drivers
v00000000031befc0_0 .net "s_axi_awaddr", 31 0, L_00000000032dcde8;  1 drivers
v00000000031c0280_0 .net "s_axi_awburst", 1 0, L_00000000032dcec0;  1 drivers
v00000000031bf100_0 .net "s_axi_awid", 3 0, L_00000000032dcda0;  1 drivers
v00000000031bfb00_0 .net "s_axi_awlen", 7 0, L_00000000032dce30;  1 drivers
v00000000031bfba0_0 .net "s_axi_awready", 0 0, L_0000000002d939d0;  1 drivers
v00000000031c0140_0 .net "s_axi_awsize", 2 0, L_00000000032dce78;  1 drivers
v00000000031c0320_0 .net "s_axi_awvalid", 0 0, L_00000000032dcf08;  1 drivers
v00000000031c03c0_0 .net "s_axi_bid", 3 0, L_0000000002d93570;  1 drivers
v00000000030e8c60_0 .net "s_axi_bready", 0 0, L_00000000032dd070;  1 drivers
v00000000030e97a0_0 .net "s_axi_bresp", 1 0, L_0000000002d935e0;  1 drivers
v00000000030ec540_0 .net "s_axi_bvalid", 0 0, L_0000000002d92850;  1 drivers
v00000000030ea9c0_0 .net "s_axi_dbiterr", 0 0, L_0000000002d94290;  1 drivers
v00000000030edc60_0 .net "s_axi_injectdbiterr", 0 0, L_00000000032dd2f8;  1 drivers
v00000000030ef740_0 .net "s_axi_injectsbiterr", 0 0, L_00000000032dd2b0;  1 drivers
o00000000031e5058 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000000030eeac0_0 .net "s_axi_payload_c", 6 0, o00000000031e5058;  0 drivers
v00000000030ed120_0 .net "s_axi_rdaddrecc", 8 0, L_0000000002d94300;  1 drivers
v00000000030ee200_0 .net "s_axi_rdata", 7 0, L_0000000002d93f80;  1 drivers
o00000000031e9918 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000030ed6c0_0 .net "s_axi_rdata_c", 7 0, o00000000031e9918;  0 drivers
v00000000030ed260_0 .net "s_axi_rid", 3 0, L_0000000002d93650;  1 drivers
o00000000031e9978 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000030ed3a0_0 .net "s_axi_rid_c", 3 0, o00000000031e9978;  0 drivers
v00000000030eec00_0 .net "s_axi_rlast", 0 0, L_0000000002d94060;  1 drivers
o00000000031e99d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000030ee340_0 .net "s_axi_rlast_c", 0 0, o00000000031e99d8;  0 drivers
v00000000030ef420_0 .net "s_axi_rready", 0 0, L_00000000032dd268;  1 drivers
v00000000030ed1c0_0 .net "s_axi_rready_c", 0 0, L_000000000308d720;  1 drivers
v00000000030ee3e0_0 .net "s_axi_rresp", 1 0, L_0000000002d92af0;  1 drivers
o00000000031e9a68 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000030ed300_0 .net "s_axi_rresp_c", 1 0, o00000000031e9a68;  0 drivers
v00000000030ee660_0 .net "s_axi_rvalid", 0 0, L_0000000002d93ab0;  1 drivers
o00000000031e50e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000030ed4e0_0 .net "s_axi_rvalid_c", 0 0, o00000000031e50e8;  0 drivers
v00000000030ed800_0 .net "s_axi_sbiterr", 0 0, L_0000000002d940d0;  1 drivers
v00000000030ed440_0 .net "s_axi_wdata", 15 0, L_00000000032dcf50;  1 drivers
v00000000030eee80_0 .net "s_axi_wlast", 0 0, L_00000000032dcfe0;  1 drivers
v00000000030ed580_0 .net "s_axi_wready", 0 0, L_0000000002d93ff0;  1 drivers
v00000000030eef20_0 .net "s_axi_wstrb", 0 0, L_00000000032dcf98;  1 drivers
v00000000030ed8a0_0 .net "s_axi_wvalid", 0 0, L_00000000032dd028;  1 drivers
v0000000002ffe1c0_0 .net "sbiterr", 0 0, L_0000000002d92b60;  1 drivers
L_00000000032dccc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003000240_0 .net "shutdown", 0 0, L_00000000032dccc8;  1 drivers
v0000000003000380_0 .net "sleep", 0 0, L_00000000032dcc38;  1 drivers
v0000000002ffdf40_0 .net "wea", 0 0, L_00000000032dd340;  alias, 1 drivers
v0000000002ffe260_0 .var "wea_in", 0 0;
v0000000002ffe440_0 .net "web", 0 0, L_00000000032dcad0;  1 drivers
L_00000000032d3e40 .part v00000000031c0a00_0, 3, 4;
L_00000000032d2fe0 .part v00000000031c0a00_0, 1, 2;
L_00000000032d4660 .part v00000000031c0a00_0, 0, 1;
S_0000000003090980 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_0000000003108de0;
 .timescale -12 -12;
L_000000000308f9b0 .functor BUFZ 1, L_000000000308cfb0, C4<0>, C4<0>, C4<0>;
L_000000000308fa90 .functor BUFZ 1, L_000000000308cc30, C4<0>, C4<0>, C4<0>;
S_0000000003090b00 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_0000000003108de0;
 .timescale -12 -12;
v00000000031c1d60_0 .var/i "data_value", 31 0;
v00000000031c1f40_0 .var/i "div", 31 0;
v00000000031c21c0_0 .var/i "divisor", 31 0;
v00000000031c1040_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.divroundup ;
    %load/vec4 v00000000031c1d60_0;
    %load/vec4 v00000000031c21c0_0;
    %div/s;
    %store/vec4 v00000000031c1f40_0, 0, 32;
    %load/vec4 v00000000031c1d60_0;
    %load/vec4 v00000000031c21c0_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000031c1f40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031c1f40_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000031c1f40_0;
    %store/vec4 v00000000031c1040_0, 0, 32;
    %end;
S_0000000002c5a960 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_0000000003108de0;
 .timescale -12 -12;
L_000000000308d6b0 .functor AND 1, o00000000031e50e8, L_000000000308d720, C4<1>, C4<1>;
S_0000000002c5aae0 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_0000000003108de0;
 .timescale -12 -12;
S_0000000002c7a8c0 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_0000000002c5aae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_00000000030c71e0 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_000000000308d720 .functor BUFZ 1, L_000000000308d1e0, C4<0>, C4<0>, C4<0>;
L_000000000308c290 .functor BUFZ 1, v00000000031c15e0_0, C4<0>, C4<0>, C4<0>;
L_000000000308d800 .functor OR 1, L_0000000002d94220, L_00000000032d3080, C4<0>, C4<0>;
L_000000000308d1e0 .functor AND 1, L_000000000308d800, L_00000000032d3620, C4<1>, C4<1>;
v00000000031c0be0_0 .net "ACLK", 0 0, L_0000000002d92a10;  alias, 1 drivers
v00000000031c1220_0 .net "ARESET", 0 0, o00000000031e4f08;  alias, 0 drivers
v00000000031c2620_0 .var "ARESET_D", 1 0;
v00000000031c0a00_0 .var "M_PAYLOAD_DATA", 6 0;
v00000000031c1400_0 .net "M_READY", 0 0, L_0000000002d94220;  alias, 1 drivers
v00000000031c0820_0 .net "M_VALID", 0 0, L_000000000308c290;  alias, 1 drivers
v00000000031c15e0_0 .var "M_VALID_I", 0 0;
v00000000031c19a0_0 .var "STORAGE_DATA", 6 0;
v00000000031c0b40_0 .net "S_PAYLOAD_DATA", 6 0, o00000000031e5058;  alias, 0 drivers
v00000000031c1720_0 .net "S_READY", 0 0, L_000000000308d720;  alias, 1 drivers
v00000000031c1900_0 .net "S_READY_I", 0 0, L_000000000308d1e0;  1 drivers
v00000000031c14a0_0 .net "S_VALID", 0 0, o00000000031e50e8;  alias, 0 drivers
v00000000031c0d20_0 .net *"_s11", 0 0, L_00000000032d3620;  1 drivers
v00000000031c12c0_0 .net *"_s5", 0 0, L_00000000032d3080;  1 drivers
v00000000031c1360_0 .net *"_s6", 0 0, L_000000000308d800;  1 drivers
v00000000031c2bc0_0 .net *"_s9", 0 0, L_00000000032d31c0;  1 drivers
E_00000000030c7620/0 .event edge, v00000000031c2620_0;
E_00000000030c7620/1 .event posedge, v00000000031c0be0_0;
E_00000000030c7620 .event/or E_00000000030c7620/0, E_00000000030c7620/1;
E_00000000030c7e20 .event posedge, v00000000031c0be0_0;
E_00000000030c7c60/0 .event edge, v00000000031c1220_0;
E_00000000030c7c60/1 .event posedge, v00000000031c0be0_0;
E_00000000030c7c60 .event/or E_00000000030c7c60/0, E_00000000030c7c60/1;
L_00000000032d3080 .reduce/nor v00000000031c15e0_0;
L_00000000032d31c0 .reduce/or v00000000031c2620_0;
L_00000000032d3620 .reduce/nor L_00000000032d31c0;
S_000000000319bc60 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_0000000003108de0;
 .timescale -12 -12;
v00000000031c1ae0_0 .var/i "cnt", 31 0;
v00000000031c0e60_0 .var/i "data_value", 31 0;
v00000000031c1cc0_0 .var/i "log2int", 31 0;
v00000000031c1b80_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031c1b80_0, 0, 32;
    %load/vec4 v00000000031c0e60_0;
    %store/vec4 v00000000031c1ae0_0, 0, 32;
    %load/vec4 v00000000031c0e60_0;
    %store/vec4 v00000000031c1ae0_0, 0, 32;
T_1.2 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031c1ae0_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v00000000031c1b80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031c1b80_0, 0, 32;
    %load/vec4 v00000000031c1ae0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v00000000031c1ae0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v00000000031c1b80_0;
    %store/vec4 v00000000031c1cc0_0, 0, 32;
    %end;
S_000000000319c3e0 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_0000000003108de0;
 .timescale -12 -12;
v00000000031c1e00_0 .var/i "cnt", 31 0;
v00000000031c1ea0_0 .var/i "data_value", 31 0;
v00000000031c24e0_0 .var/i "log2roundup", 31 0;
v00000000031c28a0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031c28a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031c1ea0_0;
    %cmp/s;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031c1e00_0, 0, 32;
T_2.6 ;
    %load/vec4 v00000000031c1e00_0;
    %load/vec4 v00000000031c1ea0_0;
    %cmp/s;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v00000000031c28a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031c28a0_0, 0, 32;
    %load/vec4 v00000000031c1e00_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000031c1e00_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
T_2.4 ;
    %load/vec4 v00000000031c28a0_0;
    %store/vec4 v00000000031c24e0_0, 0, 32;
    %end;
S_000000000319c9e0 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_0000000003108de0;
 .timescale -12 -12;
S_000000000319c6e0 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_000000000319c9e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 8 "ADDRA"
    .port_info 6 /INPUT 16 "DINA"
    .port_info 7 /OUTPUT 16 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 9 "ADDRB"
    .port_info 14 /INPUT 8 "DINB"
    .port_info 15 /OUTPUT 8 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 9 "RDADDRECC"
P_000000000319dd70 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_000000000319dda8 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000001000>;
P_000000000319dde0 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000110>;
P_000000000319de18 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_000000000319de50 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_000000000319de88 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001000>;
P_000000000319dec0 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001001>;
P_000000000319def8 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_000000000319df30 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_000000000319df68 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_000000000319dfa0 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_000000000319dfd8 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_000000000319e010 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_000000000319e048 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_000000000319e080 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_000000000319e0b8 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_000000000319e0f0 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_000000000319e128 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_000000000319e160 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_000000000319e198 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_000000000319e1d0 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_000000000319e208 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_000000000319e240 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_000000000319e278 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_000000000319e2b0 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_000000000319e2e8 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_000000000319e320 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_000000000319e358 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_000000000319e390 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_000000000319e3c8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_000000000319e400 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_000000000319e438 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_000000000319e470 .param/str "C_INIT_FILE" 0 5 1962, "hdlc_tx_ram.mem";
P_000000000319e4a8 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_000000000319e4e0 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_000000000319e518 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_000000000319e550 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_000000000319e588 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_000000000319e5c0 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000000000100000000>;
P_000000000319e5f8 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000000001000000000>;
P_000000000319e630 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000010000>;
P_000000000319e668 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000001000>;
P_000000000319e6a0 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_000000000319e6d8 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_000000000319e710 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_000000000319e748 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_000000000319e780 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_000000000319e7b8 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_000000000319e7f0 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_000000000319e828 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_000000000319e860 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_000000000319e898 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_000000000319e8d0 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_000000000319e908 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_000000000319e940 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_000000000319e978 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_000000000319e9b0 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000000000100000000>;
P_000000000319e9e8 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000000001000000000>;
P_000000000319ea20 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_000000000319ea58 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_000000000319ea90 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000010000>;
P_000000000319eac8 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000001000>;
P_000000000319eb00 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_000000000319eb38 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_000000000319eb70 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_000000000319eba8 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_000000000319ebe0 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_000000000319ec18 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_000000000319ec50 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_000000000319ec88 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_000000000319ecc0 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_000000000319ecf8 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000000001000000000>;
P_000000000319ed30 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000000000100000000>;
P_000000000319ed68 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000000001000000000>;
P_000000000319eda0 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000001000>;
P_000000000319edd8 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000010000>;
P_000000000319ee10 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000001000>;
P_000000000319ee48 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_000000000319ee80 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_000000000319eeb8 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_000000000319eef0 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_000000000319ef28 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_000000000319ef60 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_000000000319ef98 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000010>;
P_000000000319efd0 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_000000000319f008 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_000000000319f040 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_000000000319f078 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_000000000319f0b0 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000010>;
P_000000000319f0e8 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_00000000032dc140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308c7d0 .functor OR 1, L_00000000032dc140, v00000000031c0000_0, C4<0>, C4<0>;
L_00000000032dc188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308d020 .functor OR 1, L_00000000032dc188, L_000000000308f9b0, C4<0>, C4<0>;
L_00000000032dc1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308ca00 .functor AND 1, L_000000000308d020, L_00000000032dc1d0, C4<1>, C4<1>;
L_00000000032dc218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308d5d0 .functor AND 1, L_00000000032dc218, L_000000000308c7d0, C4<1>, C4<1>;
L_00000000032dc2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308db10 .functor AND 1, L_00000000032dc2a8, L_000000000308ca00, C4<1>, C4<1>;
L_000000000308c990 .functor BUFZ 1, L_000000000308ca00, C4<0>, C4<0>, C4<0>;
L_00000000032dc380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308d2c0 .functor AND 1, L_00000000032dc380, v00000000031be660_0, C4<1>, C4<1>;
L_00000000032dc3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308d410 .functor AND 1, L_000000000308d2c0, L_00000000032dc3c8, C4<1>, C4<1>;
L_00000000032dc410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308d3a0 .functor AND 1, L_00000000032dc410, v00000000031be660_0, C4<1>, C4<1>;
L_00000000032dc458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308d100 .functor AND 1, L_000000000308d3a0, L_00000000032dc458, C4<1>, C4<1>;
L_000000000308cdf0 .functor OR 1, L_000000000308d410, L_000000000308d100, C4<0>, C4<0>;
L_00000000032dc4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308daa0 .functor AND 1, L_00000000032dc4a0, L_000000000308fa90, C4<1>, C4<1>;
L_00000000032dc4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308ca70 .functor AND 1, L_000000000308daa0, L_00000000032dc4e8, C4<1>, C4<1>;
L_00000000032dc530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308ced0 .functor AND 1, L_00000000032dc530, L_000000000308fa90, C4<1>, C4<1>;
L_00000000032dc578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308cbc0 .functor AND 1, L_000000000308ced0, L_00000000032dc578, C4<1>, C4<1>;
L_000000000308d170 .functor OR 1, L_000000000308ca70, L_000000000308cbc0, C4<0>, C4<0>;
L_000000000308c8b0 .functor NOT 1, L_0000000002d93f10, C4<0>, C4<0>, C4<0>;
L_000000000308c1b0 .functor AND 1, v00000000031be660_0, L_000000000308c8b0, C4<1>, C4<1>;
L_000000000308c840 .functor NOT 1, L_0000000002d93f10, C4<0>, C4<0>, C4<0>;
L_000000000308c450 .functor AND 1, L_000000000308fa90, L_000000000308c840, C4<1>, C4<1>;
v00000000031b7680_0 .net "ADDRA", 7 0, v00000000031bfec0_0;  1 drivers
v00000000031b7ea0_0 .net "ADDRB", 8 0, L_000000000308d480;  alias, 1 drivers
v00000000031b6f00_0 .net "CLKA", 0 0, L_000000000308d9c0;  alias, 1 drivers
v00000000031b6fa0_0 .net "CLKB", 0 0, L_000000000308cae0;  alias, 1 drivers
v00000000031b7040_0 .net "DBITERR", 0 0, L_00000000032dc0b0;  alias, 1 drivers
v00000000031b7720_0 .net "DINA", 15 0, v00000000031c01e0_0;  1 drivers
v00000000031b7f40_0 .net "DINB", 7 0, L_000000000308cf40;  alias, 1 drivers
v00000000031b70e0_0 .net "DOUTA", 15 0, v00000000031b5f60_0;  alias, 1 drivers
v00000000031b81c0_0 .net "DOUTB", 7 0, v00000000031c3480_0;  alias, 1 drivers
v00000000031b7860_0 .net "ECCPIPECE", 0 0, L_0000000002d929a0;  alias, 1 drivers
v00000000031b7180_0 .net "ENA", 0 0, v00000000031c0000_0;  alias, 1 drivers
v00000000031b7220_0 .net "ENB", 0 0, L_000000000308f9b0;  alias, 1 drivers
v00000000031b86c0_0 .net "INJECTDBITERR", 0 0, v00000000031bf420_0;  1 drivers
v00000000031b7900_0 .net "INJECTSBITERR", 0 0, v00000000031be3e0_0;  1 drivers
v00000000031b8080_0 .net "RDADDRECC", 8 0, L_00000000032dc0f8;  alias, 1 drivers
v00000000031b7a40_0 .net "REGCEA", 0 0, v00000000031be840_0;  1 drivers
v00000000031b8260_0 .net "REGCEB", 0 0, L_000000000308d090;  alias, 1 drivers
v00000000031b7ae0_0 .net "RSTA", 0 0, v00000000031be660_0;  alias, 1 drivers
v00000000031b7b80_0 .net "RSTB", 0 0, L_000000000308fa90;  alias, 1 drivers
v00000000031b7d60_0 .net "SBITERR", 0 0, L_00000000032dc068;  alias, 1 drivers
v00000000031b7c20_0 .net "SLEEP", 0 0, L_0000000002d93f10;  alias, 1 drivers
v00000000031b8300_0 .net "WEA", 0 0, v0000000002ffe260_0;  1 drivers
v00000000031b8a80_0 .net "WEB", 0 0, L_000000000308d330;  alias, 1 drivers
v00000000031b84e0_0 .net/2u *"_s10", 0 0, L_00000000032dc188;  1 drivers
v00000000031b8760_0 .net *"_s12", 0 0, L_000000000308d020;  1 drivers
v00000000031b8800_0 .net/2u *"_s14", 0 0, L_00000000032dc1d0;  1 drivers
v00000000031b8940_0 .net/2u *"_s18", 0 0, L_00000000032dc218;  1 drivers
v00000000031b89e0_0 .net *"_s20", 0 0, L_000000000308d5d0;  1 drivers
L_00000000032dc260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031b8b20_0 .net/2u *"_s22", 0 0, L_00000000032dc260;  1 drivers
v00000000031b8bc0_0 .net/2u *"_s26", 0 0, L_00000000032dc2a8;  1 drivers
v00000000031b8ee0_0 .net *"_s28", 0 0, L_000000000308db10;  1 drivers
L_00000000032dc2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031bb1e0_0 .net/2u *"_s30", 0 0, L_00000000032dc2f0;  1 drivers
v00000000031b97a0_0 .net/2u *"_s38", 0 0, L_00000000032dc380;  1 drivers
v00000000031bac40_0 .net *"_s40", 0 0, L_000000000308d2c0;  1 drivers
v00000000031ba4c0_0 .net/2u *"_s42", 0 0, L_00000000032dc3c8;  1 drivers
v00000000031b8f80_0 .net *"_s44", 0 0, L_000000000308d410;  1 drivers
v00000000031ba560_0 .net/2u *"_s46", 0 0, L_00000000032dc410;  1 drivers
v00000000031b95c0_0 .net *"_s48", 0 0, L_000000000308d3a0;  1 drivers
v00000000031b9f20_0 .net/2u *"_s50", 0 0, L_00000000032dc458;  1 drivers
v00000000031ba420_0 .net *"_s52", 0 0, L_000000000308d100;  1 drivers
v00000000031bad80_0 .net/2u *"_s56", 0 0, L_00000000032dc4a0;  1 drivers
v00000000031b8c60_0 .net *"_s58", 0 0, L_000000000308daa0;  1 drivers
v00000000031b9980_0 .net/2u *"_s6", 0 0, L_00000000032dc140;  1 drivers
v00000000031bae20_0 .net/2u *"_s60", 0 0, L_00000000032dc4e8;  1 drivers
v00000000031b93e0_0 .net *"_s62", 0 0, L_000000000308ca70;  1 drivers
v00000000031bace0_0 .net/2u *"_s64", 0 0, L_00000000032dc530;  1 drivers
v00000000031b9a20_0 .net *"_s66", 0 0, L_000000000308ced0;  1 drivers
v00000000031b98e0_0 .net/2u *"_s68", 0 0, L_00000000032dc578;  1 drivers
v00000000031ba600_0 .net *"_s70", 0 0, L_000000000308cbc0;  1 drivers
v00000000031baec0_0 .net *"_s74", 0 0, L_000000000308c8b0;  1 drivers
v00000000031ba240_0 .net *"_s86", 0 0, L_000000000308c840;  1 drivers
v00000000031b9d40_0 .var/i "cnt", 31 0;
v00000000031b9fc0_0 .net "dbiterr_i", 0 0, v00000000031b5ba0_0;  1 drivers
v00000000031b9840_0 .var "dbiterr_in", 0 0;
v00000000031b8e40_0 .net "dbiterr_sdp", 0 0, v00000000031c3340_0;  1 drivers
v00000000031b9c00_0 .var "default_data_str", 127 0;
v00000000031bb3c0_0 .var "doublebit_error", 21 0;
v00000000031bb280_0 .net "dout_i", 7 0, v00000000031b6280_0;  1 drivers
v00000000031bb140_0 .net "ena_i", 0 0, L_000000000308c7d0;  1 drivers
v00000000031b9ac0_0 .net "enb_i", 0 0, L_000000000308ca00;  1 drivers
v00000000031ba740_0 .var "init_file_str", 8183 0;
v00000000031b8d00_0 .var "inita_str", 127 0;
v00000000031b9ca0_0 .var "inita_val", 15 0;
v00000000031ba7e0_0 .var "initb_str", 63 0;
v00000000031bb000_0 .var "initb_val", 7 0;
v00000000031b8da0_0 .var "is_collision_a", 0 0;
v00000000031b9200_0 .var "is_collision_b", 0 0;
v00000000031ba6a0_0 .var "is_collision_delay_a", 0 0;
v00000000031b9de0_0 .var "is_collision_delay_b", 0 0;
v00000000031ba060_0 .var "mem_init_file_str", 8183 0;
v00000000031ba9c0 .array "memory", 511 0, 7 0;
v00000000031b9b60_0 .var "memory_out_a", 15 0;
v00000000031baf60_0 .var "memory_out_b", 7 0;
v00000000031b9020_0 .net "rdaddrecc_i", 8 0, v00000000031b63c0_0;  1 drivers
v00000000031ba880_0 .var "rdaddrecc_in", 8 0;
v00000000031b9e80_0 .net "rdaddrecc_sdp", 8 0, v00000000031c35c0_0;  1 drivers
L_00000000032dc338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031b90c0_0 .net "rea_i", 0 0, L_00000000032dc338;  1 drivers
v00000000031bb0a0_0 .var/i "read_addr_a_width", 31 0;
v00000000031baa60_0 .var/i "read_addr_b_width", 31 0;
v00000000031ba100_0 .net "reb_i", 0 0, L_000000000308c990;  1 drivers
v00000000031b9160_0 .net "reseta_i", 0 0, L_000000000308cdf0;  1 drivers
v00000000031b92a0_0 .net "resetb_i", 0 0, L_000000000308d170;  1 drivers
v00000000031ba2e0_0 .net "rsta_outp_stage", 0 0, L_000000000308c1b0;  1 drivers
v00000000031bb320_0 .net "rstb_outp_stage", 0 0, L_000000000308c450;  1 drivers
v00000000031b9480_0 .net "sbiterr_i", 0 0, v00000000031b48e0_0;  1 drivers
v00000000031ba1a0_0 .var "sbiterr_in", 0 0;
v00000000031ba380_0 .net "sbiterr_sdp", 0 0, v00000000031c3660_0;  1 drivers
v00000000031b9340_0 .net "wea_i", 0 0, L_00000000032d2e00;  1 drivers
v00000000031ba920_0 .net "web_i", 0 0, L_00000000032d4520;  1 drivers
v00000000031b9520_0 .var/i "write_addr_a_width", 31 0;
v00000000031bab00_0 .var/i "write_addr_b_width", 31 0;
L_00000000032d2e00 .functor MUXZ 1, L_00000000032dc260, v0000000002ffe260_0, L_000000000308d5d0, C4<>;
L_00000000032d4520 .functor MUXZ 1, L_00000000032dc2f0, L_000000000308d330, L_000000000308db10, C4<>;
S_000000000319c860 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_000000000319c6e0;
 .timescale -12 -12;
E_00000000030c7360 .event posedge, v00000000031b5920_0;
S_000000000319c560 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_000000000319c6e0;
 .timescale -12 -12;
E_00000000030c7ca0 .event posedge, v00000000031c2d00_0;
S_000000000319bf60 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_000000000319c6e0;
 .timescale -12 -12;
L_000000000308fe80/d .functor BUFZ 8, v00000000031bfec0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000308fe80 .delay 8 (100,100,100) L_000000000308fe80/d;
L_000000000308fcc0/d .functor BUFZ 1, L_00000000032d2e00, C4<0>, C4<0>, C4<0>;
L_000000000308fcc0 .delay 1 (100,100,100) L_000000000308fcc0/d;
L_000000000308fd30/d .functor BUFZ 1, L_000000000308c7d0, C4<0>, C4<0>, C4<0>;
L_000000000308fd30 .delay 1 (100,100,100) L_000000000308fd30/d;
L_000000000308fef0/d .functor BUFZ 9, L_000000000308d480, C4<000000000>, C4<000000000>, C4<000000000>;
L_000000000308fef0 .delay 9 (100,100,100) L_000000000308fef0/d;
L_000000000308ff60/d .functor BUFZ 1, L_00000000032d4520, C4<0>, C4<0>, C4<0>;
L_000000000308ff60 .delay 1 (100,100,100) L_000000000308ff60/d;
L_000000000308ffd0/d .functor BUFZ 1, L_000000000308ca00, C4<0>, C4<0>, C4<0>;
L_000000000308ffd0 .delay 1 (100,100,100) L_000000000308ffd0/d;
v00000000031c05a0_0 .net "addra_delay", 7 0, L_000000000308fe80;  1 drivers
v00000000031c1fe0_0 .net "addrb_delay", 8 0, L_000000000308fef0;  1 drivers
v00000000031c2080_0 .net "ena_delay", 0 0, L_000000000308fd30;  1 drivers
v00000000031c2260_0 .net "enb_delay", 0 0, L_000000000308ffd0;  1 drivers
v00000000031c2120_0 .net "wea_delay", 0 0, L_000000000308fcc0;  1 drivers
v00000000031c29e0_0 .net "web_delay", 0 0, L_000000000308ff60;  1 drivers
S_000000000319c0e0 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031c2b20_0 .var "addr_a", 7 0;
v00000000031c0640_0 .var "addr_b", 8 0;
v00000000031c06e0_0 .var "c_ar_bw", 0 0;
v00000000031c0780_0 .var "c_aw_br", 0 0;
v00000000031c0f00_0 .var "c_aw_bw", 0 0;
v00000000031c3520_0 .var/i "collision_check", 31 0;
v00000000031c2f80_0 .var/i "iswrite_a", 31 0;
v00000000031c3020_0 .var/i "iswrite_b", 31 0;
v00000000031c3700_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v00000000031c3a20_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v00000000031c3ac0_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v00000000031c3200_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v00000000031c2c60_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v00000000031c2ee0_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v00000000031c30c0_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v00000000031c32a0_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c0f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c0780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c06e0_0, 0, 1;
    %load/vec4 v00000000031c2b20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v00000000031bab00_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c3200_0, 0, 32;
    %load/vec4 v00000000031c0640_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000031bab00_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c32a0_0, 0, 32;
    %load/vec4 v00000000031c2b20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v00000000031b9520_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c3ac0_0, 0, 32;
    %load/vec4 v00000000031c0640_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000031b9520_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c30c0_0, 0, 32;
    %load/vec4 v00000000031c2b20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v00000000031baa60_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c3a20_0, 0, 32;
    %load/vec4 v00000000031c0640_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000031baa60_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c2ee0_0, 0, 32;
    %load/vec4 v00000000031c2b20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v00000000031bb0a0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c3700_0, 0, 32;
    %load/vec4 v00000000031c0640_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000031bb0a0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031c2c60_0, 0, 32;
    %load/vec4 v00000000031c2f80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v00000000031c3020_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v00000000031bab00_0;
    %load/vec4 v00000000031b9520_0;
    %cmp/s;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v00000000031c3200_0;
    %load/vec4 v00000000031c32a0_0;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031c0f00_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c0f00_0, 0, 1;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v00000000031c30c0_0;
    %load/vec4 v00000000031c3ac0_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031c0f00_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c0f00_0, 0, 1;
T_3.15 ;
T_3.11 ;
T_3.8 ;
    %load/vec4 v00000000031c2f80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v00000000031baa60_0;
    %load/vec4 v00000000031b9520_0;
    %cmp/s;
    %jmp/0xz  T_3.18, 5;
    %load/vec4 v00000000031c3a20_0;
    %load/vec4 v00000000031c2ee0_0;
    %cmp/e;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031c0780_0, 0, 1;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c0780_0, 0, 1;
T_3.21 ;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v00000000031c30c0_0;
    %load/vec4 v00000000031c3ac0_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031c0780_0, 0, 1;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c0780_0, 0, 1;
T_3.23 ;
T_3.19 ;
T_3.16 ;
    %load/vec4 v00000000031c3020_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v00000000031bab00_0;
    %load/vec4 v00000000031bb0a0_0;
    %cmp/s;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v00000000031c3200_0;
    %load/vec4 v00000000031c32a0_0;
    %cmp/e;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031c06e0_0, 0, 1;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c06e0_0, 0, 1;
T_3.29 ;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v00000000031c2c60_0;
    %load/vec4 v00000000031c3700_0;
    %cmp/e;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031c06e0_0, 0, 1;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c06e0_0, 0, 1;
T_3.31 ;
T_3.27 ;
T_3.24 ;
    %load/vec4 v00000000031c0f00_0;
    %pad/u 32;
    %load/vec4 v00000000031c0780_0;
    %pad/u 32;
    %or;
    %load/vec4 v00000000031c06e0_0;
    %pad/u 32;
    %or;
    %store/vec4 v00000000031c3520_0, 0, 32;
    %end;
S_000000000319c260 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_000000000319c6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 8 "DIN"
    .port_info 2 /OUTPUT 8 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 9 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 9 "RDADDRECC"
P_0000000003177f00 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001001>;
P_0000000003177f38 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000001000>;
P_0000000003177f70 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_0000000003177fa8 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_0000000003177fe0 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v00000000031c2d00_0 .net "CLK", 0 0, L_000000000308cae0;  alias, 1 drivers
v00000000031c3340_0 .var "DBITERR", 0 0;
v00000000031c2da0_0 .net "DBITERR_IN", 0 0, v00000000031b5ba0_0;  alias, 1 drivers
v00000000031c33e0_0 .net "DIN", 7 0, v00000000031b6280_0;  alias, 1 drivers
v00000000031c3480_0 .var "DOUT", 7 0;
v00000000031c35c0_0 .var "RDADDRECC", 8 0;
v00000000031c2e40_0 .net "RDADDRECC_IN", 8 0, v00000000031b63c0_0;  alias, 1 drivers
v00000000031c3660_0 .var "SBITERR", 0 0;
v00000000031c37a0_0 .net "SBITERR_IN", 0 0, v00000000031b48e0_0;  alias, 1 drivers
v00000000031c3840_0 .var "dbiterr_i", 0 0;
v00000000031c38e0_0 .var "dout_i", 7 0;
v00000000031c3980_0 .var "rdaddrecc_i", 8 0;
v00000000031b3d00_0 .var "sbiterr_i", 0 0;
S_000000000319fa80 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_000000000319c260;
 .timescale -12 -12;
E_00000000030c76a0 .event edge, v00000000031c33e0_0, v00000000031c2e40_0, v00000000031c37a0_0, v00000000031c2da0_0;
S_00000000031a0980 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b4020_0 .var/i "addr_step", 31 0;
v00000000031b5600_0 .var "default_data", 15 0;
v00000000031b56a0_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000031b5600_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031b4020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031b56a0_0, 0, 32;
T_4.32 ;
    %load/vec4 v00000000031b56a0_0;
    %load/vec4 v00000000031b4020_0;
    %muli 256, 0, 32;
    %cmp/s;
    %jmp/0xz T_4.33, 5;
    %load/vec4 v00000000031b56a0_0;
    %pad/s 8;
    %store/vec4 v00000000031b6d20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031b68c0_0, 0, 1;
    %load/vec4 v00000000031b5600_0;
    %store/vec4 v00000000031b8440_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b79a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b66e0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000031a0e00;
    %join;
    %load/vec4 v00000000031b56a0_0;
    %load/vec4 v00000000031b4020_0;
    %add;
    %store/vec4 v00000000031b56a0_0, 0, 32;
    %jmp T_4.32;
T_4.33 ;
    %end;
S_000000000319f180 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b3ee0_0 .var/i "cnt", 31 0;
v00000000031b5420_0 .var/i "data_value", 31 0;
v00000000031b3f80_0 .var/i "log2roundup", 31 0;
v00000000031b5740_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031b5740_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031b5420_0;
    %cmp/s;
    %jmp/0xz  T_5.34, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031b3ee0_0, 0, 32;
T_5.36 ;
    %load/vec4 v00000000031b3ee0_0;
    %load/vec4 v00000000031b5420_0;
    %cmp/s;
    %jmp/0xz T_5.37, 5;
    %load/vec4 v00000000031b5740_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031b5740_0, 0, 32;
    %load/vec4 v00000000031b3ee0_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000031b3ee0_0, 0, 32;
    %jmp T_5.36;
T_5.37 ;
T_5.34 ;
    %load/vec4 v00000000031b5740_0;
    %store/vec4 v00000000031b3f80_0, 0, 32;
    %end;
S_00000000031a0680 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b57e0_0 .var "addr", 7 0;
v00000000031b4f20_0 .var "address", 7 0;
v00000000031b5880_0 .var/i "i", 31 0;
v00000000031b3c60_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v00000000031b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %load/vec4 v00000000031b9ca0_0;
    %assign/vec4 v00000000031b9b60_0, 100;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v00000000031b57e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v00000000031b4f20_0, 0, 8;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v00000000031b4f20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.40, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_000000000319dd70, "%0s WARNING: Address %0h is outside range for A Read", P_000000000319dfa0, v00000000031b57e0_0 {0 0 0};
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v00000000031b9b60_0, 100;
    %jmp T_6.41;
T_6.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031b5880_0, 0, 32;
T_6.42 ;
    %load/vec4 v00000000031b5880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.43, 5;
    %load/vec4 v00000000031b4f20_0;
    %pad/u 41;
    %muli 2, 0, 41;
    %load/vec4 v00000000031b5880_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000031ba9c0, 4;
    %ix/load 5, 100, 0;
    %load/vec4 v00000000031b5880_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000000031b9b60_0, 4, 5;
    %load/vec4 v00000000031b5880_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031b5880_0, 0, 32;
    %jmp T_6.42;
T_6.43 ;
T_6.41 ;
T_6.39 ;
    %end;
S_000000000319fc00 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b5e20_0 .var "addr", 8 0;
v00000000031b40c0_0 .var "address", 8 0;
v00000000031b3da0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v00000000031b3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %load/vec4 v00000000031bb000_0;
    %assign/vec4 v00000000031baf60_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031ba1a0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031b9840_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000031ba880_0, 100;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v00000000031b5e20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000031b40c0_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000031b40c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.46, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_000000000319dd70, "%0s WARNING: Address %0h is outside range for B Read", P_000000000319dfa0, v00000000031b5e20_0 {0 0 0};
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000000031baf60_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031ba1a0_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031b9840_0, 100;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v00000000031ba880_0, 100;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v00000000031b40c0_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %load/vec4a v00000000031ba9c0, 4;
    %assign/vec4 v00000000031baf60_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000031ba880_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031b9840_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031ba1a0_0, 100;
T_7.47 ;
T_7.45 ;
    %end;
S_000000000319fd80 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_000000000319c6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 16 "DIN_I"
    .port_info 5 /OUTPUT 16 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_0000000002cd8790 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_0000000002cd87c8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000010000>;
P_0000000002cd8800 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002cd8838 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002cd8870 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002cd88a8 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_0000000002cd88e0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002cd8918 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_0000000002cd8950 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002cd8988 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002cd89c0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002cd89f8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002cd8a30 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002cd8a68 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002cd8aa0 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002cd8ad8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002cd8b10 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_0000000002cd8b48 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032dc5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308d560 .functor OR 1, L_00000000032dc5c0, v00000000031c0000_0, C4<0>, C4<0>;
L_00000000032dc608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308c5a0 .functor AND 1, L_00000000032dc608, v00000000031be840_0, C4<1>, C4<1>;
L_00000000032dc698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308db80 .functor OR 1, L_00000000032dc698, v00000000031c0000_0, C4<0>, C4<0>;
L_00000000032dc650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308d790 .functor AND 1, L_00000000032dc650, L_000000000308db80, C4<1>, C4<1>;
L_000000000308d640 .functor OR 1, L_000000000308c5a0, L_000000000308d790, C4<0>, C4<0>;
L_00000000032dc6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308c3e0 .functor AND 1, L_00000000032dc6e0, L_000000000308c1b0, C4<1>, C4<1>;
v00000000031b5920_0 .net "CLK", 0 0, L_000000000308d9c0;  alias, 1 drivers
v00000000031b43e0_0 .var "DBITERR", 0 0;
v00000000031b4980_0 .var "DBITERR_IN", 0 0;
L_00000000032dc770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031b5ec0_0 .net "DBITERR_IN_I", 0 0, L_00000000032dc770;  1 drivers
v00000000031b4b60_0 .var "DIN", 15 0;
v00000000031b5d80_0 .net "DIN_I", 15 0, v00000000031b9b60_0;  1 drivers
v00000000031b5f60_0 .var "DOUT", 15 0;
L_00000000032dc800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031b4de0_0 .net "ECCPIPECE", 0 0, L_00000000032dc800;  1 drivers
v00000000031b51a0_0 .net "EN", 0 0, v00000000031c0000_0;  alias, 1 drivers
v00000000031b4340_0 .var "RDADDRECC", 8 0;
v00000000031b60a0_0 .var "RDADDRECC_IN", 8 0;
L_00000000032dc7b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000000031b4e80_0 .net "RDADDRECC_IN_I", 8 0, L_00000000032dc7b8;  1 drivers
v00000000031b4840_0 .net "REGCE", 0 0, v00000000031be840_0;  alias, 1 drivers
v00000000031b3e40_0 .net "RST", 0 0, L_000000000308c1b0;  alias, 1 drivers
v00000000031b4c00_0 .var "SBITERR", 0 0;
v00000000031b5240_0 .var "SBITERR_IN", 0 0;
L_00000000032dc728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031b42a0_0 .net "SBITERR_IN_I", 0 0, L_00000000032dc728;  1 drivers
v00000000031b52e0_0 .net/2u *"_s0", 0 0, L_00000000032dc5c0;  1 drivers
v00000000031b4200_0 .net/2u *"_s10", 0 0, L_00000000032dc698;  1 drivers
v00000000031b59c0_0 .net *"_s12", 0 0, L_000000000308db80;  1 drivers
v00000000031b54c0_0 .net *"_s14", 0 0, L_000000000308d790;  1 drivers
v00000000031b4160_0 .net/2u *"_s18", 0 0, L_00000000032dc6e0;  1 drivers
v00000000031b4480_0 .net/2u *"_s4", 0 0, L_00000000032dc608;  1 drivers
v00000000031b4660_0 .net *"_s6", 0 0, L_000000000308c5a0;  1 drivers
v00000000031b6000_0 .net/2u *"_s8", 0 0, L_00000000032dc650;  1 drivers
v00000000031b4520_0 .var "dbiterr_regs", 0 0;
v00000000031b5380_0 .net "en_i", 0 0, L_000000000308d560;  1 drivers
v00000000031b45c0_0 .var "init_str", 127 0;
v00000000031b4fc0_0 .var "init_val", 15 0;
v00000000031b5a60_0 .var "out_regs", 15 0;
v00000000031b6140_0 .var "rdaddrecc_regs", 8 0;
v00000000031b5b00_0 .net "regce_i", 0 0, L_000000000308d640;  1 drivers
v00000000031b61e0_0 .net "rst_i", 0 0, L_000000000308c3e0;  1 drivers
v00000000031b4ca0_0 .var "sbiterr_regs", 0 0;
S_000000000319f300 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_000000000319fd80;
 .timescale -12 -12;
E_00000000030c7ce0 .event edge, v00000000031b5d80_0, v00000000031b42a0_0, v00000000031b5ec0_0, v00000000031b4e80_0;
S_000000000319ff00 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_000000000319fd80;
 .timescale -12 -12;
E_00000000030c7e60 .event edge, v00000000031b4b60_0, v00000000031b60a0_0, v00000000031b5240_0, v00000000031b4980_0;
S_000000000319f900 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_000000000319c6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 8 "DIN_I"
    .port_info 5 /OUTPUT 8 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_0000000002cd8b90 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_0000000002cd8bc8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000001000>;
P_0000000002cd8c00 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002cd8c38 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002cd8c70 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002cd8ca8 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_0000000002cd8ce0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002cd8d18 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_0000000002cd8d50 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002cd8d88 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002cd8dc0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002cd8df8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002cd8e30 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002cd8e68 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002cd8ea0 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002cd8ed8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002cd8f10 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_0000000002cd8f48 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032dc848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308c6f0 .functor OR 1, L_00000000032dc848, L_000000000308f9b0, C4<0>, C4<0>;
L_00000000032dc890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308c4c0 .functor AND 1, L_00000000032dc890, L_000000000308d090, C4<1>, C4<1>;
L_00000000032dc920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000308dcd0 .functor OR 1, L_00000000032dc920, L_000000000308f9b0, C4<0>, C4<0>;
L_00000000032dc8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308c220 .functor AND 1, L_00000000032dc8d8, L_000000000308dcd0, C4<1>, C4<1>;
L_000000000308c300 .functor OR 1, L_000000000308c4c0, L_000000000308c220, C4<0>, C4<0>;
L_00000000032dc968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000308cb50 .functor AND 1, L_00000000032dc968, L_000000000308c450, C4<1>, C4<1>;
v00000000031b5560_0 .net "CLK", 0 0, L_000000000308cae0;  alias, 1 drivers
v00000000031b5ba0_0 .var "DBITERR", 0 0;
v00000000031b5c40_0 .var "DBITERR_IN", 0 0;
v00000000031b6320_0 .net "DBITERR_IN_I", 0 0, v00000000031b9840_0;  1 drivers
v00000000031b4ac0_0 .var "DIN", 7 0;
v00000000031b4a20_0 .net "DIN_I", 7 0, v00000000031baf60_0;  1 drivers
v00000000031b6280_0 .var "DOUT", 7 0;
v00000000031b5ce0_0 .net "ECCPIPECE", 0 0, L_0000000002d929a0;  alias, 1 drivers
v00000000031b47a0_0 .net "EN", 0 0, L_000000000308f9b0;  alias, 1 drivers
v00000000031b63c0_0 .var "RDADDRECC", 8 0;
v00000000031b4d40_0 .var "RDADDRECC_IN", 8 0;
v00000000031b5060_0 .net "RDADDRECC_IN_I", 8 0, v00000000031ba880_0;  1 drivers
v00000000031b5100_0 .net "REGCE", 0 0, L_000000000308d090;  alias, 1 drivers
v00000000031b4700_0 .net "RST", 0 0, L_000000000308c450;  alias, 1 drivers
v00000000031b48e0_0 .var "SBITERR", 0 0;
v00000000031b6640_0 .var "SBITERR_IN", 0 0;
v00000000031b77c0_0 .net "SBITERR_IN_I", 0 0, v00000000031ba1a0_0;  1 drivers
v00000000031b83a0_0 .net/2u *"_s0", 0 0, L_00000000032dc848;  1 drivers
v00000000031b8120_0 .net/2u *"_s10", 0 0, L_00000000032dc920;  1 drivers
v00000000031b7fe0_0 .net *"_s12", 0 0, L_000000000308dcd0;  1 drivers
v00000000031b6a00_0 .net *"_s14", 0 0, L_000000000308c220;  1 drivers
v00000000031b6460_0 .net/2u *"_s18", 0 0, L_00000000032dc968;  1 drivers
v00000000031b7e00_0 .net/2u *"_s4", 0 0, L_00000000032dc890;  1 drivers
v00000000031b72c0_0 .net *"_s6", 0 0, L_000000000308c4c0;  1 drivers
v00000000031b6be0_0 .net/2u *"_s8", 0 0, L_00000000032dc8d8;  1 drivers
v00000000031b8580_0 .var "dbiterr_regs", 0 0;
v00000000031b8620_0 .net "en_i", 0 0, L_000000000308c6f0;  1 drivers
v00000000031b7360_0 .var "init_str", 63 0;
v00000000031b6500_0 .var "init_val", 7 0;
v00000000031b88a0_0 .var "out_regs", 7 0;
v00000000031b6c80_0 .var "rdaddrecc_regs", 8 0;
v00000000031b7400_0 .net "regce_i", 0 0, L_000000000308c300;  1 drivers
v00000000031b6b40_0 .net "rst_i", 0 0, L_000000000308cb50;  1 drivers
v00000000031b74a0_0 .var "sbiterr_regs", 0 0;
S_00000000031a0b00 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_000000000319f900;
 .timescale -12 -12;
E_00000000030c77e0 .event edge, v00000000031b4a20_0, v00000000031b77c0_0, v00000000031b6320_0, v00000000031b5060_0;
S_00000000031a0080 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_000000000319f900;
 .timescale -12 -12;
S_00000000031a0c80 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b6780_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v00000000031b6780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.48, 8;
    %load/vec4 v00000000031b9ca0_0;
    %assign/vec4 v00000000031b9b60_0, 100;
T_8.48 ;
    %end;
S_00000000031a0800 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b6820_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v00000000031b6820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.50, 8;
    %load/vec4 v00000000031bb000_0;
    %assign/vec4 v00000000031baf60_0, 100;
T_9.50 ;
    %end;
S_00000000031a0e00 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b6d20_0 .var "addr", 7 0;
v00000000031b6dc0_0 .var "address", 7 0;
v00000000031b68c0_0 .var "byte_en", 0 0;
v00000000031b7cc0_0 .var "current_contents", 15 0;
v00000000031b8440_0 .var "data", 15 0;
v00000000031b7540_0 .var/i "i", 31 0;
v00000000031b66e0_0 .var "inj_dbiterr", 0 0;
v00000000031b79a0_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v00000000031b6d20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v00000000031b6dc0_0, 0, 8;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v00000000031b6dc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.52, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_000000000319dd70, "%0s WARNING: Address %0h is outside range for A Write", P_000000000319dfa0, v00000000031b6d20_0 {0 0 0};
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v00000000031b8440_0;
    %store/vec4 v00000000031b7cc0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031b7540_0, 0, 32;
T_10.54 ;
    %load/vec4 v00000000031b7540_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.55, 5;
    %load/vec4 v00000000031b7cc0_0;
    %load/vec4 v00000000031b7540_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v00000000031b6dc0_0;
    %pad/u 41;
    %muli 2, 0, 41;
    %load/vec4 v00000000031b7540_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000000031ba9c0, 4, 0;
    %load/vec4 v00000000031b7540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031b7540_0, 0, 32;
    %jmp T_10.54;
T_10.55 ;
T_10.53 ;
    %end;
S_000000000319f780 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_000000000319c6e0;
 .timescale -12 -12;
v00000000031b6960_0 .var "addr", 8 0;
v00000000031b75e0_0 .var "address", 8 0;
v00000000031b65a0_0 .var "byte_en", 0 0;
v00000000031b6e60_0 .var "current_contents", 7 0;
v00000000031b6aa0_0 .var "data", 7 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v00000000031b6960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000031b75e0_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000031b75e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.56, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_000000000319dd70, "%0s WARNING: Address %0h is outside range for B Write", P_000000000319dfa0, v00000000031b6960_0 {0 0 0};
    %jmp T_11.57;
T_11.56 ;
    %load/vec4 v00000000031b6aa0_0;
    %store/vec4 v00000000031b6e60_0, 0, 8;
    %load/vec4 v00000000031b6e60_0;
    %load/vec4 v00000000031b75e0_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %store/vec4a v00000000031ba9c0, 4, 0;
T_11.57 ;
    %end;
S_000000000319f480 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_0000000003108de0;
 .timescale -12 -12;
E_00000000030c78a0/0 .event edge, v00000000031bb640_0, v00000000031bd440_0, v00000000031bc860_0, v00000000031bdbc0_0;
E_00000000030c78a0/1 .event edge, v00000000031bd1c0_0, v00000000031bf060_0, v00000000031baba0_0, v00000000031bd9e0_0;
E_00000000030c78a0 .event/or E_00000000030c78a0/0, E_00000000030c78a0/1;
S_00000000031a0f80 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_0000000003108de0;
 .timescale -12 -12;
L_000000000308da30 .functor BUFZ 8, o00000000031e9918, C4<00000000>, C4<00000000>, C4<00000000>;
S_000000000319f600 .scope module, "uctrl_ila_8_16384_1120" "ila_8_16384_1120" 3 192, 6 49 0, S_00000000031084b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "probe0"
    .port_info 2 /INPUT 2 "probe1"
    .port_info 3 /INPUT 4 "probe2"
    .port_info 4 /INPUT 4 "probe3"
    .port_info 5 /INPUT 8 "probe4"
    .port_info 6 /INPUT 8 "probe5"
    .port_info 7 /INPUT 16 "probe6"
    .port_info 8 /INPUT 32 "probe7"
v0000000003060ce0_0 .net "clk", 0 0, v00000000032d40c0_0;  alias, 1 drivers
v000000000305b4c0_0 .net "probe0", 1 0, L_00000000032d3440;  1 drivers
v000000000305be20_0 .net "probe1", 1 0, L_00000000032d39e0;  1 drivers
v0000000002e80310_0 .net "probe2", 3 0, v000000000325a550_0;  1 drivers
v0000000002e803b0_0 .net "probe3", 3 0, L_00000000032d3b20;  1 drivers
v0000000003258b10_0 .net "probe4", 7 0, L_00000000032d3760;  1 drivers
v0000000003258570_0 .net "probe5", 7 0, L_00000000032d4020;  1 drivers
v000000000325a0f0_0 .net "probe6", 15 0, L_00000000032d3800;  1 drivers
v0000000003259a10_0 .net "probe7", 31 0, L_00000000032d4a20;  1 drivers
S_00000000031a0200 .scope module, "u_hdlctra" "hdlctra" 2 199, 7 1 0, S_0000000002daf970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "trastart_flag"
    .port_info 3 /INPUT 10 "db"
    .port_info 4 /INPUT 8 "ramd"
    .port_info 5 /OUTPUT 1 "datat"
    .port_info 6 /OUTPUT 1 "inr"
P_0000000003178020 .param/l "TRA_CLEAR" 0 7 10, C4<100>;
P_0000000003178058 .param/l "TRA_CRC" 0 7 10, C4<010>;
P_0000000003178090 .param/l "TRA_DATA" 0 7 10, C4<001>;
P_00000000031780c8 .param/l "TRA_FLAG" 0 7 10, C4<000>;
P_0000000003178100 .param/l "TRA_FLAGEND" 0 7 10, C4<011>;
v00000000032d4ca0_9 .array/port v00000000032d4ca0, 9;
L_0000000003335110 .functor BUFZ 8, v00000000032d4ca0_9, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000032d13c0_0 .var "bytes", 8 0;
v00000000032d1640_0 .net "clk", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032d20e0_0 .var "current_state", 2 0;
v00000000032d2180_0 .var "datat", 0 0;
v00000000032d2220_0 .net "db", 9 0, v0000000003258c50_0;  alias, 1 drivers
v00000000032d2540_0 .var "flag_count", 5 0;
v00000000032d4fc0_0 .var/i "i", 31 0;
v00000000032d4c00_0 .var "inr", 0 0;
v00000000032d3da0_0 .net "ram_outd", 7 0, L_00000000032d9160;  1 drivers
v00000000032d4ca0 .array "ram_outd_d", 9 0, 7 0;
v00000000032d34e0_0 .net "ram_outd_d9", 7 0, L_0000000003335110;  1 drivers
v00000000032d29a0_0 .net "ramd", 7 0, L_0000000002d92e70;  alias, 1 drivers
v00000000032d3300_0 .net "rst_n", 0 0, v00000000032d4840_0;  alias, 1 drivers
v00000000032d45c0_0 .var "tra_buf", 7 0;
v00000000032d2ae0_0 .var "tra_buf_judge", 4 0;
v00000000032d2c20_0 .var "tra_bytes_1", 9 0;
v00000000032d4b60_0 .var "tra_crc_buf", 15 0;
v00000000032d2cc0_0 .var "tra_flag_buf", 7 0;
v00000000032d4d40_0 .net "trastart_flag", 0 0, v0000000003258930_0;  alias, 1 drivers
S_00000000031a0380 .scope module, "u_insert0" "insert0" 7 14, 8 1 0, S_00000000031a0200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "trastart_flag"
    .port_info 3 /INPUT 10 "db"
    .port_info 4 /INPUT 8 "ramd"
    .port_info 5 /INPUT 1 "inr"
    .port_info 6 /OUTPUT 8 "ram_outd"
L_0000000002d92cb0 .functor AND 1, L_00000000032d3d00, L_00000000032d4700, C4<1>, C4<1>;
v00000000032d0920_11 .array/port v00000000032d0920, 11;
L_0000000003337090 .functor BUFZ 9, v00000000032d0920_11, C4<000000000>, C4<000000000>, C4<000000000>;
v00000000032d0920_5 .array/port v00000000032d0920, 5;
L_0000000003337560 .functor BUFZ 9, v00000000032d0920_5, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000000003335880 .functor NOT 1, v00000000032d4840_0, C4<0>, C4<0>, C4<0>;
L_0000000003335a40 .functor AND 1, L_00000000032d7d60, L_00000000032d8580, C4<1>, C4<1>;
L_00000000032dd460 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v00000000032d1460_0 .net/2u *"_s0", 2 0, L_00000000032dd460;  1 drivers
v00000000032d2360_0 .net *"_s23", 31 0, L_00000000032d81c0;  1 drivers
L_00000000032e19d8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032d04c0_0 .net *"_s26", 22 0, L_00000000032e19d8;  1 drivers
L_00000000032e1a20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032d2720_0 .net/2u *"_s27", 31 0, L_00000000032e1a20;  1 drivers
v00000000032d1c80_0 .net *"_s29", 0 0, L_00000000032d7d60;  1 drivers
v00000000032d1dc0_0 .net *"_s31", 9 0, L_00000000032d8260;  1 drivers
L_00000000032e1a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032d2680_0 .net *"_s34", 0 0, L_00000000032e1a68;  1 drivers
v00000000032d0c40_0 .net *"_s35", 0 0, L_00000000032d8580;  1 drivers
v00000000032d1fa0_0 .net *"_s39", 31 0, L_00000000032d93e0;  1 drivers
L_00000000032e1ab0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032d1aa0_0 .net *"_s42", 30 0, L_00000000032e1ab0;  1 drivers
L_00000000032e1af8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032d0380_0 .net/2u *"_s43", 31 0, L_00000000032e1af8;  1 drivers
v00000000032d1be0_0 .net *"_s45", 0 0, L_00000000032d84e0;  1 drivers
L_00000000032e1b40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000032d1500_0 .net/2u *"_s47", 7 0, L_00000000032e1b40;  1 drivers
v00000000032d0740_0 .net *"_s5", 0 0, L_00000000032d3d00;  1 drivers
v00000000032d25e0_0 .net *"_s7", 0 0, L_00000000032d4700;  1 drivers
v00000000032d27c0_0 .var "buffer", 7 0;
v00000000032d16e0_0 .var "bytes", 9 0;
v00000000032d0f60_0 .net "clk", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032d02e0_0 .var "cnt_8", 3 0;
v00000000032d1d20_0 .var "cnt_insert0", 2 0;
v00000000032d2400_0 .var "cnt_read", 3 0;
v00000000032d1820_0 .net "db", 9 0, v0000000003258c50_0;  alias, 1 drivers
v00000000032d0d80_0 .var/i "i", 31 0;
v00000000032d2860_0 .var "in_shift", 10 0;
v00000000032d1e60_0 .var "in_valid", 0 0;
v00000000032d10a0_0 .net "inr", 0 0, v00000000032d4c00_0;  alias, 1 drivers
v00000000032d07e0_0 .net "insert0_flag", 0 0, L_00000000032d3940;  1 drivers
v00000000032d0ce0_0 .net "insert0_flag_d5", 0 0, L_00000000032d52e0;  1 drivers
v00000000032d1000_0 .var "insert0_flag_d6", 0 0;
v00000000032d0100_0 .net "insert0_flag_valid", 0 0, L_0000000002d92cb0;  1 drivers
v00000000032d0880_0 .net "out_valid", 0 0, L_0000000003335a40;  1 drivers
v00000000032d1780_0 .var "ram_insert0_raddr", 8 0;
v00000000032d0560_0 .net "ram_insert0_rdata", 7 0, L_0000000003334a10;  1 drivers
v00000000032d0e20_0 .var "ram_insert0_rden", 0 0;
v00000000032d0240_0 .var "ram_insert0_rden0", 0 0;
v00000000032d1f00_0 .var "ram_insert0_rden1", 0 0;
v00000000032d0600_0 .var "ram_insert0_waddr", 8 0;
v00000000032d22c0_0 .var "ram_insert0_wdata", 7 0;
v00000000032d18c0_0 .var "ram_insert0_wren", 0 0;
v00000000032d06a0_0 .net "ram_outd", 7 0, L_00000000032d9160;  alias, 1 drivers
v00000000032d0920 .array "ram_raddr", 11 0, 8 0;
v00000000032d1320_0 .net "ram_raddr11", 8 0, L_0000000003337090;  1 drivers
v00000000032d0920_2 .array/port v00000000032d0920, 2;
v00000000032d0a60_0 .net "ram_raddr2", 8 0, v00000000032d0920_2;  1 drivers
v00000000032d09c0_0 .net "ram_raddr5", 8 0, L_0000000003337560;  1 drivers
v00000000032d0b00_0 .net "ramd", 7 0, L_0000000002d92e70;  alias, 1 drivers
v00000000032d0ba0_0 .var "ramd1", 7 0;
v00000000032d0ec0_0 .var "ramd2", 7 0;
v00000000032d1140_0 .net "rst_n", 0 0, v00000000032d4840_0;  alias, 1 drivers
v00000000032d11e0_0 .var "start", 0 0;
v00000000032d2040_0 .var "trans_start1", 0 0;
v00000000032d1280_0 .net "trastart_flag", 0 0, v0000000003258930_0;  alias, 1 drivers
L_00000000032d3940 .cmp/eq 3, v00000000032d1d20_0, L_00000000032dd460;
L_00000000032d3d00 .part v00000000032d2860_0, 3, 1;
L_00000000032d4700 .part v00000000032d2860_0, 5, 1;
L_00000000032d81c0 .concat [ 9 23 0 0], v00000000032d0920_2, L_00000000032e19d8;
L_00000000032d7d60 .cmp/gt 32, L_00000000032d81c0, L_00000000032e1a20;
L_00000000032d8260 .concat [ 9 1 0 0], v00000000032d0920_2, L_00000000032e1a68;
L_00000000032d8580 .cmp/ge 10, v0000000003258c50_0, L_00000000032d8260;
L_00000000032d93e0 .concat [ 1 31 0 0], L_0000000003335a40, L_00000000032e1ab0;
L_00000000032d84e0 .cmp/eq 32, L_00000000032d93e0, L_00000000032e1af8;
L_00000000032d9160 .functor MUXZ 8, L_00000000032e1b40, L_0000000003334a10, L_00000000032d84e0, C4<>;
S_00000000031a0500 .scope module, "u_flag_i0" "flag_i0" 8 161, 9 8 0, S_00000000031a0380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "insert0_flag"
    .port_info 3 /INPUT 1 "insert0_flag_valid"
    .port_info 4 /INPUT 1 "inr"
    .port_info 5 /OUTPUT 1 "insert0_flag_d5"
L_0000000002d93420 .functor OR 1, v00000000032ac560_0, v00000000032ac880_0, C4<0>, C4<0>;
L_0000000002d92d20 .functor OR 1, v00000000032abc00_0, L_00000000032d59c0, C4<0>, C4<0>;
L_0000000002d92ee0 .functor OR 1, v00000000032abb60_0, L_00000000032d6320, C4<0>, C4<0>;
L_0000000002d0b5c0 .functor NOT 1, v00000000032d4840_0, C4<0>, C4<0>, C4<0>;
L_0000000003337410 .functor NOT 1, v00000000032d4840_0, C4<0>, C4<0>, C4<0>;
v00000000032aa620_0 .net *"_s10", 0 0, L_00000000032d4980;  1 drivers
L_00000000032ddb20 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8320_0 .net/2u *"_s100", 12 0, L_00000000032ddb20;  1 drivers
v00000000032a9cc0_0 .net *"_s104", 31 0, L_00000000032d63c0;  1 drivers
L_00000000032ddb68 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a95e0_0 .net *"_s107", 30 0, L_00000000032ddb68;  1 drivers
L_00000000032ddbb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032a9fe0_0 .net/2u *"_s108", 31 0, L_00000000032ddbb0;  1 drivers
v00000000032a8280_0 .net *"_s110", 0 0, L_00000000032d60a0;  1 drivers
v00000000032a9d60_0 .net *"_s114", 31 0, L_00000000032d75e0;  1 drivers
L_00000000032ddbf8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a9f40_0 .net *"_s117", 30 0, L_00000000032ddbf8;  1 drivers
L_00000000032ddc40 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032a9ea0_0 .net/2u *"_s118", 31 0, L_00000000032ddc40;  1 drivers
L_00000000032dd538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032aa120_0 .net/2u *"_s12", 0 0, L_00000000032dd538;  1 drivers
v00000000032a8a00_0 .net *"_s120", 0 0, L_00000000032d74a0;  1 drivers
v00000000032a86e0_0 .net *"_s124", 31 0, L_00000000032d6e60;  1 drivers
L_00000000032ddc88 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8780_0 .net *"_s127", 30 0, L_00000000032ddc88;  1 drivers
L_00000000032ddcd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a9180_0 .net/2u *"_s128", 31 0, L_00000000032ddcd0;  1 drivers
v00000000032aa300_0 .net *"_s130", 0 0, L_00000000032d56a0;  1 drivers
L_00000000032ddd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a9220_0 .net/2u *"_s132", 0 0, L_00000000032ddd18;  1 drivers
v00000000032aa6c0_0 .net *"_s136", 31 0, L_00000000032d6500;  1 drivers
L_00000000032ddd60 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a99a0_0 .net *"_s139", 30 0, L_00000000032ddd60;  1 drivers
L_00000000032ddda8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032a8f00_0 .net/2u *"_s140", 31 0, L_00000000032ddda8;  1 drivers
v00000000032aa800_0 .net *"_s142", 0 0, L_00000000032d5a60;  1 drivers
L_00000000032dddf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a9040_0 .net/2u *"_s144", 0 0, L_00000000032dddf0;  1 drivers
v00000000032a92c0_0 .net *"_s148", 31 0, L_00000000032d77c0;  1 drivers
L_00000000032dde38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8460_0 .net *"_s151", 30 0, L_00000000032dde38;  1 drivers
L_00000000032dde80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a90e0_0 .net/2u *"_s152", 31 0, L_00000000032dde80;  1 drivers
v00000000032a88c0_0 .net *"_s154", 0 0, L_00000000032d72c0;  1 drivers
L_00000000032ddec8 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032aa8a0_0 .net/2u *"_s156", 12 0, L_00000000032ddec8;  1 drivers
v00000000032aa760_0 .net *"_s16", 31 0, L_00000000032d5c40;  1 drivers
v00000000032aa3a0_0 .net *"_s160", 31 0, L_00000000032d5ce0;  1 drivers
L_00000000032ddf10 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032aa940_0 .net *"_s163", 30 0, L_00000000032ddf10;  1 drivers
L_00000000032ddf58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032a83c0_0 .net/2u *"_s164", 31 0, L_00000000032ddf58;  1 drivers
v00000000032a9e00_0 .net *"_s166", 0 0, L_00000000032d6f00;  1 drivers
L_00000000032ddfa0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8c80_0 .net/2u *"_s168", 12 0, L_00000000032ddfa0;  1 drivers
v00000000032aa9e0_0 .net *"_s180", 31 0, L_00000000032d5240;  1 drivers
L_00000000032e0628 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8820_0 .net *"_s183", 30 0, L_00000000032e0628;  1 drivers
L_00000000032e0670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8500_0 .net/2u *"_s184", 31 0, L_00000000032e0670;  1 drivers
v00000000032a9680_0 .net *"_s186", 0 0, L_00000000032d5f60;  1 drivers
L_00000000032dd580 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032aa260_0 .net *"_s19", 30 0, L_00000000032dd580;  1 drivers
L_00000000032dd5c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032a8fa0_0 .net/2u *"_s20", 31 0, L_00000000032dd5c8;  1 drivers
v00000000032aa440_0 .net *"_s22", 0 0, L_00000000032d5420;  1 drivers
L_00000000032dd610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032aa580_0 .net/2u *"_s24", 0 0, L_00000000032dd610;  1 drivers
v00000000032a85a0_0 .net *"_s32", 31 0, L_00000000032d6d20;  1 drivers
L_00000000032dd658 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8640_0 .net *"_s35", 30 0, L_00000000032dd658;  1 drivers
L_00000000032dd6a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8960_0 .net/2u *"_s36", 31 0, L_00000000032dd6a0;  1 drivers
v00000000032a9ae0_0 .net *"_s38", 0 0, L_00000000032d5d80;  1 drivers
v00000000032a8aa0_0 .net *"_s4", 31 0, L_00000000032d4ac0;  1 drivers
L_00000000032dd6e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032aa4e0_0 .net/2u *"_s40", 0 0, L_00000000032dd6e8;  1 drivers
v00000000032a9a40_0 .net *"_s44", 31 0, L_00000000032d70e0;  1 drivers
L_00000000032dd730 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a8be0_0 .net *"_s47", 30 0, L_00000000032dd730;  1 drivers
L_00000000032dd778 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032a8dc0_0 .net/2u *"_s48", 31 0, L_00000000032dd778;  1 drivers
v00000000032a8b40_0 .net *"_s50", 0 0, L_00000000032d6be0;  1 drivers
L_00000000032dd7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a8d20_0 .net/2u *"_s52", 0 0, L_00000000032dd7c0;  1 drivers
v00000000032a8e60_0 .net *"_s56", 31 0, L_00000000032d65a0;  1 drivers
L_00000000032dd808 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032aa080_0 .net *"_s59", 30 0, L_00000000032dd808;  1 drivers
L_00000000032dd850 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032a94a0_0 .net/2u *"_s60", 31 0, L_00000000032dd850;  1 drivers
v00000000032a9360_0 .net *"_s62", 0 0, L_00000000032d66e0;  1 drivers
L_00000000032dd898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a9400_0 .net/2u *"_s64", 0 0, L_00000000032dd898;  1 drivers
v00000000032a9540_0 .net *"_s68", 31 0, L_00000000032d7680;  1 drivers
L_00000000032dd4a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a9720_0 .net *"_s7", 30 0, L_00000000032dd4a8;  1 drivers
L_00000000032dd8e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a97c0_0 .net *"_s71", 30 0, L_00000000032dd8e0;  1 drivers
L_00000000032dd928 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032aa1c0_0 .net/2u *"_s72", 31 0, L_00000000032dd928;  1 drivers
v00000000032a9860_0 .net *"_s74", 0 0, L_00000000032d5920;  1 drivers
L_00000000032dd970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a9900_0 .net/2u *"_s76", 0 0, L_00000000032dd970;  1 drivers
L_00000000032dd4f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032a9b80_0 .net/2u *"_s8", 31 0, L_00000000032dd4f0;  1 drivers
v00000000032a9c20_0 .net *"_s80", 31 0, L_00000000032d5740;  1 drivers
L_00000000032dd9b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032acd80_0 .net *"_s83", 30 0, L_00000000032dd9b8;  1 drivers
L_00000000032dda00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032ab0c0_0 .net/2u *"_s84", 31 0, L_00000000032dda00;  1 drivers
v00000000032aca60_0 .net *"_s86", 0 0, L_00000000032d68c0;  1 drivers
L_00000000032dda48 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032ac600_0 .net/2u *"_s88", 12 0, L_00000000032dda48;  1 drivers
v00000000032ab7a0_0 .net *"_s92", 31 0, L_00000000032d5560;  1 drivers
L_00000000032dda90 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000032ac4c0_0 .net *"_s95", 30 0, L_00000000032dda90;  1 drivers
L_00000000032ddad8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000032ab5c0_0 .net/2u *"_s96", 31 0, L_00000000032ddad8;  1 drivers
v00000000032ac740_0 .net *"_s98", 0 0, L_00000000032d7540;  1 drivers
v00000000032ad140_0 .net "addra", 12 0, L_00000000032d48e0;  1 drivers
v00000000032ace20_0 .var "addra_d1", 12 0;
v00000000032ab840_0 .net "addra_ji", 12 0, L_00000000032d7720;  1 drivers
v00000000032acec0_0 .net "addra_ou", 12 0, L_00000000032d54c0;  1 drivers
v00000000032ac6a0_0 .var "addrb", 12 0;
v00000000032ab480_0 .var "addrb0", 12 0;
v00000000032aae40_0 .var "addrb1", 12 0;
v00000000032ac920_0 .net "addrb_ji", 12 0, L_00000000032d6fa0;  1 drivers
v00000000032ac2e0_0 .net "addrb_ou", 12 0, L_00000000032d5880;  1 drivers
v00000000032aada0_0 .net "clk", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032ab520_0 .var "cnt_0_number", 12 0;
v00000000032ad0a0_0 .var "cnt_0_valid", 12 0;
v00000000032abde0_0 .var "cnt_ji_ou", 0 0;
v00000000032ab200_0 .net "dina_ji", 0 0, L_00000000032d6dc0;  1 drivers
v00000000032acce0_0 .net "dina_ou", 0 0, L_00000000032d6b40;  1 drivers
v00000000032ac7e0_0 .net "doutb_ji", 0 0, L_0000000003336290;  1 drivers
v00000000032aaee0_0 .net "doutb_ou", 0 0, L_0000000002cffb20;  1 drivers
v00000000032aaf80_0 .net "ena_ji", 0 0, L_00000000032d6320;  1 drivers
v00000000032aac60_0 .net "ena_ou", 0 0, L_00000000032d59c0;  1 drivers
v00000000032acf60_0 .net "enb", 0 0, L_0000000002d93420;  1 drivers
v00000000032ac560_0 .var "enb0", 0 0;
v00000000032ac880_0 .var "enb1", 0 0;
v00000000032ac9c0_0 .net "enb_ji", 0 0, L_00000000032d5380;  1 drivers
v00000000032ab2a0_0 .net "enb_ou", 0 0, L_00000000032d6460;  1 drivers
v00000000032ab660_0 .var "flag_used", 0 0;
v00000000032acb00_0 .net "inr", 0 0, v00000000032d4c00_0;  alias, 1 drivers
v00000000032acba0_0 .net "insert0_flag", 0 0, L_00000000032d3940;  alias, 1 drivers
v00000000032acc40_0 .var "insert0_flag_d1", 0 0;
v00000000032ab020_0 .net "insert0_flag_d5", 0 0, L_00000000032d52e0;  alias, 1 drivers
v00000000032ab160_0 .net "insert0_flag_valid", 0 0, L_0000000002d92cb0;  alias, 1 drivers
v00000000032aad00_0 .var "insert0_flag_valid_d1", 0 0;
v00000000032ad000_0 .var "max_addr_ji", 12 0;
v00000000032aaa80_0 .var "max_addr_ou", 12 0;
v00000000032ad1e0_0 .net "mux_addra_ji", 12 0, L_00000000032d6140;  1 drivers
v00000000032ac240_0 .net "mux_addra_ou", 12 0, L_00000000032d57e0;  1 drivers
v00000000032aab20_0 .net "mux_dina_ji", 0 0, L_00000000032d6a00;  1 drivers
v00000000032aabc0_0 .net "mux_dina_ou", 0 0, L_00000000032d6c80;  1 drivers
v00000000032ac380_0 .net "mux_ena_ji", 0 0, L_0000000002d92ee0;  1 drivers
v00000000032ab340_0 .net "mux_ena_ou", 0 0, L_0000000002d92d20;  1 drivers
v00000000032ab3e0_0 .net "rst_n", 0 0, v00000000032d4840_0;  alias, 1 drivers
v00000000032ab700_0 .var "write_zero_cnt_ji", 12 0;
v00000000032aba20_0 .var "write_zero_cnt_ji_d1", 12 0;
v00000000032ab8e0_0 .var "write_zero_cnt_ji_d2", 12 0;
v00000000032ab980_0 .var "write_zero_cnt_ou", 12 0;
v00000000032abac0_0 .var "write_zero_cnt_ou_d1", 12 0;
v00000000032ac420_0 .var "write_zero_cnt_ou_d2", 12 0;
v00000000032abb60_0 .var "write_zero_valid_ji", 0 0;
v00000000032abc00_0 .var "write_zero_valid_ou", 0 0;
L_00000000032d48e0 .arith/sum 13, v00000000032ab520_0, v00000000032ad0a0_0;
L_00000000032d4ac0 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032dd4a8;
L_00000000032d4980 .cmp/eq 32, L_00000000032d4ac0, L_00000000032dd4f0;
L_00000000032d59c0 .functor MUXZ 1, L_00000000032dd538, v00000000032aad00_0, L_00000000032d4980, C4<>;
L_00000000032d5c40 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032dd580;
L_00000000032d5420 .cmp/eq 32, L_00000000032d5c40, L_00000000032dd5c8;
L_00000000032d6320 .functor MUXZ 1, L_00000000032dd610, v00000000032aad00_0, L_00000000032d5420, C4<>;
L_00000000032d6d20 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032dd658;
L_00000000032d5d80 .cmp/eq 32, L_00000000032d6d20, L_00000000032dd6a0;
L_00000000032d6b40 .functor MUXZ 1, L_00000000032dd6e8, v00000000032acc40_0, L_00000000032d5d80, C4<>;
L_00000000032d70e0 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032dd730;
L_00000000032d6be0 .cmp/eq 32, L_00000000032d70e0, L_00000000032dd778;
L_00000000032d6dc0 .functor MUXZ 1, L_00000000032dd7c0, v00000000032acc40_0, L_00000000032d6be0, C4<>;
L_00000000032d65a0 .concat [ 1 31 0 0], v00000000032abc00_0, L_00000000032dd808;
L_00000000032d66e0 .cmp/eq 32, L_00000000032d65a0, L_00000000032dd850;
L_00000000032d6c80 .functor MUXZ 1, L_00000000032d6b40, L_00000000032dd898, L_00000000032d66e0, C4<>;
L_00000000032d7680 .concat [ 1 31 0 0], v00000000032abb60_0, L_00000000032dd8e0;
L_00000000032d5920 .cmp/eq 32, L_00000000032d7680, L_00000000032dd928;
L_00000000032d6a00 .functor MUXZ 1, L_00000000032d6dc0, L_00000000032dd970, L_00000000032d5920, C4<>;
L_00000000032d5740 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032dd9b8;
L_00000000032d68c0 .cmp/eq 32, L_00000000032d5740, L_00000000032dda00;
L_00000000032d54c0 .functor MUXZ 13, L_00000000032dda48, v00000000032ace20_0, L_00000000032d68c0, C4<>;
L_00000000032d5560 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032dda90;
L_00000000032d7540 .cmp/eq 32, L_00000000032d5560, L_00000000032ddad8;
L_00000000032d7720 .functor MUXZ 13, L_00000000032ddb20, v00000000032ace20_0, L_00000000032d7540, C4<>;
L_00000000032d63c0 .concat [ 1 31 0 0], v00000000032abc00_0, L_00000000032ddb68;
L_00000000032d60a0 .cmp/eq 32, L_00000000032d63c0, L_00000000032ddbb0;
L_00000000032d57e0 .functor MUXZ 13, L_00000000032d54c0, v00000000032ac420_0, L_00000000032d60a0, C4<>;
L_00000000032d75e0 .concat [ 1 31 0 0], v00000000032abb60_0, L_00000000032ddbf8;
L_00000000032d74a0 .cmp/eq 32, L_00000000032d75e0, L_00000000032ddc40;
L_00000000032d6140 .functor MUXZ 13, L_00000000032d7720, v00000000032ab8e0_0, L_00000000032d74a0, C4<>;
L_00000000032d6e60 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032ddc88;
L_00000000032d56a0 .cmp/eq 32, L_00000000032d6e60, L_00000000032ddcd0;
L_00000000032d6460 .functor MUXZ 1, L_00000000032ddd18, L_0000000002d93420, L_00000000032d56a0, C4<>;
L_00000000032d6500 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032ddd60;
L_00000000032d5a60 .cmp/eq 32, L_00000000032d6500, L_00000000032ddda8;
L_00000000032d5380 .functor MUXZ 1, L_00000000032dddf0, L_0000000002d93420, L_00000000032d5a60, C4<>;
L_00000000032d77c0 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032dde38;
L_00000000032d72c0 .cmp/eq 32, L_00000000032d77c0, L_00000000032dde80;
L_00000000032d5880 .functor MUXZ 13, L_00000000032ddec8, v00000000032ac6a0_0, L_00000000032d72c0, C4<>;
L_00000000032d5ce0 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032ddf10;
L_00000000032d6f00 .cmp/eq 32, L_00000000032d5ce0, L_00000000032ddf58;
L_00000000032d6fa0 .functor MUXZ 13, L_00000000032ddfa0, v00000000032ac6a0_0, L_00000000032d6f00, C4<>;
L_00000000032d5240 .concat [ 1 31 0 0], v00000000032abde0_0, L_00000000032e0628;
L_00000000032d5f60 .cmp/eq 32, L_00000000032d5240, L_00000000032e0670;
L_00000000032d52e0 .functor MUXZ 1, L_0000000003336290, L_0000000002cffb20, L_00000000032d5f60, C4<>;
S_00000000031a2ba0 .scope module, "ji_flag_insert0_ram" "flag_insert0_ram" 9 255, 10 56 0, S_00000000031a0500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 13 "addra"
    .port_info 4 /INPUT 1 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 13 "addrb"
    .port_info 9 /OUTPUT 1 "doutb"
v0000000003294b50_0 .net "addra", 12 0, L_00000000032d6140;  alias, 1 drivers
v00000000032945b0_0 .net "addrb", 12 0, L_00000000032d6fa0;  alias, 1 drivers
v00000000032946f0_0 .net "clka", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v0000000003294a10_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v0000000003295b90_0 .net "dina", 0 0, L_00000000032d6a00;  alias, 1 drivers
v00000000032941f0_0 .net "doutb", 0 0, L_0000000003336290;  alias, 1 drivers
v00000000032952d0_0 .net "ena", 0 0, L_0000000002d92ee0;  alias, 1 drivers
v0000000003294bf0_0 .net "enb", 0 0, L_00000000032d5380;  alias, 1 drivers
v0000000003294d30_0 .net "rstb", 0 0, L_0000000003337410;  1 drivers
L_00000000032e05e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000003295e10_0 .net "wea", 0 0, L_00000000032e05e0;  1 drivers
S_00000000031a2720 .scope module, "inst" "blk_mem_gen_v8_4_1" 10 166, 5 3412 0, S_00000000031a2ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 13 "addra"
    .port_info 6 /INPUT 1 "dina"
    .port_info 7 /OUTPUT 1 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 13 "addrb"
    .port_info 14 /INPUT 1 "dinb"
    .port_info 15 /OUTPUT 1 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 13 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 1 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 1 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 13 "s_axi_rdaddrecc"
P_00000000032680a0 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_00000000032680d8 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001101>;
P_0000000003268110 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001101>;
P_0000000003268148 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_0000000003268180 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001101>;
P_00000000032681b8 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_00000000032681f0 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001101>;
P_0000000003268228 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_0000000003268260 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_0000000003268298 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_00000000032682d0 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_0000000003268308 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_0000000003268340 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_0000000003268378 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_00000000032683b0 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_00000000032683e8 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_0000000003268420 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_0000000003268458 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_0000000003268490 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_00000000032684c8 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_0000000003268500 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_0000000003268538 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_0000000003268570 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_00000000032685a8 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_00000000032685e0 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_0000000003268618 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_0000000003268650 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_0000000003268688 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_00000000032686c0 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_00000000032686f8 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_0000000003268730 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.15625 mW";
P_0000000003268768 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_00000000032687a0 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_00000000032687d8 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_0000000003268810 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_0000000003268848 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_0000000003268880 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_00000000032688b8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_00000000032688f0 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_0000000003268928 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_0000000003268960 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_0000000003268998 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_00000000032689d0 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_0000000003268a08 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_0000000003268a40 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_0000000003268a78 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_0000000003268ab0 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_0000000003268ae8 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_0000000003268b20 .param/str "C_INIT_FILE" 0 5 3431, "flag_insert0_ram.mem";
P_0000000003268b58 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_0000000003268b90 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_0000000003268bc8 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_0000000003268c00 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_0000000003268c38 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_0000000003268c70 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_0000000003268ca8 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000010000000000000>;
P_0000000003268ce0 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000010000000000000>;
P_0000000003268d18 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000000001>;
P_0000000003268d50 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000000001>;
P_0000000003268d88 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_0000000003268dc0 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_0000000003268df8 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_0000000003268e30 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_0000000003268e68 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_0000000003268ea0 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_0000000003268ed8 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_0000000003268f10 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_0000000003268f48 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_0000000003268f80 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_0000000003268fb8 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_0000000003268ff0 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_0000000003269028 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_0000000003269060 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_0000000003269098 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000010000000000000>;
P_00000000032690d0 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000010000000000000>;
P_0000000003269108 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_0000000003269140 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_0000000003269178 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000000001>;
P_00000000032691b0 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000000001>;
P_00000000032691e8 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_0000000003269220 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_0000000003269258 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000000>;
L_0000000002ca7540 .functor BUFZ 1, L_00000000032e05e0, C4<0>, C4<0>, C4<0>;
L_0000000002ca75b0 .functor BUFZ 13, L_00000000032d6140, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002ca7620 .functor BUFZ 1, L_00000000032d6a00, C4<0>, C4<0>, C4<0>;
L_00000000032dfd70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ca7af0 .functor BUFZ 1, L_00000000032dfd70, C4<0>, C4<0>, C4<0>;
L_0000000002ca77e0 .functor BUFZ 13, L_00000000032d6fa0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_00000000032dfdb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ca7cb0 .functor BUFZ 1, L_00000000032dfdb8, C4<0>, C4<0>, C4<0>;
L_00000000032e0040 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002ca7d90 .functor BUFZ 4, L_00000000032e0040, C4<0000>, C4<0000>, C4<0000>;
L_00000000032e0088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002ca7b60 .functor BUFZ 32, L_00000000032e0088, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032e00d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002ca7bd0 .functor BUFZ 8, L_00000000032e00d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e0118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002d82100 .functor BUFZ 3, L_00000000032e0118, C4<000>, C4<000>, C4<000>;
L_00000000032e0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002d82170 .functor BUFZ 2, L_00000000032e0160, C4<00>, C4<00>, C4<00>;
L_00000000032e01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d82410 .functor BUFZ 1, L_00000000032e01f0, C4<0>, C4<0>, C4<0>;
L_00000000032e0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d821e0 .functor BUFZ 1, L_00000000032e0238, C4<0>, C4<0>, C4<0>;
L_00000000032e0358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002d82250 .functor BUFZ 4, L_00000000032e0358, C4<0000>, C4<0000>, C4<0000>;
L_00000000032e03a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002d822c0 .functor BUFZ 32, L_00000000032e03a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032e03e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002d823a0 .functor BUFZ 8, L_00000000032e03e8, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e0430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002d82330 .functor BUFZ 3, L_00000000032e0430, C4<000>, C4<000>, C4<000>;
L_00000000032e0478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002d81f40 .functor BUFZ 2, L_00000000032e0478, C4<00>, C4<00>, C4<00>;
L_0000000002d82020 .functor BUFZ 1, v00000000032d4e80_0, C4<0>, C4<0>, C4<0>;
L_00000000032dfc98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d80500 .functor BUFZ 1, L_00000000032dfc98, C4<0>, C4<0>, C4<0>;
L_0000000002c8ded0 .functor BUFZ 1, L_0000000002d92ee0, C4<0>, C4<0>, C4<0>;
L_00000000032dfce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c8e3a0 .functor BUFZ 1, L_00000000032dfce0, C4<0>, C4<0>, C4<0>;
L_0000000002c8e020 .functor BUFZ 1, v00000000032d4e80_0, C4<0>, C4<0>, C4<0>;
L_0000000002c8e870 .functor BUFZ 1, L_0000000003337410, C4<0>, C4<0>, C4<0>;
L_0000000002c8e9c0 .functor BUFZ 1, L_00000000032d5380, C4<0>, C4<0>, C4<0>;
L_00000000032dfd28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c8eaa0 .functor BUFZ 1, L_00000000032dfd28, C4<0>, C4<0>, C4<0>;
L_00000000032dfe00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c8e250 .functor BUFZ 1, L_00000000032dfe00, C4<0>, C4<0>, C4<0>;
L_00000000032dfe48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c8de60 .functor BUFZ 1, L_00000000032dfe48, C4<0>, C4<0>, C4<0>;
L_00000000032dfe90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c8e1e0 .functor BUFZ 1, L_00000000032dfe90, C4<0>, C4<0>, C4<0>;
L_00000000032dfed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cdb810 .functor BUFZ 1, L_00000000032dfed8, C4<0>, C4<0>, C4<0>;
L_00000000032df308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cdc530 .functor BUFZ 1, L_00000000032df308, C4<0>, C4<0>, C4<0>;
L_00000000032df350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cdb8f0 .functor BUFZ 1, L_00000000032df350, C4<0>, C4<0>, C4<0>;
L_00000000032dffb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cdbc00 .functor BUFZ 1, L_00000000032dffb0, C4<0>, C4<0>, C4<0>;
L_00000000032dfff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cdc610 .functor BUFZ 1, L_00000000032dfff8, C4<0>, C4<0>, C4<0>;
L_00000000032e01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cdc680 .functor BUFZ 1, L_00000000032e01a8, C4<0>, C4<0>, C4<0>;
o00000000031eefe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cdbd50 .functor BUFZ 1, o00000000031eefe8, C4<0>, C4<0>, C4<0>;
L_00000000032e0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cdb880 .functor BUFZ 1, L_00000000032e0280, C4<0>, C4<0>, C4<0>;
L_00000000032e02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000028db170 .functor BUFZ 1, L_00000000032e02c8, C4<0>, C4<0>, C4<0>;
o00000000031ef348 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000028db720 .functor BUFZ 1, o00000000031ef348, C4<0>, C4<0>, C4<0>;
o00000000031ef108 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000028db1e0 .functor BUFZ 1, o00000000031ef108, C4<0>, C4<0>, C4<0>;
L_00000000032e0310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000028db250 .functor BUFZ 1, L_00000000032e0310, C4<0>, C4<0>, C4<0>;
L_00000000032e04c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000028db2c0 .functor BUFZ 1, L_00000000032e04c0, C4<0>, C4<0>, C4<0>;
o00000000031eee98 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000033360d0 .functor BUFZ 1, o00000000031eee98, C4<0>, C4<0>, C4<0>;
L_0000000003336e60 .functor BUFZ 1, L_00000000032d61e0, C4<0>, C4<0>, C4<0>;
L_0000000003336300 .functor BUFZ 1, L_0000000002ca73f0, C4<0>, C4<0>, C4<0>;
L_00000000032e0508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336220 .functor BUFZ 1, L_00000000032e0508, C4<0>, C4<0>, C4<0>;
L_00000000032e0550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033365a0 .functor BUFZ 1, L_00000000032e0550, C4<0>, C4<0>, C4<0>;
L_00000000032e0598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336c30 .functor BUFZ 1, L_00000000032e0598, C4<0>, C4<0>, C4<0>;
o00000000031ef2b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003336f40 .functor BUFZ 1, o00000000031ef2b8, C4<0>, C4<0>, C4<0>;
o00000000031ef138 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003335ce0 .functor BUFZ 1, o00000000031ef138, C4<0>, C4<0>, C4<0>;
L_0000000003337720 .functor BUFZ 1, v0000000003262890_0, C4<0>, C4<0>, C4<0>;
L_0000000003336840 .functor BUFZ 1, v00000000032638d0_0, C4<0>, C4<0>, C4<0>;
L_0000000003336290 .functor BUFZ 1, v000000000325af50_0, C4<0>, C4<0>, C4<0>;
L_0000000003336ed0 .functor BUFZ 1, v000000000325cc10_0, C4<0>, C4<0>, C4<0>;
L_00000000032df398 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000003336fb0 .functor BUFZ 13, L_00000000032df398, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
o00000000031ef078 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000003336ca0 .functor BUFZ 4, o00000000031ef078, C4<0000>, C4<0000>, C4<0000>;
o00000000031ef0d8 .functor BUFZ 2, C4<zz>; HiZ drive
L_0000000003336140 .functor BUFZ 2, o00000000031ef0d8, C4<00>, C4<00>, C4<00>;
L_00000000033372c0 .functor BUFZ 4, L_00000000032d7860, C4<0000>, C4<0000>, C4<0000>;
L_0000000003337020 .functor BUFZ 1, L_0000000002ca8180, C4<0>, C4<0>, C4<0>;
L_0000000003337790 .functor BUFZ 2, L_00000000032d5ec0, C4<00>, C4<00>, C4<00>;
o00000000031ef1c8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
L_0000000003336d80 .functor BUFZ 13, o00000000031ef1c8, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000000032636f0_0 .net "ADDRA", 12 0, L_0000000002ca75b0;  1 drivers
v0000000003262a70_0 .net "ADDRB", 12 0, L_0000000002ca77e0;  1 drivers
v0000000003262d90_0 .net "CLKA", 0 0, L_0000000002d82020;  1 drivers
v0000000003262e30_0 .net "CLKB", 0 0, L_0000000002c8e020;  1 drivers
v00000000032642d0_0 .net "DBITERR", 0 0, L_00000000032df350;  1 drivers
v0000000003263330_0 .net "DINA", 0 0, L_0000000002ca7620;  1 drivers
v0000000003262b10_0 .net "DINB", 0 0, L_0000000002ca7cb0;  1 drivers
v0000000003262570_0 .net "DOUTA", 0 0, v000000000325cc10_0;  1 drivers
v0000000003262610_0 .net "DOUTB", 0 0, v000000000325af50_0;  1 drivers
v0000000003263a10_0 .net "ECCPIPECE", 0 0, L_0000000002c8e1e0;  1 drivers
v00000000032621b0_0 .net "ENA", 0 0, L_0000000002c8ded0;  1 drivers
v0000000003264550_0 .net "ENA_I_SAFE", 0 0, v0000000003266df0_0;  1 drivers
v0000000003262bb0_0 .var "ENA_dly", 0 0;
v0000000003262ed0_0 .var "ENA_dly_D", 0 0;
v0000000003263010_0 .var "ENA_dly_reg", 0 0;
v00000000032645f0_0 .var "ENA_dly_reg_D", 0 0;
v0000000003264690_0 .net "ENB", 0 0, L_0000000002c8e9c0;  1 drivers
v0000000003264730_0 .net "ENB_I_SAFE", 0 0, L_0000000002d0ba20;  1 drivers
v00000000032647d0_0 .var "ENB_dly", 0 0;
v0000000003262750_0 .var "ENB_dly_D", 0 0;
v00000000032631f0_0 .var "ENB_dly_reg", 0 0;
v00000000032630b0_0 .var "ENB_dly_reg_D", 0 0;
v0000000003262f70_0 .net "INJECTDBITERR", 0 0, L_0000000002c8de60;  1 drivers
v0000000003263470_0 .net "INJECTSBITERR", 0 0, L_0000000002c8e250;  1 drivers
v0000000003264870_0 .var "POR_A", 0 0;
v00000000032627f0_0 .var "POR_B", 0 0;
v0000000003263290_0 .net "RDADDRECC", 12 0, L_00000000032df398;  1 drivers
v0000000003262110_0 .net "REGCEA", 0 0, L_0000000002c8e3a0;  1 drivers
v0000000003262250_0 .net "REGCEB", 0 0, L_0000000002c8eaa0;  1 drivers
v00000000032635b0_0 .net "RSTA", 0 0, L_0000000002d80500;  1 drivers
v0000000003262890_0 .var "RSTA_BUSY", 0 0;
v0000000003263650_0 .net "RSTA_I_SAFE", 0 0, v0000000003267c50_0;  1 drivers
v0000000003263790_0 .var "RSTA_SHFT_REG", 4 0;
v0000000003263830_0 .net "RSTB", 0 0, L_0000000002c8e870;  1 drivers
v00000000032638d0_0 .var "RSTB_BUSY", 0 0;
v0000000003263970_0 .net "RSTB_I_SAFE", 0 0, L_0000000002d0cf90;  1 drivers
v0000000003264cd0_0 .var "RSTB_SHFT_REG", 4 0;
v00000000032667b0_0 .net "SBITERR", 0 0, L_00000000032df308;  1 drivers
v0000000003265bd0_0 .net "SLEEP", 0 0, L_0000000002cdb810;  1 drivers
v00000000032649b0_0 .net "S_ACLK", 0 0, L_0000000002cdbc00;  1 drivers
v0000000003264c30_0 .net "S_ARESETN", 0 0, L_0000000002cdc610;  1 drivers
v00000000032665d0_0 .net "S_AXI_ARADDR", 31 0, L_0000000002d822c0;  1 drivers
v0000000003264af0_0 .net "S_AXI_ARBURST", 1 0, L_0000000002d81f40;  1 drivers
v0000000003264d70_0 .net "S_AXI_ARID", 3 0, L_0000000002d82250;  1 drivers
v0000000003266b70_0 .net "S_AXI_ARLEN", 7 0, L_0000000002d823a0;  1 drivers
v0000000003264b90_0 .net "S_AXI_ARREADY", 0 0, o00000000031eee98;  0 drivers
v00000000032662b0_0 .net "S_AXI_ARSIZE", 2 0, L_0000000002d82330;  1 drivers
v0000000003264e10_0 .net "S_AXI_ARVALID", 0 0, L_00000000028db2c0;  1 drivers
v0000000003266c10_0 .net "S_AXI_AWADDR", 31 0, L_0000000002ca7b60;  1 drivers
v0000000003264910_0 .net "S_AXI_AWBURST", 1 0, L_0000000002d82170;  1 drivers
v0000000003266670_0 .net "S_AXI_AWID", 3 0, L_0000000002ca7d90;  1 drivers
v00000000032660d0_0 .net "S_AXI_AWLEN", 7 0, L_0000000002ca7bd0;  1 drivers
v0000000003266850_0 .net "S_AXI_AWREADY", 0 0, o00000000031eefe8;  0 drivers
v00000000032668f0_0 .net "S_AXI_AWSIZE", 2 0, L_0000000002d82100;  1 drivers
v0000000003266350_0 .net "S_AXI_AWVALID", 0 0, L_0000000002cdc680;  1 drivers
v0000000003264eb0_0 .net "S_AXI_BID", 3 0, o00000000031ef078;  0 drivers
v00000000032663f0_0 .net "S_AXI_BREADY", 0 0, L_00000000028db250;  1 drivers
v0000000003267070_0 .net "S_AXI_BRESP", 1 0, o00000000031ef0d8;  0 drivers
v0000000003264f50_0 .net "S_AXI_BVALID", 0 0, o00000000031ef108;  0 drivers
v0000000003264ff0_0 .net "S_AXI_DBITERR", 0 0, o00000000031ef138;  0 drivers
v0000000003266a30_0 .net "S_AXI_INJECTDBITERR", 0 0, L_0000000003336c30;  1 drivers
v0000000003265090_0 .net "S_AXI_INJECTSBITERR", 0 0, L_00000000033365a0;  1 drivers
v0000000003265130_0 .net "S_AXI_RDADDRECC", 12 0, o00000000031ef1c8;  0 drivers
v00000000032651d0_0 .net "S_AXI_RDATA", 0 0, L_0000000002ca8180;  1 drivers
v0000000003265810_0 .net "S_AXI_RID", 3 0, L_00000000032d7860;  1 drivers
v0000000003266990_0 .net "S_AXI_RLAST", 0 0, L_00000000032d61e0;  1 drivers
v00000000032658b0_0 .net "S_AXI_RREADY", 0 0, L_0000000003336220;  1 drivers
v0000000003265310_0 .net "S_AXI_RRESP", 1 0, L_00000000032d5ec0;  1 drivers
v0000000003265950_0 .net "S_AXI_RVALID", 0 0, L_0000000002ca73f0;  1 drivers
v0000000003266030_0 .net "S_AXI_SBITERR", 0 0, o00000000031ef2b8;  0 drivers
v0000000003264a50_0 .net "S_AXI_WDATA", 0 0, L_0000000002d82410;  1 drivers
v0000000003266d50_0 .net "S_AXI_WLAST", 0 0, L_0000000002cdb880;  1 drivers
v00000000032659f0_0 .net "S_AXI_WREADY", 0 0, o00000000031ef348;  0 drivers
v0000000003265a90_0 .net "S_AXI_WSTRB", 0 0, L_0000000002d821e0;  1 drivers
v00000000032654f0_0 .net "S_AXI_WVALID", 0 0, L_00000000028db170;  1 drivers
v0000000003265270_0 .net "WEA", 0 0, L_0000000002ca7540;  1 drivers
v0000000003265770_0 .net "WEB", 0 0, L_0000000002ca7af0;  1 drivers
L_00000000032dfc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032653b0_0 .net "WEB_parameterized", 0 0, L_00000000032dfc50;  1 drivers
v0000000003265ef0_0 .net "addra", 12 0, L_00000000032d6140;  alias, 1 drivers
v0000000003265450_0 .var "addra_in", 12 0;
v0000000003265b30_0 .net "addrb", 12 0, L_00000000032d6fa0;  alias, 1 drivers
v0000000003265590_0 .net "clka", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v0000000003266490_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v0000000003265c70_0 .net "dbiterr", 0 0, L_0000000002cdb8f0;  1 drivers
L_00000000032dff20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003266530_0 .net "deepsleep", 0 0, L_00000000032dff20;  1 drivers
v0000000003265630_0 .net "dina", 0 0, L_00000000032d6a00;  alias, 1 drivers
v0000000003266e90_0 .var "dina_in", 0 0;
v00000000032656d0_0 .net "dinb", 0 0, L_00000000032dfdb8;  1 drivers
v0000000003266710_0 .net "douta", 0 0, L_0000000003336ed0;  1 drivers
v0000000003265d10_0 .net "doutb", 0 0, L_0000000003336290;  alias, 1 drivers
v0000000003266ad0_0 .net "eccpipece", 0 0, L_00000000032dfe90;  1 drivers
v0000000003265db0_0 .net "ena", 0 0, L_0000000002d92ee0;  alias, 1 drivers
v0000000003266df0_0 .var "ena_in", 0 0;
v0000000003266cb0_0 .net "enb", 0 0, L_00000000032d5380;  alias, 1 drivers
v0000000003266f30_0 .net "injectdbiterr", 0 0, L_00000000032dfe48;  1 drivers
v0000000003266fd0_0 .var "injectdbiterr_in", 0 0;
v0000000003265e50_0 .net "injectsbiterr", 0 0, L_00000000032dfe00;  1 drivers
v0000000003265f90_0 .var "injectsbiterr_in", 0 0;
v0000000003266170_0 .net "m_axi_payload_c", 6 0, v0000000003258890_0;  1 drivers
v0000000003266210_0 .var "ram_rstram_a_busy", 0 0;
v0000000003267250_0 .var "ram_rstram_b_busy", 0 0;
v0000000003267f70_0 .var "ram_rstreg_a_busy", 0 0;
v0000000003267d90_0 .var "ram_rstreg_b_busy", 0 0;
v0000000003267430_0 .net "rdaddrecc", 12 0, L_0000000003336fb0;  1 drivers
v00000000032672f0_0 .net "regcea", 0 0, L_00000000032dfce0;  1 drivers
v00000000032671b0_0 .var "regcea_in", 0 0;
v00000000032674d0_0 .net "regceb", 0 0, L_00000000032dfd28;  1 drivers
v0000000003267570_0 .net "regceb_c", 0 0, L_00000000029031d0;  1 drivers
v00000000032679d0_0 .net "rsta", 0 0, L_00000000032dfc98;  1 drivers
v0000000003267750_0 .net "rsta_busy", 0 0, L_0000000003337720;  1 drivers
v0000000003267c50_0 .var "rsta_in", 0 0;
v0000000003267610_0 .net "rstb", 0 0, L_0000000003337410;  alias, 1 drivers
v0000000003267cf0_0 .net "rstb_busy", 0 0, L_0000000003336840;  1 drivers
v0000000003267390_0 .net "s_aclk", 0 0, L_00000000032dffb0;  1 drivers
v0000000003267110_0 .net "s_aresetn", 0 0, L_00000000032dfff8;  1 drivers
o00000000031eb4a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003267b10_0 .net "s_aresetn_a_c", 0 0, o00000000031eb4a8;  0 drivers
v00000000032677f0_0 .net "s_axi_araddr", 31 0, L_00000000032e03a0;  1 drivers
v0000000003267e30_0 .net "s_axi_arburst", 1 0, L_00000000032e0478;  1 drivers
v00000000032676b0_0 .net "s_axi_arid", 3 0, L_00000000032e0358;  1 drivers
v0000000003267890_0 .net "s_axi_arlen", 7 0, L_00000000032e03e8;  1 drivers
v0000000003267930_0 .net "s_axi_arready", 0 0, L_00000000033360d0;  1 drivers
v0000000003267a70_0 .net "s_axi_arsize", 2 0, L_00000000032e0430;  1 drivers
v0000000003267bb0_0 .net "s_axi_arvalid", 0 0, L_00000000032e04c0;  1 drivers
v0000000003267ed0_0 .net "s_axi_awaddr", 31 0, L_00000000032e0088;  1 drivers
v0000000003295730_0 .net "s_axi_awburst", 1 0, L_00000000032e0160;  1 drivers
v0000000003294830_0 .net "s_axi_awid", 3 0, L_00000000032e0040;  1 drivers
v00000000032948d0_0 .net "s_axi_awlen", 7 0, L_00000000032e00d0;  1 drivers
v0000000003295190_0 .net "s_axi_awready", 0 0, L_0000000002cdbd50;  1 drivers
v0000000003294290_0 .net "s_axi_awsize", 2 0, L_00000000032e0118;  1 drivers
v0000000003295230_0 .net "s_axi_awvalid", 0 0, L_00000000032e01a8;  1 drivers
v0000000003296130_0 .net "s_axi_bid", 3 0, L_0000000003336ca0;  1 drivers
v0000000003295690_0 .net "s_axi_bready", 0 0, L_00000000032e0310;  1 drivers
v00000000032957d0_0 .net "s_axi_bresp", 1 0, L_0000000003336140;  1 drivers
v0000000003295870_0 .net "s_axi_bvalid", 0 0, L_00000000028db1e0;  1 drivers
v0000000003294790_0 .net "s_axi_dbiterr", 0 0, L_0000000003335ce0;  1 drivers
v0000000003293d90_0 .net "s_axi_injectdbiterr", 0 0, L_00000000032e0598;  1 drivers
v0000000003294330_0 .net "s_axi_injectsbiterr", 0 0, L_00000000032e0550;  1 drivers
L_00000000032e1b88 .functor BUFT 1, C4<zzzzzzz>, C4<0>, C4<0>, C4<0>;
v0000000003296270_0 .net "s_axi_payload_c", 6 0, L_00000000032e1b88;  1 drivers
v00000000032943d0_0 .net "s_axi_rdaddrecc", 12 0, L_0000000003336d80;  1 drivers
v0000000003295f50_0 .net "s_axi_rdata", 0 0, L_0000000003337020;  1 drivers
o00000000031efdf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003293e30_0 .net "s_axi_rdata_c", 0 0, o00000000031efdf8;  0 drivers
v0000000003294ab0_0 .net "s_axi_rid", 3 0, L_00000000033372c0;  1 drivers
o00000000031efe58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000032950f0_0 .net "s_axi_rid_c", 3 0, o00000000031efe58;  0 drivers
v0000000003295d70_0 .net "s_axi_rlast", 0 0, L_0000000003336e60;  1 drivers
o00000000031efeb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003294c90_0 .net "s_axi_rlast_c", 0 0, o00000000031efeb8;  0 drivers
v0000000003295910_0 .net "s_axi_rready", 0 0, L_00000000032e0508;  1 drivers
v0000000003294970_0 .net "s_axi_rready_c", 0 0, L_0000000002ca7a10;  1 drivers
v0000000003295ff0_0 .net "s_axi_rresp", 1 0, L_0000000003337790;  1 drivers
o00000000031eff48 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000003294470_0 .net "s_axi_rresp_c", 1 0, o00000000031eff48;  0 drivers
v0000000003294f10_0 .net "s_axi_rvalid", 0 0, L_0000000003336300;  1 drivers
o00000000031eb688 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032954b0_0 .net "s_axi_rvalid_c", 0 0, o00000000031eb688;  0 drivers
v0000000003295050_0 .net "s_axi_sbiterr", 0 0, L_0000000003336f40;  1 drivers
v0000000003294650_0 .net "s_axi_wdata", 0 0, L_00000000032e01f0;  1 drivers
v0000000003296310_0 .net "s_axi_wlast", 0 0, L_00000000032e0280;  1 drivers
v0000000003294510_0 .net "s_axi_wready", 0 0, L_00000000028db720;  1 drivers
v0000000003293f70_0 .net "s_axi_wstrb", 0 0, L_00000000032e0238;  1 drivers
v0000000003295eb0_0 .net "s_axi_wvalid", 0 0, L_00000000032e02c8;  1 drivers
v00000000032959b0_0 .net "sbiterr", 0 0, L_0000000002cdc530;  1 drivers
L_00000000032dff68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003294010_0 .net "shutdown", 0 0, L_00000000032dff68;  1 drivers
v0000000003294150_0 .net "sleep", 0 0, L_00000000032dfed8;  1 drivers
v0000000003293ed0_0 .net "wea", 0 0, L_00000000032e05e0;  alias, 1 drivers
v0000000003295a50_0 .var "wea_in", 0 0;
v0000000003295af0_0 .net "web", 0 0, L_00000000032dfd70;  1 drivers
L_00000000032d7860 .part v0000000003258890_0, 3, 4;
L_00000000032d5ec0 .part v0000000003258890_0, 1, 2;
L_00000000032d61e0 .part v0000000003258890_0, 0, 1;
S_00000000031a31a0 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_00000000031a2720;
 .timescale -12 -12;
L_0000000002d0ba20 .functor BUFZ 1, L_0000000002c8e9c0, C4<0>, C4<0>, C4<0>;
L_0000000002d0cf90 .functor BUFZ 1, L_0000000002c8e870, C4<0>, C4<0>, C4<0>;
S_00000000031a1fa0 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_00000000031a2720;
 .timescale -12 -12;
v00000000032581b0_0 .var/i "data_value", 31 0;
v0000000003259d30_0 .var/i "div", 31 0;
v0000000003259fb0_0 .var/i "divisor", 31 0;
v000000000325a050_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.divroundup ;
    %load/vec4 v00000000032581b0_0;
    %load/vec4 v0000000003259fb0_0;
    %div/s;
    %store/vec4 v0000000003259d30_0, 0, 32;
    %load/vec4 v00000000032581b0_0;
    %load/vec4 v0000000003259fb0_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.58, 4;
    %load/vec4 v0000000003259d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003259d30_0, 0, 32;
T_12.58 ;
    %load/vec4 v0000000003259d30_0;
    %store/vec4 v000000000325a050_0, 0, 32;
    %end;
S_00000000031a1e20 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_00000000031a2720;
 .timescale -12 -12;
L_00000000029031d0 .functor AND 1, o00000000031eb688, L_0000000002ca7a10, C4<1>, C4<1>;
S_00000000031a22a0 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_00000000031a2720;
 .timescale -12 -12;
S_00000000031a1ca0 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_00000000031a22a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_00000000030c7760 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_0000000002ca7a10 .functor BUFZ 1, L_0000000002ca7460, C4<0>, C4<0>, C4<0>;
L_0000000002ca73f0 .functor BUFZ 1, v0000000003258a70_0, C4<0>, C4<0>, C4<0>;
L_0000000002ca81f0 .functor OR 1, L_0000000003336220, L_00000000032d5e20, C4<0>, C4<0>;
L_0000000002ca7460 .functor AND 1, L_0000000002ca81f0, L_00000000032d7400, C4<1>, C4<1>;
v00000000032587f0_0 .net "ACLK", 0 0, L_0000000002cdbc00;  alias, 1 drivers
v000000000325a690_0 .net "ARESET", 0 0, o00000000031eb4a8;  alias, 0 drivers
v0000000003259290_0 .var "ARESET_D", 1 0;
v0000000003258890_0 .var "M_PAYLOAD_DATA", 6 0;
v00000000032590b0_0 .net "M_READY", 0 0, L_0000000003336220;  alias, 1 drivers
v000000000325a870_0 .net "M_VALID", 0 0, L_0000000002ca73f0;  alias, 1 drivers
v0000000003258a70_0 .var "M_VALID_I", 0 0;
v00000000032596f0_0 .var "STORAGE_DATA", 6 0;
v0000000003258bb0_0 .net "S_PAYLOAD_DATA", 6 0, L_00000000032e1b88;  alias, 1 drivers
v0000000003258ed0_0 .net "S_READY", 0 0, L_0000000002ca7a10;  alias, 1 drivers
v00000000032586b0_0 .net "S_READY_I", 0 0, L_0000000002ca7460;  1 drivers
v0000000003258cf0_0 .net "S_VALID", 0 0, o00000000031eb688;  alias, 0 drivers
v0000000003258d90_0 .net *"_s11", 0 0, L_00000000032d7400;  1 drivers
v000000000325a190_0 .net *"_s5", 0 0, L_00000000032d5e20;  1 drivers
v000000000325a230_0 .net *"_s6", 0 0, L_0000000002ca81f0;  1 drivers
v000000000325a730_0 .net *"_s9", 0 0, L_00000000032d51a0;  1 drivers
E_00000000030c7d20/0 .event edge, v0000000003259290_0;
E_00000000030c7d20/1 .event posedge, v00000000032587f0_0;
E_00000000030c7d20 .event/or E_00000000030c7d20/0, E_00000000030c7d20/1;
E_00000000030c7aa0 .event posedge, v00000000032587f0_0;
E_00000000030c7ae0/0 .event edge, v000000000325a690_0;
E_00000000030c7ae0/1 .event posedge, v00000000032587f0_0;
E_00000000030c7ae0 .event/or E_00000000030c7ae0/0, E_00000000030c7ae0/1;
L_00000000032d5e20 .reduce/nor v0000000003258a70_0;
L_00000000032d51a0 .reduce/or v0000000003259290_0;
L_00000000032d7400 .reduce/nor L_00000000032d51a0;
S_00000000031a3620 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_00000000031a2720;
 .timescale -12 -12;
v0000000003259650_0 .var/i "cnt", 31 0;
v000000000325a2d0_0 .var/i "data_value", 31 0;
v000000000325a7d0_0 .var/i "log2int", 31 0;
v0000000003258f70_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003258f70_0, 0, 32;
    %load/vec4 v000000000325a2d0_0;
    %store/vec4 v0000000003259650_0, 0, 32;
    %load/vec4 v000000000325a2d0_0;
    %store/vec4 v0000000003259650_0, 0, 32;
T_13.60 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000003259650_0;
    %cmp/s;
    %jmp/0xz T_13.61, 5;
    %load/vec4 v0000000003258f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003258f70_0, 0, 32;
    %load/vec4 v0000000003259650_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v0000000003259650_0, 0, 32;
    %jmp T_13.60;
T_13.61 ;
    %load/vec4 v0000000003258f70_0;
    %store/vec4 v000000000325a7d0_0, 0, 32;
    %end;
S_00000000031a1b20 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_00000000031a2720;
 .timescale -12 -12;
v0000000003259ab0_0 .var/i "cnt", 31 0;
v0000000003259150_0 .var/i "data_value", 31 0;
v00000000032591f0_0 .var/i "log2roundup", 31 0;
v0000000003259330_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003259330_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000003259150_0;
    %cmp/s;
    %jmp/0xz  T_14.62, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003259ab0_0, 0, 32;
T_14.64 ;
    %load/vec4 v0000000003259ab0_0;
    %load/vec4 v0000000003259150_0;
    %cmp/s;
    %jmp/0xz T_14.65, 5;
    %load/vec4 v0000000003259330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003259330_0, 0, 32;
    %load/vec4 v0000000003259ab0_0;
    %muli 2, 0, 32;
    %store/vec4 v0000000003259ab0_0, 0, 32;
    %jmp T_14.64;
T_14.65 ;
T_14.62 ;
    %load/vec4 v0000000003259330_0;
    %store/vec4 v00000000032591f0_0, 0, 32;
    %end;
S_00000000031a2420 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_00000000031a2720;
 .timescale -12 -12;
S_00000000031a25a0 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_00000000031a2420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 13 "ADDRA"
    .port_info 6 /INPUT 1 "DINA"
    .port_info 7 /OUTPUT 1 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 13 "ADDRB"
    .port_info 14 /INPUT 1 "DINB"
    .port_info 15 /OUTPUT 1 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 13 "RDADDRECC"
P_000000000328b010 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_000000000328b048 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000000001>;
P_000000000328b080 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000100>;
P_000000000328b0b8 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_000000000328b0f0 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_000000000328b128 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001101>;
P_000000000328b160 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001101>;
P_000000000328b198 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_000000000328b1d0 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_000000000328b208 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_000000000328b240 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_000000000328b278 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_000000000328b2b0 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_000000000328b2e8 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_000000000328b320 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_000000000328b358 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_000000000328b390 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_000000000328b3c8 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_000000000328b400 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_000000000328b438 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_000000000328b470 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_000000000328b4a8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_000000000328b4e0 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_000000000328b518 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_000000000328b550 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_000000000328b588 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_000000000328b5c0 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_000000000328b5f8 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_000000000328b630 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_000000000328b668 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_000000000328b6a0 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_000000000328b6d8 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_000000000328b710 .param/str "C_INIT_FILE" 0 5 1962, "flag_insert0_ram.mem";
P_000000000328b748 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_000000000328b780 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_000000000328b7b8 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_000000000328b7f0 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_000000000328b828 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_000000000328b860 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000010000000000000>;
P_000000000328b898 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000010000000000000>;
P_000000000328b8d0 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000000001>;
P_000000000328b908 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000000001>;
P_000000000328b940 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_000000000328b978 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_000000000328b9b0 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_000000000328b9e8 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_000000000328ba20 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_000000000328ba58 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_000000000328ba90 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_000000000328bac8 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_000000000328bb00 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_000000000328bb38 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_000000000328bb70 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_000000000328bba8 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_000000000328bbe0 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_000000000328bc18 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_000000000328bc50 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000010000000000000>;
P_000000000328bc88 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000010000000000000>;
P_000000000328bcc0 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_000000000328bcf8 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_000000000328bd30 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000000001>;
P_000000000328bd68 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000000001>;
P_000000000328bda0 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_000000000328bdd8 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_000000000328be10 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_000000000328be48 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_000000000328be80 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_000000000328beb8 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_000000000328bef0 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_000000000328bf28 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_000000000328bf60 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_000000000328bf98 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000010000000000000>;
P_000000000328bfd0 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000010000000000000>;
P_000000000328c008 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000010000000000000>;
P_000000000328c040 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000000001>;
P_000000000328c078 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000000001>;
P_000000000328c0b0 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000000001>;
P_000000000328c0e8 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_000000000328c120 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_000000000328c158 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_000000000328c190 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_000000000328c1c8 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_000000000328c200 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_000000000328c238 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000001>;
P_000000000328c270 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_000000000328c2a8 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_000000000328c2e0 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_000000000328c318 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_000000000328c350 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000001>;
P_000000000328c388 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_00000000032df3e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d0c2e0 .functor OR 1, L_00000000032df3e0, v0000000003266df0_0, C4<0>, C4<0>;
L_00000000032df428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d0c4a0 .functor OR 1, L_00000000032df428, L_0000000002d0ba20, C4<0>, C4<0>;
L_00000000032df470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002ccb980 .functor AND 1, L_0000000002d0c4a0, L_00000000032df470, C4<1>, C4<1>;
L_00000000032df4b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002ccb9f0 .functor AND 1, L_00000000032df4b8, L_0000000002d0c2e0, C4<1>, C4<1>;
L_00000000032df548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ccba60 .functor AND 1, L_00000000032df548, L_0000000002ccb980, C4<1>, C4<1>;
L_0000000002ccb210 .functor BUFZ 1, L_0000000002ccb980, C4<0>, C4<0>, C4<0>;
L_00000000032df620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ccbad0 .functor AND 1, L_00000000032df620, v0000000003267c50_0, C4<1>, C4<1>;
L_00000000032df668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002ccbc90 .functor AND 1, L_0000000002ccbad0, L_00000000032df668, C4<1>, C4<1>;
L_00000000032df6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ccbb40 .functor AND 1, L_00000000032df6b0, v0000000003267c50_0, C4<1>, C4<1>;
L_00000000032df6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ccbec0 .functor AND 1, L_0000000002ccbb40, L_00000000032df6f8, C4<1>, C4<1>;
L_0000000002ccbd00 .functor OR 1, L_0000000002ccbc90, L_0000000002ccbec0, C4<0>, C4<0>;
L_00000000032df740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002ccbbb0 .functor AND 1, L_00000000032df740, L_0000000002d0cf90, C4<1>, C4<1>;
L_00000000032df788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ccb280 .functor AND 1, L_0000000002ccbbb0, L_00000000032df788, C4<1>, C4<1>;
L_00000000032df7d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002ccbd70 .functor AND 1, L_00000000032df7d0, L_0000000002d0cf90, C4<1>, C4<1>;
L_00000000032df818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ccbf30 .functor AND 1, L_0000000002ccbd70, L_00000000032df818, C4<1>, C4<1>;
L_0000000002ccb0c0 .functor OR 1, L_0000000002ccb280, L_0000000002ccbf30, C4<0>, C4<0>;
L_0000000002ccb050 .functor NOT 1, L_0000000002cdb810, C4<0>, C4<0>, C4<0>;
L_0000000002ccb1a0 .functor AND 1, v0000000003267c50_0, L_0000000002ccb050, C4<1>, C4<1>;
L_0000000002903c50 .functor NOT 1, L_0000000002cdb810, C4<0>, C4<0>, C4<0>;
L_0000000002903b00 .functor AND 1, L_0000000002d0cf90, L_0000000002903c50, C4<1>, C4<1>;
v00000000032608b0_0 .net "ADDRA", 12 0, v0000000003265450_0;  1 drivers
v0000000003261c10_0 .net "ADDRB", 12 0, L_0000000002ca77e0;  alias, 1 drivers
v0000000003261490_0 .net "CLKA", 0 0, L_0000000002d82020;  alias, 1 drivers
v0000000003260ef0_0 .net "CLKB", 0 0, L_0000000002c8e020;  alias, 1 drivers
v0000000003261d50_0 .net "DBITERR", 0 0, L_00000000032df350;  alias, 1 drivers
v0000000003260a90_0 .net "DINA", 0 0, v0000000003266e90_0;  1 drivers
v00000000032604f0_0 .net "DINB", 0 0, L_0000000002ca7cb0;  alias, 1 drivers
v0000000003260590_0 .net "DOUTA", 0 0, v000000000325cc10_0;  alias, 1 drivers
v0000000003260e50_0 .net "DOUTB", 0 0, v000000000325af50_0;  alias, 1 drivers
v0000000003261e90_0 .net "ECCPIPECE", 0 0, L_0000000002c8e1e0;  alias, 1 drivers
v000000000325fc30_0 .net "ENA", 0 0, v0000000003266df0_0;  alias, 1 drivers
v0000000003260310_0 .net "ENB", 0 0, L_0000000002d0ba20;  alias, 1 drivers
v0000000003260630_0 .net "INJECTDBITERR", 0 0, v0000000003266fd0_0;  1 drivers
v00000000032606d0_0 .net "INJECTSBITERR", 0 0, v0000000003265f90_0;  1 drivers
v0000000003262070_0 .net "RDADDRECC", 12 0, L_00000000032df398;  alias, 1 drivers
v0000000003260950_0 .net "REGCEA", 0 0, v00000000032671b0_0;  1 drivers
v00000000032613f0_0 .net "REGCEB", 0 0, L_0000000002c8eaa0;  alias, 1 drivers
v0000000003261530_0 .net "RSTA", 0 0, v0000000003267c50_0;  alias, 1 drivers
v0000000003261f30_0 .net "RSTB", 0 0, L_0000000002d0cf90;  alias, 1 drivers
v000000000325f9b0_0 .net "SBITERR", 0 0, L_00000000032df308;  alias, 1 drivers
v000000000325feb0_0 .net "SLEEP", 0 0, L_0000000002cdb810;  alias, 1 drivers
v0000000003261350_0 .net "WEA", 0 0, v0000000003295a50_0;  1 drivers
v0000000003260b30_0 .net "WEB", 0 0, L_0000000002ca7af0;  alias, 1 drivers
v00000000032618f0_0 .net/2u *"_s10", 0 0, L_00000000032df428;  1 drivers
v0000000003260770_0 .net *"_s12", 0 0, L_0000000002d0c4a0;  1 drivers
v0000000003260f90_0 .net/2u *"_s14", 0 0, L_00000000032df470;  1 drivers
v0000000003261cb0_0 .net/2u *"_s18", 0 0, L_00000000032df4b8;  1 drivers
v0000000003261df0_0 .net *"_s20", 0 0, L_0000000002ccb9f0;  1 drivers
L_00000000032df500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003261ad0_0 .net/2u *"_s22", 0 0, L_00000000032df500;  1 drivers
v0000000003260810_0 .net/2u *"_s26", 0 0, L_00000000032df548;  1 drivers
v0000000003261210_0 .net *"_s28", 0 0, L_0000000002ccba60;  1 drivers
L_00000000032df590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000325fcd0_0 .net/2u *"_s30", 0 0, L_00000000032df590;  1 drivers
v0000000003261b70_0 .net/2u *"_s38", 0 0, L_00000000032df620;  1 drivers
v0000000003261030_0 .net *"_s40", 0 0, L_0000000002ccbad0;  1 drivers
v000000000325fd70_0 .net/2u *"_s42", 0 0, L_00000000032df668;  1 drivers
v000000000325f910_0 .net *"_s44", 0 0, L_0000000002ccbc90;  1 drivers
v000000000325fe10_0 .net/2u *"_s46", 0 0, L_00000000032df6b0;  1 drivers
v0000000003261170_0 .net *"_s48", 0 0, L_0000000002ccbb40;  1 drivers
v00000000032609f0_0 .net/2u *"_s50", 0 0, L_00000000032df6f8;  1 drivers
v000000000325ff50_0 .net *"_s52", 0 0, L_0000000002ccbec0;  1 drivers
v00000000032615d0_0 .net/2u *"_s56", 0 0, L_00000000032df740;  1 drivers
v0000000003260bd0_0 .net *"_s58", 0 0, L_0000000002ccbbb0;  1 drivers
v000000000325fa50_0 .net/2u *"_s6", 0 0, L_00000000032df3e0;  1 drivers
v000000000325fff0_0 .net/2u *"_s60", 0 0, L_00000000032df788;  1 drivers
v0000000003260130_0 .net *"_s62", 0 0, L_0000000002ccb280;  1 drivers
v0000000003261990_0 .net/2u *"_s64", 0 0, L_00000000032df7d0;  1 drivers
v00000000032612b0_0 .net *"_s66", 0 0, L_0000000002ccbd70;  1 drivers
v000000000325faf0_0 .net/2u *"_s68", 0 0, L_00000000032df818;  1 drivers
v00000000032601d0_0 .net *"_s70", 0 0, L_0000000002ccbf30;  1 drivers
v0000000003260c70_0 .net *"_s74", 0 0, L_0000000002ccb050;  1 drivers
v0000000003260d10_0 .net *"_s86", 0 0, L_0000000002903c50;  1 drivers
v0000000003261fd0_0 .var/i "cnt", 31 0;
v0000000003260270_0 .net "dbiterr_i", 0 0, v000000000325ded0_0;  1 drivers
v000000000325fb90_0 .var "dbiterr_in", 0 0;
v00000000032603b0_0 .net "dbiterr_sdp", 0 0, v000000000325b590_0;  1 drivers
v0000000003261670_0 .var "default_data_str", 7 0;
v0000000003260db0_0 .var "doublebit_error", 4 0;
v0000000003260450_0 .net "dout_i", 0 0, v000000000325da70_0;  1 drivers
v0000000003261710_0 .net "ena_i", 0 0, L_0000000002d0c2e0;  1 drivers
v00000000032610d0_0 .net "enb_i", 0 0, L_0000000002ccb980;  1 drivers
v00000000032617b0_0 .var "init_file_str", 8183 0;
v0000000003261850_0 .var "inita_str", 7 0;
v0000000003261a30_0 .var "inita_val", 0 0;
v00000000032626b0_0 .var "initb_str", 7 0;
v00000000032629d0_0 .var "initb_val", 0 0;
v0000000003263150_0 .var "is_collision_a", 0 0;
v0000000003263d30_0 .var "is_collision_b", 0 0;
v0000000003262c50_0 .var "is_collision_delay_a", 0 0;
v00000000032644b0_0 .var "is_collision_delay_b", 0 0;
v00000000032624d0_0 .var "mem_init_file_str", 8183 0;
v0000000003263fb0 .array "memory", 8191 0, 0 0;
v00000000032633d0_0 .var "memory_out_a", 0 0;
v0000000003263510_0 .var "memory_out_b", 0 0;
v0000000003263dd0_0 .net "rdaddrecc_i", 12 0, v000000000325e150_0;  1 drivers
v00000000032622f0_0 .var "rdaddrecc_in", 12 0;
v0000000003262430_0 .net "rdaddrecc_sdp", 12 0, v000000000325b630_0;  1 drivers
L_00000000032df5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003264370_0 .net "rea_i", 0 0, L_00000000032df5d8;  1 drivers
v0000000003263e70_0 .var/i "read_addr_a_width", 31 0;
v0000000003263ab0_0 .var/i "read_addr_b_width", 31 0;
v0000000003262390_0 .net "reb_i", 0 0, L_0000000002ccb210;  1 drivers
v0000000003264410_0 .net "reseta_i", 0 0, L_0000000002ccbd00;  1 drivers
v0000000003263bf0_0 .net "resetb_i", 0 0, L_0000000002ccb0c0;  1 drivers
v0000000003263f10_0 .net "rsta_outp_stage", 0 0, L_0000000002ccb1a0;  1 drivers
v0000000003264050_0 .net "rstb_outp_stage", 0 0, L_0000000002903b00;  1 drivers
v0000000003262930_0 .net "sbiterr_i", 0 0, v000000000325dd90_0;  1 drivers
v0000000003262cf0_0 .var "sbiterr_in", 0 0;
v00000000032640f0_0 .net "sbiterr_sdp", 0 0, v000000000325a910_0;  1 drivers
v0000000003264190_0 .net "wea_i", 0 0, L_00000000032d5600;  1 drivers
v0000000003263b50_0 .net "web_i", 0 0, L_00000000032d7360;  1 drivers
v0000000003263c90_0 .var/i "write_addr_a_width", 31 0;
v0000000003264230_0 .var/i "write_addr_b_width", 31 0;
L_00000000032d5600 .functor MUXZ 1, L_00000000032df500, v0000000003295a50_0, L_0000000002ccb9f0, C4<>;
L_00000000032d7360 .functor MUXZ 1, L_00000000032df590, L_0000000002ca7af0, L_0000000002ccba60, C4<>;
S_00000000031a19a0 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_00000000031a25a0;
 .timescale -12 -12;
E_00000000030c7d60 .event posedge, v000000000325bdb0_0;
S_00000000031a3320 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_00000000031a25a0;
 .timescale -12 -12;
E_00000000030c7de0 .event posedge, v000000000325b4f0_0;
S_00000000031a34a0 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_00000000031a25a0;
 .timescale -12 -12;
L_0000000002d0d000/d .functor BUFZ 13, v0000000003265450_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002d0d000 .delay 13 (100,100,100) L_0000000002d0d000/d;
L_0000000002d0c9e0/d .functor BUFZ 1, L_00000000032d5600, C4<0>, C4<0>, C4<0>;
L_0000000002d0c9e0 .delay 1 (100,100,100) L_0000000002d0c9e0/d;
L_0000000002d0b470/d .functor BUFZ 1, L_0000000002d0c2e0, C4<0>, C4<0>, C4<0>;
L_0000000002d0b470 .delay 1 (100,100,100) L_0000000002d0b470/d;
L_0000000002d0be80/d .functor BUFZ 13, L_0000000002ca77e0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002d0be80 .delay 13 (100,100,100) L_0000000002d0be80/d;
L_0000000002d0c040/d .functor BUFZ 1, L_00000000032d7360, C4<0>, C4<0>, C4<0>;
L_0000000002d0c040 .delay 1 (100,100,100) L_0000000002d0c040/d;
L_0000000002d0c270/d .functor BUFZ 1, L_0000000002ccb980, C4<0>, C4<0>, C4<0>;
L_0000000002d0c270 .delay 1 (100,100,100) L_0000000002d0c270/d;
v00000000032598d0_0 .net "addra_delay", 12 0, L_0000000002d0d000;  1 drivers
v0000000003259970_0 .net "addrb_delay", 12 0, L_0000000002d0be80;  1 drivers
v000000000325bbd0_0 .net "ena_delay", 0 0, L_0000000002d0b470;  1 drivers
v000000000325a9b0_0 .net "enb_delay", 0 0, L_0000000002d0c270;  1 drivers
v000000000325ac30_0 .net "wea_delay", 0 0, L_0000000002d0c9e0;  1 drivers
v000000000325cf30_0 .net "web_delay", 0 0, L_0000000002d0c040;  1 drivers
S_00000000031a37a0 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325b090_0 .var "addr_a", 12 0;
v000000000325c5d0_0 .var "addr_b", 12 0;
v000000000325ae10_0 .var "c_ar_bw", 0 0;
v000000000325c350_0 .var "c_aw_br", 0 0;
v000000000325c490_0 .var "c_aw_bw", 0 0;
v000000000325c670_0 .var/i "collision_check", 31 0;
v000000000325ce90_0 .var/i "iswrite_a", 31 0;
v000000000325b450_0 .var/i "iswrite_b", 31 0;
v000000000325acd0_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v000000000325c2b0_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v000000000325c3f0_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v000000000325c710_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v000000000325c530_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v000000000325aff0_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v000000000325aeb0_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v000000000325ad70_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325ae10_0, 0, 1;
    %load/vec4 v000000000325b090_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003264230_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325c710_0, 0, 32;
    %load/vec4 v000000000325c5d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003264230_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325ad70_0, 0, 32;
    %load/vec4 v000000000325b090_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003263c90_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325c3f0_0, 0, 32;
    %load/vec4 v000000000325c5d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003263c90_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325aeb0_0, 0, 32;
    %load/vec4 v000000000325b090_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003263ab0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325c2b0_0, 0, 32;
    %load/vec4 v000000000325c5d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003263ab0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325aff0_0, 0, 32;
    %load/vec4 v000000000325b090_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003263e70_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325acd0_0, 0, 32;
    %load/vec4 v000000000325c5d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0000000003263e70_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000325c530_0, 0, 32;
    %load/vec4 v000000000325ce90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v000000000325b450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.66, 8;
    %load/vec4 v0000000003264230_0;
    %load/vec4 v0000000003263c90_0;
    %cmp/s;
    %jmp/0xz  T_15.68, 5;
    %load/vec4 v000000000325c710_0;
    %load/vec4 v000000000325ad70_0;
    %cmp/e;
    %jmp/0xz  T_15.70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000325c490_0, 0, 1;
    %jmp T_15.71;
T_15.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c490_0, 0, 1;
T_15.71 ;
    %jmp T_15.69;
T_15.68 ;
    %load/vec4 v000000000325aeb0_0;
    %load/vec4 v000000000325c3f0_0;
    %cmp/e;
    %jmp/0xz  T_15.72, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000325c490_0, 0, 1;
    %jmp T_15.73;
T_15.72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c490_0, 0, 1;
T_15.73 ;
T_15.69 ;
T_15.66 ;
    %load/vec4 v000000000325ce90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.74, 4;
    %load/vec4 v0000000003263ab0_0;
    %load/vec4 v0000000003263c90_0;
    %cmp/s;
    %jmp/0xz  T_15.76, 5;
    %load/vec4 v000000000325c2b0_0;
    %load/vec4 v000000000325aff0_0;
    %cmp/e;
    %jmp/0xz  T_15.78, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000325c350_0, 0, 1;
    %jmp T_15.79;
T_15.78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c350_0, 0, 1;
T_15.79 ;
    %jmp T_15.77;
T_15.76 ;
    %load/vec4 v000000000325aeb0_0;
    %load/vec4 v000000000325c3f0_0;
    %cmp/e;
    %jmp/0xz  T_15.80, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000325c350_0, 0, 1;
    %jmp T_15.81;
T_15.80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c350_0, 0, 1;
T_15.81 ;
T_15.77 ;
T_15.74 ;
    %load/vec4 v000000000325b450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.82, 4;
    %load/vec4 v0000000003264230_0;
    %load/vec4 v0000000003263e70_0;
    %cmp/s;
    %jmp/0xz  T_15.84, 5;
    %load/vec4 v000000000325c710_0;
    %load/vec4 v000000000325ad70_0;
    %cmp/e;
    %jmp/0xz  T_15.86, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000325ae10_0, 0, 1;
    %jmp T_15.87;
T_15.86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325ae10_0, 0, 1;
T_15.87 ;
    %jmp T_15.85;
T_15.84 ;
    %load/vec4 v000000000325c530_0;
    %load/vec4 v000000000325acd0_0;
    %cmp/e;
    %jmp/0xz  T_15.88, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000325ae10_0, 0, 1;
    %jmp T_15.89;
T_15.88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325ae10_0, 0, 1;
T_15.89 ;
T_15.85 ;
T_15.82 ;
    %load/vec4 v000000000325c490_0;
    %pad/u 32;
    %load/vec4 v000000000325c350_0;
    %pad/u 32;
    %or;
    %load/vec4 v000000000325ae10_0;
    %pad/u 32;
    %or;
    %store/vec4 v000000000325c670_0, 0, 32;
    %end;
S_00000000031a28a0 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_00000000031a25a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "DIN"
    .port_info 2 /OUTPUT 1 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 13 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 13 "RDADDRECC"
P_0000000003176760 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001101>;
P_0000000003176798 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000000001>;
P_00000000031767d0 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_0000000003176808 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_0000000003176840 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v000000000325b4f0_0 .net "CLK", 0 0, L_0000000002c8e020;  alias, 1 drivers
v000000000325b590_0 .var "DBITERR", 0 0;
v000000000325be50_0 .net "DBITERR_IN", 0 0, v000000000325ded0_0;  alias, 1 drivers
v000000000325b130_0 .net "DIN", 0 0, v000000000325da70_0;  alias, 1 drivers
v000000000325af50_0 .var "DOUT", 0 0;
v000000000325b630_0 .var "RDADDRECC", 12 0;
v000000000325cad0_0 .net "RDADDRECC_IN", 12 0, v000000000325e150_0;  alias, 1 drivers
v000000000325a910_0 .var "SBITERR", 0 0;
v000000000325b1d0_0 .net "SBITERR_IN", 0 0, v000000000325dd90_0;  alias, 1 drivers
v000000000325b310_0 .var "dbiterr_i", 0 0;
v000000000325ccb0_0 .var "dout_i", 0 0;
v000000000325aa50_0 .var "rdaddrecc_i", 12 0;
v000000000325c030_0 .var "sbiterr_i", 0 0;
S_00000000031a2120 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_00000000031a28a0;
 .timescale -12 -12;
E_00000000030c8860 .event edge, v000000000325b130_0, v000000000325cad0_0, v000000000325b1d0_0, v000000000325be50_0;
S_00000000031a2a20 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325c7b0_0 .var/i "addr_step", 31 0;
v000000000325cdf0_0 .var "default_data", 0 0;
v000000000325c850_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325cdf0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000325c7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000325c850_0, 0, 32;
T_16.90 ;
    %load/vec4 v000000000325c850_0;
    %load/vec4 v000000000325c7b0_0;
    %muli 8192, 0, 32;
    %cmp/s;
    %jmp/0xz T_16.91, 5;
    %load/vec4 v000000000325c850_0;
    %pad/s 13;
    %store/vec4 v000000000325ef10_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000325e830_0, 0, 1;
    %load/vec4 v000000000325cdf0_0;
    %store/vec4 v000000000325eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325eb50_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_0000000003241cf0;
    %join;
    %load/vec4 v000000000325c850_0;
    %load/vec4 v000000000325c7b0_0;
    %add;
    %store/vec4 v000000000325c850_0, 0, 32;
    %jmp T_16.90;
T_16.91 ;
    %end;
S_00000000031a2d20 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325b270_0 .var/i "cnt", 31 0;
v000000000325cb70_0 .var/i "data_value", 31 0;
v000000000325b3b0_0 .var/i "log2roundup", 31 0;
v000000000325d070_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000325d070_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000325cb70_0;
    %cmp/s;
    %jmp/0xz  T_17.92, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000325b270_0, 0, 32;
T_17.94 ;
    %load/vec4 v000000000325b270_0;
    %load/vec4 v000000000325cb70_0;
    %cmp/s;
    %jmp/0xz T_17.95, 5;
    %load/vec4 v000000000325d070_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000325d070_0, 0, 32;
    %load/vec4 v000000000325b270_0;
    %muli 2, 0, 32;
    %store/vec4 v000000000325b270_0, 0, 32;
    %jmp T_17.94;
T_17.95 ;
T_17.92 ;
    %load/vec4 v000000000325d070_0;
    %store/vec4 v000000000325b3b0_0, 0, 32;
    %end;
S_00000000031a2ea0 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325c170_0 .var "addr", 12 0;
v000000000325c8f0_0 .var "address", 12 0;
v000000000325b770_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v000000000325b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.96, 8;
    %load/vec4 v0000000003261a30_0;
    %assign/vec4 v00000000032633d0_0, 100;
    %jmp T_18.97;
T_18.96 ;
    %load/vec4 v000000000325c170_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000325c8f0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000325c8f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.98, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_000000000328b010, "%0s WARNING: Address %0h is outside range for A Read", P_000000000328b240, v000000000325c170_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000032633d0_0, 100;
    %jmp T_18.99;
T_18.98 ;
    %load/vec4 v000000000325c8f0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v0000000003263fb0, 4;
    %assign/vec4 v00000000032633d0_0, 100;
T_18.99 ;
T_18.97 ;
    %end;
S_00000000032407f0 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325b6d0_0 .var "addr", 12 0;
v000000000325c990_0 .var "address", 12 0;
v000000000325b9f0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v000000000325b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.100, 8;
    %load/vec4 v00000000032629d0_0;
    %assign/vec4 v0000000003263510_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003262cf0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325fb90_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032622f0_0, 100;
    %jmp T_19.101;
T_19.100 ;
    %load/vec4 v000000000325b6d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000325c990_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000325c990_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.102, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_000000000328b010, "%0s WARNING: Address %0h is outside range for B Read", P_000000000328b240, v000000000325b6d0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000003263510_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000003262cf0_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000325fb90_0, 100;
    %pushi/vec4 8191, 8191, 13;
    %assign/vec4 v00000000032622f0_0, 100;
    %jmp T_19.103;
T_19.102 ;
    %load/vec4 v000000000325c990_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v0000000003263fb0, 4;
    %assign/vec4 v0000000003263510_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032622f0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325fb90_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003262cf0_0, 100;
T_19.103 ;
T_19.101 ;
    %end;
S_0000000003241570 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_00000000031a25a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002cda790 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002cda7c8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002cda800 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002cda838 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002cda870 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002cda8a8 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_0000000002cda8e0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002cda918 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_0000000002cda950 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002cda988 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002cda9c0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002cda9f8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002cdaa30 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002cdaa68 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002cdaaa0 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002cdaad8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002cdab10 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_0000000002cdab48 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032df860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ccb2f0 .functor OR 1, L_00000000032df860, v0000000003266df0_0, C4<0>, C4<0>;
L_00000000032df8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000029038d0 .functor AND 1, L_00000000032df8a8, v00000000032671b0_0, C4<1>, C4<1>;
L_00000000032df938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000029039b0 .functor OR 1, L_00000000032df938, v0000000003266df0_0, C4<0>, C4<0>;
L_00000000032df8f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002903860 .functor AND 1, L_00000000032df8f0, L_00000000029039b0, C4<1>, C4<1>;
L_0000000002903a90 .functor OR 1, L_00000000029038d0, L_0000000002903860, C4<0>, C4<0>;
L_00000000032df980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000029034e0 .functor AND 1, L_00000000032df980, L_0000000002ccb1a0, C4<1>, C4<1>;
v000000000325bdb0_0 .net "CLK", 0 0, L_0000000002d82020;  alias, 1 drivers
v000000000325b810_0 .var "DBITERR", 0 0;
v000000000325b8b0_0 .var "DBITERR_IN", 0 0;
L_00000000032dfa10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000325b950_0 .net "DBITERR_IN_I", 0 0, L_00000000032dfa10;  1 drivers
v000000000325aaf0_0 .var "DIN", 0 0;
v000000000325ba90_0 .net "DIN_I", 0 0, v00000000032633d0_0;  1 drivers
v000000000325cc10_0 .var "DOUT", 0 0;
L_00000000032dfaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000325ab90_0 .net "ECCPIPECE", 0 0, L_00000000032dfaa0;  1 drivers
v000000000325bb30_0 .net "EN", 0 0, v0000000003266df0_0;  alias, 1 drivers
v000000000325bc70_0 .var "RDADDRECC", 12 0;
v000000000325bd10_0 .var "RDADDRECC_IN", 12 0;
L_00000000032dfa58 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000000000325ca30_0 .net "RDADDRECC_IN_I", 12 0, L_00000000032dfa58;  1 drivers
v000000000325cfd0_0 .net "REGCE", 0 0, v00000000032671b0_0;  alias, 1 drivers
v000000000325bef0_0 .net "RST", 0 0, L_0000000002ccb1a0;  alias, 1 drivers
v000000000325c210_0 .var "SBITERR", 0 0;
v000000000325bf90_0 .var "SBITERR_IN", 0 0;
L_00000000032df9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000325c0d0_0 .net "SBITERR_IN_I", 0 0, L_00000000032df9c8;  1 drivers
v000000000325f050_0 .net/2u *"_s0", 0 0, L_00000000032df860;  1 drivers
v000000000325f230_0 .net/2u *"_s10", 0 0, L_00000000032df938;  1 drivers
v000000000325d110_0 .net *"_s12", 0 0, L_00000000029039b0;  1 drivers
v000000000325de30_0 .net *"_s14", 0 0, L_0000000002903860;  1 drivers
v000000000325d570_0 .net/2u *"_s18", 0 0, L_00000000032df980;  1 drivers
v000000000325e010_0 .net/2u *"_s4", 0 0, L_00000000032df8a8;  1 drivers
v000000000325f190_0 .net *"_s6", 0 0, L_00000000029038d0;  1 drivers
v000000000325e0b0_0 .net/2u *"_s8", 0 0, L_00000000032df8f0;  1 drivers
v000000000325f4b0_0 .var "dbiterr_regs", 0 0;
v000000000325f550_0 .net "en_i", 0 0, L_0000000002ccb2f0;  1 drivers
v000000000325ec90_0 .var "init_str", 7 0;
v000000000325e6f0_0 .var "init_val", 0 0;
v000000000325e1f0_0 .var "out_regs", 0 0;
v000000000325e3d0_0 .var "rdaddrecc_regs", 12 0;
v000000000325d7f0_0 .net "regce_i", 0 0, L_0000000002903a90;  1 drivers
v000000000325dcf0_0 .net "rst_i", 0 0, L_00000000029034e0;  1 drivers
v000000000325e650_0 .var "sbiterr_regs", 0 0;
S_0000000003240370 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_0000000003241570;
 .timescale -12 -12;
E_00000000030c8da0 .event edge, v000000000325ba90_0, v000000000325c0d0_0, v000000000325b950_0, v000000000325ca30_0;
S_0000000003241270 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_0000000003241570;
 .timescale -12 -12;
E_00000000030c82a0 .event edge, v000000000325aaf0_0, v000000000325bd10_0, v000000000325bf90_0, v000000000325b8b0_0;
S_00000000032401f0 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_00000000031a25a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002cdaf90 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002cdafc8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002cdb000 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002cdb038 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002cdb070 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002cdb0a8 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_0000000002cdb0e0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002cdb118 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_0000000002cdb150 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002cdb188 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002cdb1c0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002cdb1f8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002cdb230 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002cdb268 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002cdb2a0 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002cdb2d8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002cdb310 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_0000000002cdb348 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032dfae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000029035c0 .functor OR 1, L_00000000032dfae8, L_0000000002d0ba20, C4<0>, C4<0>;
L_00000000032dfb30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002902f30 .functor AND 1, L_00000000032dfb30, L_0000000002c8eaa0, C4<1>, C4<1>;
L_00000000032dfbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000029030f0 .functor OR 1, L_00000000032dfbc0, L_0000000002d0ba20, C4<0>, C4<0>;
L_00000000032dfb78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002903630 .functor AND 1, L_00000000032dfb78, L_00000000029030f0, C4<1>, C4<1>;
L_0000000002903160 .functor OR 1, L_0000000002902f30, L_0000000002903630, C4<0>, C4<0>;
L_00000000032dfc08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000029037f0 .functor AND 1, L_00000000032dfc08, L_0000000002903b00, C4<1>, C4<1>;
v000000000325f870_0 .net "CLK", 0 0, L_0000000002c8e020;  alias, 1 drivers
v000000000325ded0_0 .var "DBITERR", 0 0;
v000000000325e970_0 .var "DBITERR_IN", 0 0;
v000000000325f0f0_0 .net "DBITERR_IN_I", 0 0, v000000000325fb90_0;  1 drivers
v000000000325df70_0 .var "DIN", 0 0;
v000000000325e330_0 .net "DIN_I", 0 0, v0000000003263510_0;  1 drivers
v000000000325da70_0 .var "DOUT", 0 0;
v000000000325d610_0 .net "ECCPIPECE", 0 0, L_0000000002c8e1e0;  alias, 1 drivers
v000000000325d890_0 .net "EN", 0 0, L_0000000002d0ba20;  alias, 1 drivers
v000000000325e150_0 .var "RDADDRECC", 12 0;
v000000000325e290_0 .var "RDADDRECC_IN", 12 0;
v000000000325ed30_0 .net "RDADDRECC_IN_I", 12 0, v00000000032622f0_0;  1 drivers
v000000000325e470_0 .net "REGCE", 0 0, L_0000000002c8eaa0;  alias, 1 drivers
v000000000325ebf0_0 .net "RST", 0 0, L_0000000002903b00;  alias, 1 drivers
v000000000325dd90_0 .var "SBITERR", 0 0;
v000000000325f410_0 .var "SBITERR_IN", 0 0;
v000000000325d1b0_0 .net "SBITERR_IN_I", 0 0, v0000000003262cf0_0;  1 drivers
v000000000325f5f0_0 .net/2u *"_s0", 0 0, L_00000000032dfae8;  1 drivers
v000000000325d750_0 .net/2u *"_s10", 0 0, L_00000000032dfbc0;  1 drivers
v000000000325dc50_0 .net *"_s12", 0 0, L_00000000029030f0;  1 drivers
v000000000325d250_0 .net *"_s14", 0 0, L_0000000002903630;  1 drivers
v000000000325d930_0 .net/2u *"_s18", 0 0, L_00000000032dfc08;  1 drivers
v000000000325ea10_0 .net/2u *"_s4", 0 0, L_00000000032dfb30;  1 drivers
v000000000325edd0_0 .net *"_s6", 0 0, L_0000000002902f30;  1 drivers
v000000000325f690_0 .net/2u *"_s8", 0 0, L_00000000032dfb78;  1 drivers
v000000000325d2f0_0 .var "dbiterr_regs", 0 0;
v000000000325e510_0 .net "en_i", 0 0, L_00000000029035c0;  1 drivers
v000000000325d6b0_0 .var "init_str", 7 0;
v000000000325d9d0_0 .var "init_val", 0 0;
v000000000325e5b0_0 .var "out_regs", 0 0;
v000000000325f7d0_0 .var "rdaddrecc_regs", 12 0;
v000000000325f730_0 .net "regce_i", 0 0, L_0000000002903160;  1 drivers
v000000000325d4d0_0 .net "rst_i", 0 0, L_00000000029037f0;  1 drivers
v000000000325efb0_0 .var "sbiterr_regs", 0 0;
S_00000000032419f0 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000032401f0;
 .timescale -12 -12;
E_00000000030c84e0 .event edge, v000000000325e330_0, v000000000325d1b0_0, v000000000325f0f0_0, v000000000325ed30_0;
S_00000000032404f0 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_00000000032401f0;
 .timescale -12 -12;
S_0000000003241b70 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325ee70_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v000000000325ee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.104, 8;
    %load/vec4 v0000000003261a30_0;
    %assign/vec4 v00000000032633d0_0, 100;
T_20.104 ;
    %end;
S_00000000032413f0 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325e790_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v000000000325e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.106, 8;
    %load/vec4 v00000000032629d0_0;
    %assign/vec4 v0000000003263510_0, 100;
T_21.106 ;
    %end;
S_0000000003241cf0 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325ef10_0 .var "addr", 12 0;
v000000000325f2d0_0 .var "address", 12 0;
v000000000325e830_0 .var "byte_en", 0 0;
v000000000325f370_0 .var "current_contents", 0 0;
v000000000325eab0_0 .var "data", 0 0;
v000000000325eb50_0 .var "inj_dbiterr", 0 0;
v000000000325d390_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v000000000325ef10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000325f2d0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000325f2d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.108, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_000000000328b010, "%0s WARNING: Address %0h is outside range for A Write", P_000000000328b240, v000000000325ef10_0 {0 0 0};
    %jmp T_22.109;
T_22.108 ;
    %load/vec4 v000000000325eab0_0;
    %store/vec4 v000000000325f370_0, 0, 1;
    %load/vec4 v000000000325f370_0;
    %load/vec4 v000000000325f2d0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v0000000003263fb0, 4, 0;
T_22.109 ;
    %end;
S_0000000003240c70 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_00000000031a25a0;
 .timescale -12 -12;
v000000000325db10_0 .var "addr", 12 0;
v000000000325d430_0 .var "address", 12 0;
v000000000325dbb0_0 .var "byte_en", 0 0;
v000000000325e8d0_0 .var "current_contents", 0 0;
v0000000003260090_0 .var "data", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v000000000325db10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000325d430_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000325d430_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.110, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_000000000328b010, "%0s WARNING: Address %0h is outside range for B Write", P_000000000328b240, v000000000325db10_0 {0 0 0};
    %jmp T_23.111;
T_23.110 ;
    %load/vec4 v0000000003260090_0;
    %store/vec4 v000000000325e8d0_0, 0, 1;
    %load/vec4 v000000000325e8d0_0;
    %load/vec4 v000000000325d430_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v0000000003263fb0, 4, 0;
T_23.111 ;
    %end;
S_0000000003241e70 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_00000000031a2720;
 .timescale -12 -12;
E_00000000030c87e0/0 .event edge, v0000000003263470_0, v0000000003262f70_0, v00000000032635b0_0, v00000000032621b0_0;
E_00000000030c87e0/1 .event edge, v0000000003262110_0, v0000000003265270_0, v00000000032636f0_0, v0000000003263330_0;
E_00000000030c87e0 .event/or E_00000000030c87e0/0, E_00000000030c87e0/1;
S_00000000032416f0 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_00000000031a2720;
 .timescale -12 -12;
L_0000000002ca8180 .functor BUFZ 1, o00000000031efdf8, C4<0>, C4<0>, C4<0>;
S_0000000003241870 .scope module, "ou_flag_insert0_ram" "flag_insert0_ram" 9 241, 10 56 0, S_00000000031a0500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 13 "addra"
    .port_info 4 /INPUT 1 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 13 "addrb"
    .port_info 9 /OUTPUT 1 "doutb"
v00000000032a6d40_0 .net "addra", 12 0, L_00000000032d57e0;  alias, 1 drivers
v00000000032a6de0_0 .net "addrb", 12 0, L_00000000032d5880;  alias, 1 drivers
v00000000032a7b00_0 .net "clka", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032a6520_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032a6e80_0 .net "dina", 0 0, L_00000000032d6c80;  alias, 1 drivers
v00000000032a6660_0 .net "doutb", 0 0, L_0000000002cffb20;  alias, 1 drivers
v00000000032a5bc0_0 .net "ena", 0 0, L_0000000002d92d20;  alias, 1 drivers
v00000000032a7060_0 .net "enb", 0 0, L_00000000032d6460;  alias, 1 drivers
v00000000032a7ec0_0 .net "rstb", 0 0, L_0000000002d0b5c0;  1 drivers
L_00000000032df2c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000032a7f60_0 .net "wea", 0 0, L_00000000032df2c0;  1 drivers
S_0000000003240f70 .scope module, "inst" "blk_mem_gen_v8_4_1" 10 166, 5 3412 0, S_0000000003241870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 13 "addra"
    .port_info 6 /INPUT 1 "dina"
    .port_info 7 /OUTPUT 1 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 13 "addrb"
    .port_info 14 /INPUT 1 "dinb"
    .port_info 15 /OUTPUT 1 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 13 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 1 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 1 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 13 "s_axi_rdaddrecc"
P_000000000329cbf0 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_000000000329cc28 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001101>;
P_000000000329cc60 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001101>;
P_000000000329cc98 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_000000000329ccd0 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001101>;
P_000000000329cd08 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_000000000329cd40 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001101>;
P_000000000329cd78 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_000000000329cdb0 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_000000000329cde8 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_000000000329ce20 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_000000000329ce58 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_000000000329ce90 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_000000000329cec8 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_000000000329cf00 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_000000000329cf38 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_000000000329cf70 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_000000000329cfa8 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_000000000329cfe0 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_000000000329d018 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_000000000329d050 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_000000000329d088 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_000000000329d0c0 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_000000000329d0f8 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_000000000329d130 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_000000000329d168 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_000000000329d1a0 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_000000000329d1d8 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_000000000329d210 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_000000000329d248 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_000000000329d280 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.15625 mW";
P_000000000329d2b8 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_000000000329d2f0 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_000000000329d328 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_000000000329d360 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_000000000329d398 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_000000000329d3d0 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_000000000329d408 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_000000000329d440 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_000000000329d478 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_000000000329d4b0 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_000000000329d4e8 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_000000000329d520 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_000000000329d558 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_000000000329d590 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_000000000329d5c8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_000000000329d600 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_000000000329d638 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_000000000329d670 .param/str "C_INIT_FILE" 0 5 3431, "flag_insert0_ram.mem";
P_000000000329d6a8 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_000000000329d6e0 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_000000000329d718 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_000000000329d750 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_000000000329d788 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_000000000329d7c0 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_000000000329d7f8 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000010000000000000>;
P_000000000329d830 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000010000000000000>;
P_000000000329d868 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000000001>;
P_000000000329d8a0 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000000001>;
P_000000000329d8d8 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_000000000329d910 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_000000000329d948 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_000000000329d980 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_000000000329d9b8 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_000000000329d9f0 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_000000000329da28 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_000000000329da60 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_000000000329da98 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_000000000329dad0 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_000000000329db08 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_000000000329db40 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_000000000329db78 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_000000000329dbb0 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_000000000329dbe8 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000010000000000000>;
P_000000000329dc20 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000010000000000000>;
P_000000000329dc58 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_000000000329dc90 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_000000000329dcc8 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000000001>;
P_000000000329dd00 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000000001>;
P_000000000329dd38 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_000000000329dd70 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_000000000329dda8 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000000>;
L_0000000002cfe070 .functor BUFZ 1, L_00000000032df2c0, C4<0>, C4<0>, C4<0>;
L_0000000002cfdcf0 .functor BUFZ 13, L_00000000032d57e0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002cff260 .functor BUFZ 1, L_00000000032d6c80, C4<0>, C4<0>, C4<0>;
L_00000000032dea50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfec40 .functor BUFZ 1, L_00000000032dea50, C4<0>, C4<0>, C4<0>;
L_0000000002cfdf20 .functor BUFZ 13, L_00000000032d5880, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_00000000032dea98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfddd0 .functor BUFZ 1, L_00000000032dea98, C4<0>, C4<0>, C4<0>;
L_00000000032ded20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002cff570 .functor BUFZ 4, L_00000000032ded20, C4<0000>, C4<0000>, C4<0000>;
L_00000000032ded68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002cfefc0 .functor BUFZ 32, L_00000000032ded68, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032dedb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002cfdd60 .functor BUFZ 8, L_00000000032dedb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032dedf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe930 .functor BUFZ 3, L_00000000032dedf8, C4<000>, C4<000>, C4<000>;
L_00000000032dee40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002cfea10 .functor BUFZ 2, L_00000000032dee40, C4<00>, C4<00>, C4<00>;
L_00000000032deed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe150 .functor BUFZ 1, L_00000000032deed0, C4<0>, C4<0>, C4<0>;
L_00000000032def18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfdeb0 .functor BUFZ 1, L_00000000032def18, C4<0>, C4<0>, C4<0>;
L_00000000032df038 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002cff5e0 .functor BUFZ 4, L_00000000032df038, C4<0000>, C4<0000>, C4<0000>;
L_00000000032df080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe380 .functor BUFZ 32, L_00000000032df080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032df0c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002cff650 .functor BUFZ 8, L_00000000032df0c8, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032df110 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe0e0 .functor BUFZ 3, L_00000000032df110, C4<000>, C4<000>, C4<000>;
L_00000000032df158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002cfea80 .functor BUFZ 2, L_00000000032df158, C4<00>, C4<00>, C4<00>;
L_0000000002cfe540 .functor BUFZ 1, v00000000032d4e80_0, C4<0>, C4<0>, C4<0>;
L_00000000032de978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfeaf0 .functor BUFZ 1, L_00000000032de978, C4<0>, C4<0>, C4<0>;
L_0000000002cfe700 .functor BUFZ 1, L_0000000002d92d20, C4<0>, C4<0>, C4<0>;
L_00000000032de9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe4d0 .functor BUFZ 1, L_00000000032de9c0, C4<0>, C4<0>, C4<0>;
L_0000000002cfed90 .functor BUFZ 1, v00000000032d4e80_0, C4<0>, C4<0>, C4<0>;
L_0000000002cfdf90 .functor BUFZ 1, L_0000000002d0b5c0, C4<0>, C4<0>, C4<0>;
L_0000000002cfe3f0 .functor BUFZ 1, L_00000000032d6460, C4<0>, C4<0>, C4<0>;
L_00000000032dea08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe460 .functor BUFZ 1, L_00000000032dea08, C4<0>, C4<0>, C4<0>;
L_00000000032deae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe000 .functor BUFZ 1, L_00000000032deae0, C4<0>, C4<0>, C4<0>;
L_00000000032deb28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe1c0 .functor BUFZ 1, L_00000000032deb28, C4<0>, C4<0>, C4<0>;
L_00000000032deb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe5b0 .functor BUFZ 1, L_00000000032deb70, C4<0>, C4<0>, C4<0>;
L_00000000032debb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cff420 .functor BUFZ 1, L_00000000032debb8, C4<0>, C4<0>, C4<0>;
L_00000000032ddfe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe620 .functor BUFZ 1, L_00000000032ddfe8, C4<0>, C4<0>, C4<0>;
L_00000000032de030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe690 .functor BUFZ 1, L_00000000032de030, C4<0>, C4<0>, C4<0>;
L_00000000032dec90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfeee0 .functor BUFZ 1, L_00000000032dec90, C4<0>, C4<0>, C4<0>;
L_00000000032decd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfeb60 .functor BUFZ 1, L_00000000032decd8, C4<0>, C4<0>, C4<0>;
L_00000000032dee88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfecb0 .functor BUFZ 1, L_00000000032dee88, C4<0>, C4<0>, C4<0>;
o00000000031f4b98 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cfed20 .functor BUFZ 1, o00000000031f4b98, C4<0>, C4<0>, C4<0>;
L_00000000032def60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfee00 .functor BUFZ 1, L_00000000032def60, C4<0>, C4<0>, C4<0>;
L_00000000032defa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfef50 .functor BUFZ 1, L_00000000032defa8, C4<0>, C4<0>, C4<0>;
o00000000031f4ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cff030 .functor BUFZ 1, o00000000031f4ef8, C4<0>, C4<0>, C4<0>;
o00000000031f4cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cff180 .functor BUFZ 1, o00000000031f4cb8, C4<0>, C4<0>, C4<0>;
L_00000000032deff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cff0a0 .functor BUFZ 1, L_00000000032deff0, C4<0>, C4<0>, C4<0>;
L_00000000032df1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cff1f0 .functor BUFZ 1, L_00000000032df1a0, C4<0>, C4<0>, C4<0>;
o00000000031f4a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cff340 .functor BUFZ 1, o00000000031f4a48, C4<0>, C4<0>, C4<0>;
L_0000000002cff490 .functor BUFZ 1, L_00000000032d5ba0, C4<0>, C4<0>, C4<0>;
L_0000000002cff500 .functor BUFZ 1, L_0000000002cff2d0, C4<0>, C4<0>, C4<0>;
L_00000000032df1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cff960 .functor BUFZ 1, L_00000000032df1e8, C4<0>, C4<0>, C4<0>;
L_00000000032df230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cffb90 .functor BUFZ 1, L_00000000032df230, C4<0>, C4<0>, C4<0>;
L_00000000032df278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cff880 .functor BUFZ 1, L_00000000032df278, C4<0>, C4<0>, C4<0>;
o00000000031f4e68 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cff8f0 .functor BUFZ 1, o00000000031f4e68, C4<0>, C4<0>, C4<0>;
o00000000031f4ce8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cffa40 .functor BUFZ 1, o00000000031f4ce8, C4<0>, C4<0>, C4<0>;
L_0000000002cff9d0 .functor BUFZ 1, v000000000328fdd0_0, C4<0>, C4<0>, C4<0>;
L_0000000002cffab0 .functor BUFZ 1, v00000000032905f0_0, C4<0>, C4<0>, C4<0>;
L_0000000002cffb20 .functor BUFZ 1, v0000000003297530_0, C4<0>, C4<0>, C4<0>;
L_0000000002d0b6a0 .functor BUFZ 1, v0000000003298e30_0, C4<0>, C4<0>, C4<0>;
L_00000000032de078 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002d0cc80 .functor BUFZ 13, L_00000000032de078, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
o00000000031f4c28 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000002d0ce40 .functor BUFZ 4, o00000000031f4c28, C4<0000>, C4<0000>, C4<0000>;
o00000000031f4c88 .functor BUFZ 2, C4<zz>; HiZ drive
L_0000000002d0cf20 .functor BUFZ 2, o00000000031f4c88, C4<00>, C4<00>, C4<00>;
L_0000000002d0c7b0 .functor BUFZ 4, L_00000000032d5b00, C4<0000>, C4<0000>, C4<0000>;
L_0000000002d0b780 .functor BUFZ 1, L_0000000002cfdc80, C4<0>, C4<0>, C4<0>;
L_0000000002d0c740 .functor BUFZ 2, L_00000000032d6960, C4<00>, C4<00>, C4<00>;
o00000000031f4d78 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
L_0000000002d0b9b0 .functor BUFZ 13, o00000000031f4d78, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000000000328f790_0 .net "ADDRA", 12 0, L_0000000002cfdcf0;  1 drivers
v0000000003290550_0 .net "ADDRB", 12 0, L_0000000002cfdf20;  1 drivers
v000000000328f830_0 .net "CLKA", 0 0, L_0000000002cfe540;  1 drivers
v0000000003290910_0 .net "CLKB", 0 0, L_0000000002cfed90;  1 drivers
v000000000328eed0_0 .net "DBITERR", 0 0, L_00000000032de030;  1 drivers
v000000000328fab0_0 .net "DINA", 0 0, L_0000000002cff260;  1 drivers
v00000000032900f0_0 .net "DINB", 0 0, L_0000000002cfddd0;  1 drivers
v0000000003290d70_0 .net "DOUTA", 0 0, v0000000003298e30_0;  1 drivers
v00000000032902d0_0 .net "DOUTB", 0 0, v0000000003297530_0;  1 drivers
v000000000328f8d0_0 .net "ECCPIPECE", 0 0, L_0000000002cfe5b0;  1 drivers
v0000000003290690_0 .net "ENA", 0 0, L_0000000002cfe700;  1 drivers
v000000000328f3d0_0 .net "ENA_I_SAFE", 0 0, v0000000003292710_0;  1 drivers
v0000000003290af0_0 .var "ENA_dly", 0 0;
v000000000328ffb0_0 .var "ENA_dly_D", 0 0;
v000000000328ed90_0 .var "ENA_dly_reg", 0 0;
v000000000328f470_0 .var "ENA_dly_reg_D", 0 0;
v00000000032909b0_0 .net "ENB", 0 0, L_0000000002cfe3f0;  1 drivers
v000000000328f510_0 .net "ENB_I_SAFE", 0 0, L_0000000002d93030;  1 drivers
v0000000003290050_0 .var "ENB_dly", 0 0;
v000000000328f970_0 .var "ENB_dly_D", 0 0;
v0000000003290eb0_0 .var "ENB_dly_reg", 0 0;
v0000000003290a50_0 .var "ENB_dly_reg_D", 0 0;
v000000000328fa10_0 .net "INJECTDBITERR", 0 0, L_0000000002cfe1c0;  1 drivers
v000000000328fb50_0 .net "INJECTSBITERR", 0 0, L_0000000002cfe000;  1 drivers
v000000000328fc90_0 .var "POR_A", 0 0;
v0000000003290f50_0 .var "POR_B", 0 0;
v00000000032907d0_0 .net "RDADDRECC", 12 0, L_00000000032de078;  1 drivers
v000000000328fd30_0 .net "REGCEA", 0 0, L_0000000002cfe4d0;  1 drivers
v0000000003291270_0 .net "REGCEB", 0 0, L_0000000002cfe460;  1 drivers
v0000000003290410_0 .net "RSTA", 0 0, L_0000000002cfeaf0;  1 drivers
v000000000328fdd0_0 .var "RSTA_BUSY", 0 0;
v0000000003290190_0 .net "RSTA_I_SAFE", 0 0, v00000000032a7100_0;  1 drivers
v0000000003290230_0 .var "RSTA_SHFT_REG", 4 0;
v0000000003290370_0 .net "RSTB", 0 0, L_0000000002cfdf90;  1 drivers
v00000000032905f0_0 .var "RSTB_BUSY", 0 0;
v0000000003290b90_0 .net "RSTB_I_SAFE", 0 0, L_0000000002d930a0;  1 drivers
v00000000032904b0_0 .var "RSTB_SHFT_REG", 4 0;
v0000000003290c30_0 .net "SBITERR", 0 0, L_00000000032ddfe8;  1 drivers
v0000000003290cd0_0 .net "SLEEP", 0 0, L_0000000002cff420;  1 drivers
v0000000003290870_0 .net "S_ACLK", 0 0, L_0000000002cfeee0;  1 drivers
v0000000003290e10_0 .net "S_ARESETN", 0 0, L_0000000002cfeb60;  1 drivers
v0000000003290ff0_0 .net "S_AXI_ARADDR", 31 0, L_0000000002cfe380;  1 drivers
v0000000003291090_0 .net "S_AXI_ARBURST", 1 0, L_0000000002cfea80;  1 drivers
v0000000003291130_0 .net "S_AXI_ARID", 3 0, L_0000000002cff5e0;  1 drivers
v0000000003291310_0 .net "S_AXI_ARLEN", 7 0, L_0000000002cff650;  1 drivers
v0000000003291e50_0 .net "S_AXI_ARREADY", 0 0, o00000000031f4a48;  0 drivers
v0000000003293750_0 .net "S_AXI_ARSIZE", 2 0, L_0000000002cfe0e0;  1 drivers
v0000000003292b70_0 .net "S_AXI_ARVALID", 0 0, L_0000000002cff1f0;  1 drivers
v0000000003292530_0 .net "S_AXI_AWADDR", 31 0, L_0000000002cfefc0;  1 drivers
v00000000032939d0_0 .net "S_AXI_AWBURST", 1 0, L_0000000002cfea10;  1 drivers
v0000000003292210_0 .net "S_AXI_AWID", 3 0, L_0000000002cff570;  1 drivers
v00000000032923f0_0 .net "S_AXI_AWLEN", 7 0, L_0000000002cfdd60;  1 drivers
v0000000003291630_0 .net "S_AXI_AWREADY", 0 0, o00000000031f4b98;  0 drivers
v0000000003292490_0 .net "S_AXI_AWSIZE", 2 0, L_0000000002cfe930;  1 drivers
v0000000003293bb0_0 .net "S_AXI_AWVALID", 0 0, L_0000000002cfecb0;  1 drivers
v0000000003291b30_0 .net "S_AXI_BID", 3 0, o00000000031f4c28;  0 drivers
v0000000003291770_0 .net "S_AXI_BREADY", 0 0, L_0000000002cff0a0;  1 drivers
v0000000003291810_0 .net "S_AXI_BRESP", 1 0, o00000000031f4c88;  0 drivers
v0000000003291ef0_0 .net "S_AXI_BVALID", 0 0, o00000000031f4cb8;  0 drivers
v00000000032937f0_0 .net "S_AXI_DBITERR", 0 0, o00000000031f4ce8;  0 drivers
v0000000003292f30_0 .net "S_AXI_INJECTDBITERR", 0 0, L_0000000002cff880;  1 drivers
v00000000032925d0_0 .net "S_AXI_INJECTSBITERR", 0 0, L_0000000002cffb90;  1 drivers
v0000000003292fd0_0 .net "S_AXI_RDADDRECC", 12 0, o00000000031f4d78;  0 drivers
v0000000003293070_0 .net "S_AXI_RDATA", 0 0, L_0000000002cfdc80;  1 drivers
v0000000003292cb0_0 .net "S_AXI_RID", 3 0, L_00000000032d5b00;  1 drivers
v00000000032919f0_0 .net "S_AXI_RLAST", 0 0, L_00000000032d5ba0;  1 drivers
v0000000003292e90_0 .net "S_AXI_RREADY", 0 0, L_0000000002cff960;  1 drivers
v0000000003292670_0 .net "S_AXI_RRESP", 1 0, L_00000000032d6960;  1 drivers
v0000000003293930_0 .net "S_AXI_RVALID", 0 0, L_0000000002cff2d0;  1 drivers
v00000000032931b0_0 .net "S_AXI_SBITERR", 0 0, o00000000031f4e68;  0 drivers
v00000000032920d0_0 .net "S_AXI_WDATA", 0 0, L_0000000002cfe150;  1 drivers
v0000000003293430_0 .net "S_AXI_WLAST", 0 0, L_0000000002cfee00;  1 drivers
v0000000003293890_0 .net "S_AXI_WREADY", 0 0, o00000000031f4ef8;  0 drivers
v00000000032936b0_0 .net "S_AXI_WSTRB", 0 0, L_0000000002cfdeb0;  1 drivers
v0000000003293610_0 .net "S_AXI_WVALID", 0 0, L_0000000002cfef50;  1 drivers
v0000000003293110_0 .net "WEA", 0 0, L_0000000002cfe070;  1 drivers
v0000000003293a70_0 .net "WEB", 0 0, L_0000000002cfec40;  1 drivers
L_00000000032de930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032918b0_0 .net "WEB_parameterized", 0 0, L_00000000032de930;  1 drivers
v0000000003293b10_0 .net "addra", 12 0, L_00000000032d57e0;  alias, 1 drivers
v0000000003292030_0 .var "addra_in", 12 0;
v0000000003292d50_0 .net "addrb", 12 0, L_00000000032d5880;  alias, 1 drivers
v0000000003291950_0 .net "clka", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v0000000003291450_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032914f0_0 .net "dbiterr", 0 0, L_0000000002cfe690;  1 drivers
L_00000000032dec00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003291d10_0 .net "deepsleep", 0 0, L_00000000032dec00;  1 drivers
v0000000003291a90_0 .net "dina", 0 0, L_00000000032d6c80;  alias, 1 drivers
v00000000032916d0_0 .var "dina_in", 0 0;
v0000000003291bd0_0 .net "dinb", 0 0, L_00000000032dea98;  1 drivers
v00000000032934d0_0 .net "douta", 0 0, L_0000000002d0b6a0;  1 drivers
v0000000003291c70_0 .net "doutb", 0 0, L_0000000002cffb20;  alias, 1 drivers
v00000000032922b0_0 .net "eccpipece", 0 0, L_00000000032deb70;  1 drivers
v0000000003293570_0 .net "ena", 0 0, L_0000000002d92d20;  alias, 1 drivers
v0000000003292710_0 .var "ena_in", 0 0;
v0000000003291590_0 .net "enb", 0 0, L_00000000032d6460;  alias, 1 drivers
v00000000032927b0_0 .net "injectdbiterr", 0 0, L_00000000032deb28;  1 drivers
v0000000003291db0_0 .var "injectdbiterr_in", 0 0;
v0000000003291f90_0 .net "injectsbiterr", 0 0, L_00000000032deae0;  1 drivers
v0000000003292170_0 .var "injectsbiterr_in", 0 0;
v0000000003292350_0 .net "m_axi_payload_c", 6 0, v0000000003295410_0;  1 drivers
v0000000003292850_0 .var "ram_rstram_a_busy", 0 0;
v0000000003293250_0 .var "ram_rstram_b_busy", 0 0;
v00000000032928f0_0 .var "ram_rstreg_a_busy", 0 0;
v0000000003292990_0 .var "ram_rstreg_b_busy", 0 0;
v0000000003292a30_0 .net "rdaddrecc", 12 0, L_0000000002d0cc80;  1 drivers
v0000000003292ad0_0 .net "regcea", 0 0, L_00000000032de9c0;  1 drivers
v0000000003292c10_0 .var "regcea_in", 0 0;
v00000000032932f0_0 .net "regceb", 0 0, L_00000000032dea08;  1 drivers
v0000000003293390_0 .net "regceb_c", 0 0, L_0000000002cff3b0;  1 drivers
v0000000003292df0_0 .net "rsta", 0 0, L_00000000032de978;  1 drivers
v00000000032a80a0_0 .net "rsta_busy", 0 0, L_0000000002cff9d0;  1 drivers
v00000000032a7100_0 .var "rsta_in", 0 0;
v00000000032a67a0_0 .net "rstb", 0 0, L_0000000002d0b5c0;  alias, 1 drivers
v00000000032a7380_0 .net "rstb_busy", 0 0, L_0000000002cffab0;  1 drivers
v00000000032a60c0_0 .net "s_aclk", 0 0, L_00000000032dec90;  1 drivers
v00000000032a65c0_0 .net "s_aresetn", 0 0, L_00000000032decd8;  1 drivers
o00000000031f1058 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032a74c0_0 .net "s_aresetn_a_c", 0 0, o00000000031f1058;  0 drivers
v00000000032a5c60_0 .net "s_axi_araddr", 31 0, L_00000000032df080;  1 drivers
v00000000032a68e0_0 .net "s_axi_arburst", 1 0, L_00000000032df158;  1 drivers
v00000000032a6f20_0 .net "s_axi_arid", 3 0, L_00000000032df038;  1 drivers
v00000000032a7ba0_0 .net "s_axi_arlen", 7 0, L_00000000032df0c8;  1 drivers
v00000000032a71a0_0 .net "s_axi_arready", 0 0, L_0000000002cff340;  1 drivers
v00000000032a8140_0 .net "s_axi_arsize", 2 0, L_00000000032df110;  1 drivers
v00000000032a7e20_0 .net "s_axi_arvalid", 0 0, L_00000000032df1a0;  1 drivers
v00000000032a5e40_0 .net "s_axi_awaddr", 31 0, L_00000000032ded68;  1 drivers
v00000000032a7920_0 .net "s_axi_awburst", 1 0, L_00000000032dee40;  1 drivers
v00000000032a72e0_0 .net "s_axi_awid", 3 0, L_00000000032ded20;  1 drivers
v00000000032a5da0_0 .net "s_axi_awlen", 7 0, L_00000000032dedb0;  1 drivers
v00000000032a6fc0_0 .net "s_axi_awready", 0 0, L_0000000002cfed20;  1 drivers
v00000000032a5d00_0 .net "s_axi_awsize", 2 0, L_00000000032dedf8;  1 drivers
v00000000032a5ee0_0 .net "s_axi_awvalid", 0 0, L_00000000032dee88;  1 drivers
v00000000032a79c0_0 .net "s_axi_bid", 3 0, L_0000000002d0ce40;  1 drivers
v00000000032a7740_0 .net "s_axi_bready", 0 0, L_00000000032deff0;  1 drivers
v00000000032a5f80_0 .net "s_axi_bresp", 1 0, L_0000000002d0cf20;  1 drivers
v00000000032a6700_0 .net "s_axi_bvalid", 0 0, L_0000000002cff180;  1 drivers
v00000000032a7560_0 .net "s_axi_dbiterr", 0 0, L_0000000002cffa40;  1 drivers
v00000000032a7600_0 .net "s_axi_injectdbiterr", 0 0, L_00000000032df278;  1 drivers
v00000000032a5a80_0 .net "s_axi_injectsbiterr", 0 0, L_00000000032df230;  1 drivers
o00000000031f11a8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000000032a6020_0 .net "s_axi_payload_c", 6 0, o00000000031f11a8;  0 drivers
v00000000032a62a0_0 .net "s_axi_rdaddrecc", 12 0, L_0000000002d0b9b0;  1 drivers
v00000000032a6ac0_0 .net "s_axi_rdata", 0 0, L_0000000002d0b780;  1 drivers
o00000000031f59a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032a7a60_0 .net "s_axi_rdata_c", 0 0, o00000000031f59a8;  0 drivers
v00000000032a7420_0 .net "s_axi_rid", 3 0, L_0000000002d0c7b0;  1 drivers
o00000000031f5a08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000032a76a0_0 .net "s_axi_rid_c", 3 0, o00000000031f5a08;  0 drivers
v00000000032a77e0_0 .net "s_axi_rlast", 0 0, L_0000000002cff490;  1 drivers
o00000000031f5a68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032a6a20_0 .net "s_axi_rlast_c", 0 0, o00000000031f5a68;  0 drivers
v00000000032a6160_0 .net "s_axi_rready", 0 0, L_00000000032df1e8;  1 drivers
v00000000032a6200_0 .net "s_axi_rready_c", 0 0, L_0000000002cfe8c0;  1 drivers
v00000000032a7c40_0 .net "s_axi_rresp", 1 0, L_0000000002d0c740;  1 drivers
o00000000031f5af8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000032a5b20_0 .net "s_axi_rresp_c", 1 0, o00000000031f5af8;  0 drivers
v00000000032a7880_0 .net "s_axi_rvalid", 0 0, L_0000000002cff500;  1 drivers
o00000000031f1238 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032a7ce0_0 .net "s_axi_rvalid_c", 0 0, o00000000031f1238;  0 drivers
v00000000032a6980_0 .net "s_axi_sbiterr", 0 0, L_0000000002cff8f0;  1 drivers
v00000000032a6340_0 .net "s_axi_wdata", 0 0, L_00000000032deed0;  1 drivers
v00000000032a6b60_0 .net "s_axi_wlast", 0 0, L_00000000032def60;  1 drivers
v00000000032a6480_0 .net "s_axi_wready", 0 0, L_0000000002cff030;  1 drivers
v00000000032a7d80_0 .net "s_axi_wstrb", 0 0, L_00000000032def18;  1 drivers
v00000000032a7240_0 .net "s_axi_wvalid", 0 0, L_00000000032defa8;  1 drivers
v00000000032a6c00_0 .net "sbiterr", 0 0, L_0000000002cfe620;  1 drivers
L_00000000032dec48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a81e0_0 .net "shutdown", 0 0, L_00000000032dec48;  1 drivers
v00000000032a8000_0 .net "sleep", 0 0, L_00000000032debb8;  1 drivers
v00000000032a6840_0 .net "wea", 0 0, L_00000000032df2c0;  alias, 1 drivers
v00000000032a6ca0_0 .var "wea_in", 0 0;
v00000000032a63e0_0 .net "web", 0 0, L_00000000032dea50;  1 drivers
L_00000000032d5b00 .part v0000000003295410_0, 3, 4;
L_00000000032d6960 .part v0000000003295410_0, 1, 2;
L_00000000032d5ba0 .part v0000000003295410_0, 0, 1;
S_0000000003240670 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_0000000003240f70;
 .timescale -12 -12;
L_0000000002d93030 .functor BUFZ 1, L_0000000002cfe3f0, C4<0>, C4<0>, C4<0>;
L_0000000002d930a0 .functor BUFZ 1, L_0000000002cfdf90, C4<0>, C4<0>, C4<0>;
S_0000000003240970 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_0000000003240f70;
 .timescale -12 -12;
v0000000003294dd0_0 .var/i "data_value", 31 0;
v0000000003296090_0 .var/i "div", 31 0;
v00000000032961d0_0 .var/i "divisor", 31 0;
v0000000003295370_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.divroundup ;
    %load/vec4 v0000000003294dd0_0;
    %load/vec4 v00000000032961d0_0;
    %div/s;
    %store/vec4 v0000000003296090_0, 0, 32;
    %load/vec4 v0000000003294dd0_0;
    %load/vec4 v00000000032961d0_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.112, 4;
    %load/vec4 v0000000003296090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003296090_0, 0, 32;
T_24.112 ;
    %load/vec4 v0000000003296090_0;
    %store/vec4 v0000000003295370_0, 0, 32;
    %end;
S_0000000003240af0 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_0000000003240f70;
 .timescale -12 -12;
L_0000000002cff3b0 .functor AND 1, o00000000031f1238, L_0000000002cfe8c0, C4<1>, C4<1>;
S_0000000003240070 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_0000000003240f70;
 .timescale -12 -12;
S_0000000003240df0 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_0000000003240070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_00000000030c87a0 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_0000000002cfe8c0 .functor BUFZ 1, L_0000000002cff810, C4<0>, C4<0>, C4<0>;
L_0000000002cff2d0 .functor BUFZ 1, v0000000003293cf0_0, C4<0>, C4<0>, C4<0>;
L_0000000002cfe2a0 .functor OR 1, L_0000000002cff960, L_00000000032d7180, C4<0>, C4<0>;
L_0000000002cff810 .functor AND 1, L_0000000002cfe2a0, L_00000000032d6aa0, C4<1>, C4<1>;
v0000000003294e70_0 .net "ACLK", 0 0, L_0000000002cfeee0;  alias, 1 drivers
v0000000003294fb0_0 .net "ARESET", 0 0, o00000000031f1058;  alias, 0 drivers
v00000000032963b0_0 .var "ARESET_D", 1 0;
v0000000003295410_0 .var "M_PAYLOAD_DATA", 6 0;
v0000000003295550_0 .net "M_READY", 0 0, L_0000000002cff960;  alias, 1 drivers
v0000000003293c50_0 .net "M_VALID", 0 0, L_0000000002cff2d0;  alias, 1 drivers
v0000000003293cf0_0 .var "M_VALID_I", 0 0;
v00000000032955f0_0 .var "STORAGE_DATA", 6 0;
v00000000032940b0_0 .net "S_PAYLOAD_DATA", 6 0, o00000000031f11a8;  alias, 0 drivers
v0000000003295c30_0 .net "S_READY", 0 0, L_0000000002cfe8c0;  alias, 1 drivers
v0000000003295cd0_0 .net "S_READY_I", 0 0, L_0000000002cff810;  1 drivers
v00000000032970d0_0 .net "S_VALID", 0 0, o00000000031f1238;  alias, 0 drivers
v0000000003297a30_0 .net *"_s11", 0 0, L_00000000032d6aa0;  1 drivers
v0000000003297fd0_0 .net *"_s5", 0 0, L_00000000032d7180;  1 drivers
v0000000003298750_0 .net *"_s6", 0 0, L_0000000002cfe2a0;  1 drivers
v00000000032987f0_0 .net *"_s9", 0 0, L_00000000032d7220;  1 drivers
E_00000000030c8720/0 .event edge, v00000000032963b0_0;
E_00000000030c8720/1 .event posedge, v0000000003294e70_0;
E_00000000030c8720 .event/or E_00000000030c8720/0, E_00000000030c8720/1;
E_00000000030c83e0 .event posedge, v0000000003294e70_0;
E_00000000030c8a20/0 .event edge, v0000000003294fb0_0;
E_00000000030c8a20/1 .event posedge, v0000000003294e70_0;
E_00000000030c8a20 .event/or E_00000000030c8a20/0, E_00000000030c8a20/1;
L_00000000032d7180 .reduce/nor v0000000003293cf0_0;
L_00000000032d7220 .reduce/or v00000000032963b0_0;
L_00000000032d6aa0 .reduce/nor L_00000000032d7220;
S_00000000032410f0 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_0000000003240f70;
 .timescale -12 -12;
v0000000003298610_0 .var/i "cnt", 31 0;
v00000000032969f0_0 .var/i "data_value", 31 0;
v0000000003298bb0_0 .var/i "log2int", 31 0;
v0000000003298070_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003298070_0, 0, 32;
    %load/vec4 v00000000032969f0_0;
    %store/vec4 v0000000003298610_0, 0, 32;
    %load/vec4 v00000000032969f0_0;
    %store/vec4 v0000000003298610_0, 0, 32;
T_25.114 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000003298610_0;
    %cmp/s;
    %jmp/0xz T_25.115, 5;
    %load/vec4 v0000000003298070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003298070_0, 0, 32;
    %load/vec4 v0000000003298610_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v0000000003298610_0, 0, 32;
    %jmp T_25.114;
T_25.115 ;
    %load/vec4 v0000000003298070_0;
    %store/vec4 v0000000003298bb0_0, 0, 32;
    %end;
S_0000000003242200 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_0000000003240f70;
 .timescale -12 -12;
v00000000032972b0_0 .var/i "cnt", 31 0;
v0000000003297670_0 .var/i "data_value", 31 0;
v00000000032977b0_0 .var/i "log2roundup", 31 0;
v0000000003296bd0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003296bd0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000003297670_0;
    %cmp/s;
    %jmp/0xz  T_26.116, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032972b0_0, 0, 32;
T_26.118 ;
    %load/vec4 v00000000032972b0_0;
    %load/vec4 v0000000003297670_0;
    %cmp/s;
    %jmp/0xz T_26.119, 5;
    %load/vec4 v0000000003296bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003296bd0_0, 0, 32;
    %load/vec4 v00000000032972b0_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000032972b0_0, 0, 32;
    %jmp T_26.118;
T_26.119 ;
T_26.116 ;
    %load/vec4 v0000000003296bd0_0;
    %store/vec4 v00000000032977b0_0, 0, 32;
    %end;
S_0000000003242c80 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_0000000003240f70;
 .timescale -12 -12;
S_0000000003243400 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_0000000003242c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 13 "ADDRA"
    .port_info 6 /INPUT 1 "DINA"
    .port_info 7 /OUTPUT 1 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 13 "ADDRB"
    .port_info 14 /INPUT 1 "DINB"
    .port_info 15 /OUTPUT 1 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 13 "RDADDRECC"
P_0000000003244040 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_0000000003244078 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000000001>;
P_00000000032440b0 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000100>;
P_00000000032440e8 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_0000000003244120 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_0000000003244158 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001101>;
P_0000000003244190 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001101>;
P_00000000032441c8 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_0000000003244200 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_0000000003244238 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_0000000003244270 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_00000000032442a8 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_00000000032442e0 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_0000000003244318 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_0000000003244350 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_0000000003244388 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_00000000032443c0 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_00000000032443f8 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_0000000003244430 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_0000000003244468 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_00000000032444a0 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_00000000032444d8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_0000000003244510 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_0000000003244548 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_0000000003244580 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_00000000032445b8 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_00000000032445f0 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_0000000003244628 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_0000000003244660 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_0000000003244698 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_00000000032446d0 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_0000000003244708 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_0000000003244740 .param/str "C_INIT_FILE" 0 5 1962, "flag_insert0_ram.mem";
P_0000000003244778 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_00000000032447b0 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_00000000032447e8 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_0000000003244820 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_0000000003244858 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_0000000003244890 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000010000000000000>;
P_00000000032448c8 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000010000000000000>;
P_0000000003244900 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000000001>;
P_0000000003244938 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000000001>;
P_0000000003244970 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_00000000032449a8 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_00000000032449e0 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_0000000003244a18 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_0000000003244a50 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_0000000003244a88 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_0000000003244ac0 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_0000000003244af8 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_0000000003244b30 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_0000000003244b68 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_0000000003244ba0 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_0000000003244bd8 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_0000000003244c10 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_0000000003244c48 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_0000000003244c80 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000010000000000000>;
P_0000000003244cb8 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000010000000000000>;
P_0000000003244cf0 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_0000000003244d28 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_0000000003244d60 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000000001>;
P_0000000003244d98 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000000001>;
P_0000000003244dd0 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_0000000003244e08 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_0000000003244e40 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_0000000003244e78 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_0000000003244eb0 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_0000000003244ee8 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_0000000003244f20 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_0000000003244f58 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_0000000003244f90 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_0000000003244fc8 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000010000000000000>;
P_0000000003245000 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000010000000000000>;
P_0000000003245038 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000010000000000000>;
P_0000000003245070 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000000001>;
P_00000000032450a8 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000000001>;
P_00000000032450e0 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000000001>;
P_0000000003245118 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_0000000003245150 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_0000000003245188 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_00000000032451c0 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_00000000032451f8 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_0000000003245230 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_0000000003245268 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000001>;
P_00000000032452a0 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_00000000032452d8 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_0000000003245310 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_0000000003245348 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_0000000003245380 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000001>;
P_00000000032453b8 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_00000000032de0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d933b0 .functor OR 1, L_00000000032de0c0, v0000000003292710_0, C4<0>, C4<0>;
L_00000000032de108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d936c0 .functor OR 1, L_00000000032de108, L_0000000002d93030, C4<0>, C4<0>;
L_00000000032de150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002d937a0 .functor AND 1, L_0000000002d936c0, L_00000000032de150, C4<1>, C4<1>;
L_00000000032de198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002d93810 .functor AND 1, L_00000000032de198, L_0000000002d933b0, C4<1>, C4<1>;
L_00000000032de228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d93880 .functor AND 1, L_00000000032de228, L_0000000002d937a0, C4<1>, C4<1>;
L_0000000002d93960 .functor BUFZ 1, L_0000000002d937a0, C4<0>, C4<0>, C4<0>;
L_00000000032de300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d93b20 .functor AND 1, L_00000000032de300, v00000000032a7100_0, C4<1>, C4<1>;
L_00000000032de348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002d94140 .functor AND 1, L_0000000002d93b20, L_00000000032de348, C4<1>, C4<1>;
L_00000000032de390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d93b90 .functor AND 1, L_00000000032de390, v00000000032a7100_0, C4<1>, C4<1>;
L_00000000032de3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d93c00 .functor AND 1, L_0000000002d93b90, L_00000000032de3d8, C4<1>, C4<1>;
L_0000000002d93d50 .functor OR 1, L_0000000002d94140, L_0000000002d93c00, C4<0>, C4<0>;
L_00000000032de420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002d93dc0 .functor AND 1, L_00000000032de420, L_0000000002d930a0, C4<1>, C4<1>;
L_00000000032de468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d93ea0 .functor AND 1, L_0000000002d93dc0, L_00000000032de468, C4<1>, C4<1>;
L_00000000032de4b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002d93e30 .functor AND 1, L_00000000032de4b0, L_0000000002d930a0, C4<1>, C4<1>;
L_00000000032de4f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d941b0 .functor AND 1, L_0000000002d93e30, L_00000000032de4f8, C4<1>, C4<1>;
L_0000000002d959c0 .functor OR 1, L_0000000002d93ea0, L_0000000002d941b0, C4<0>, C4<0>;
L_0000000002d94760 .functor NOT 1, L_0000000002cff420, C4<0>, C4<0>, C4<0>;
L_0000000002d95b10 .functor AND 1, v00000000032a7100_0, L_0000000002d94760, C4<1>, C4<1>;
L_0000000002cfee70 .functor NOT 1, L_0000000002cff420, C4<0>, C4<0>, C4<0>;
L_0000000002cff730 .functor AND 1, L_0000000002d930a0, L_0000000002cfee70, C4<1>, C4<1>;
v000000000329b9f0_0 .net "ADDRA", 12 0, v0000000003292030_0;  1 drivers
v000000000329bb30_0 .net "ADDRB", 12 0, L_0000000002cfdf20;  alias, 1 drivers
v000000000329bc70_0 .net "CLKA", 0 0, L_0000000002cfe540;  alias, 1 drivers
v000000000329bdb0_0 .net "CLKB", 0 0, L_0000000002cfed90;  alias, 1 drivers
v000000000329bf90_0 .net "DBITERR", 0 0, L_00000000032de030;  alias, 1 drivers
v000000000329bbd0_0 .net "DINA", 0 0, v00000000032916d0_0;  1 drivers
v000000000329c170_0 .net "DINB", 0 0, L_0000000002cfddd0;  alias, 1 drivers
v000000000329c030_0 .net "DOUTA", 0 0, v0000000003298e30_0;  alias, 1 drivers
v000000000328eb10_0 .net "DOUTB", 0 0, v0000000003297530_0;  alias, 1 drivers
v000000000328c9f0_0 .net "ECCPIPECE", 0 0, L_0000000002cfe5b0;  alias, 1 drivers
v000000000328c8b0_0 .net "ENA", 0 0, v0000000003292710_0;  alias, 1 drivers
v000000000328c950_0 .net "ENB", 0 0, L_0000000002d93030;  alias, 1 drivers
v000000000328d3f0_0 .net "INJECTDBITERR", 0 0, v0000000003291db0_0;  1 drivers
v000000000328dd50_0 .net "INJECTSBITERR", 0 0, v0000000003292170_0;  1 drivers
v000000000328c4f0_0 .net "RDADDRECC", 12 0, L_00000000032de078;  alias, 1 drivers
v000000000328cb30_0 .net "REGCEA", 0 0, v0000000003292c10_0;  1 drivers
v000000000328d210_0 .net "REGCEB", 0 0, L_0000000002cfe460;  alias, 1 drivers
v000000000328d350_0 .net "RSTA", 0 0, v00000000032a7100_0;  alias, 1 drivers
v000000000328e110_0 .net "RSTB", 0 0, L_0000000002d930a0;  alias, 1 drivers
v000000000328e250_0 .net "SBITERR", 0 0, L_00000000032ddfe8;  alias, 1 drivers
v000000000328c810_0 .net "SLEEP", 0 0, L_0000000002cff420;  alias, 1 drivers
v000000000328e750_0 .net "WEA", 0 0, v00000000032a6ca0_0;  1 drivers
v000000000328ca90_0 .net "WEB", 0 0, L_0000000002cfec40;  alias, 1 drivers
v000000000328cf90_0 .net/2u *"_s10", 0 0, L_00000000032de108;  1 drivers
v000000000328ce50_0 .net *"_s12", 0 0, L_0000000002d936c0;  1 drivers
v000000000328d710_0 .net/2u *"_s14", 0 0, L_00000000032de150;  1 drivers
v000000000328de90_0 .net/2u *"_s18", 0 0, L_00000000032de198;  1 drivers
v000000000328d030_0 .net *"_s20", 0 0, L_0000000002d93810;  1 drivers
L_00000000032de1e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000328df30_0 .net/2u *"_s22", 0 0, L_00000000032de1e0;  1 drivers
v000000000328ebb0_0 .net/2u *"_s26", 0 0, L_00000000032de228;  1 drivers
v000000000328e7f0_0 .net *"_s28", 0 0, L_0000000002d93880;  1 drivers
L_00000000032de270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000328d8f0_0 .net/2u *"_s30", 0 0, L_00000000032de270;  1 drivers
v000000000328e570_0 .net/2u *"_s38", 0 0, L_00000000032de300;  1 drivers
v000000000328e070_0 .net *"_s40", 0 0, L_0000000002d93b20;  1 drivers
v000000000328d0d0_0 .net/2u *"_s42", 0 0, L_00000000032de348;  1 drivers
v000000000328dfd0_0 .net *"_s44", 0 0, L_0000000002d94140;  1 drivers
v000000000328cbd0_0 .net/2u *"_s46", 0 0, L_00000000032de390;  1 drivers
v000000000328d7b0_0 .net *"_s48", 0 0, L_0000000002d93b90;  1 drivers
v000000000328dcb0_0 .net/2u *"_s50", 0 0, L_00000000032de3d8;  1 drivers
v000000000328c770_0 .net *"_s52", 0 0, L_0000000002d93c00;  1 drivers
v000000000328e1b0_0 .net/2u *"_s56", 0 0, L_00000000032de420;  1 drivers
v000000000328c630_0 .net *"_s58", 0 0, L_0000000002d93dc0;  1 drivers
v000000000328d850_0 .net/2u *"_s6", 0 0, L_00000000032de0c0;  1 drivers
v000000000328e390_0 .net/2u *"_s60", 0 0, L_00000000032de468;  1 drivers
v000000000328e2f0_0 .net *"_s62", 0 0, L_0000000002d93ea0;  1 drivers
v000000000328cc70_0 .net/2u *"_s64", 0 0, L_00000000032de4b0;  1 drivers
v000000000328d170_0 .net *"_s66", 0 0, L_0000000002d93e30;  1 drivers
v000000000328e430_0 .net/2u *"_s68", 0 0, L_00000000032de4f8;  1 drivers
v000000000328e4d0_0 .net *"_s70", 0 0, L_0000000002d941b0;  1 drivers
v000000000328e610_0 .net *"_s74", 0 0, L_0000000002d94760;  1 drivers
v000000000328e9d0_0 .net *"_s86", 0 0, L_0000000002cfee70;  1 drivers
v000000000328d2b0_0 .var/i "cnt", 31 0;
v000000000328cd10_0 .net "dbiterr_i", 0 0, v0000000003299290_0;  1 drivers
v000000000328cdb0_0 .var "dbiterr_in", 0 0;
v000000000328ddf0_0 .net "dbiterr_sdp", 0 0, v00000000032982f0_0;  1 drivers
v000000000328c6d0_0 .var "default_data_str", 7 0;
v000000000328e6b0_0 .var "doublebit_error", 4 0;
v000000000328d490_0 .net "dout_i", 0 0, v0000000003299790_0;  1 drivers
v000000000328e890_0 .net "ena_i", 0 0, L_0000000002d933b0;  1 drivers
v000000000328e930_0 .net "enb_i", 0 0, L_0000000002d937a0;  1 drivers
v000000000328cef0_0 .var "init_file_str", 8183 0;
v000000000328d530_0 .var "inita_str", 7 0;
v000000000328d5d0_0 .var "inita_val", 0 0;
v000000000328d670_0 .var "initb_str", 7 0;
v000000000328ea70_0 .var "initb_val", 0 0;
v000000000328c450_0 .var "is_collision_a", 0 0;
v000000000328c590_0 .var "is_collision_b", 0 0;
v000000000328d990_0 .var "is_collision_delay_a", 0 0;
v000000000328db70_0 .var "is_collision_delay_b", 0 0;
v000000000328da30_0 .var "mem_init_file_str", 8183 0;
v000000000328dad0 .array "memory", 8191 0, 0 0;
v000000000328dc10_0 .var "memory_out_a", 0 0;
v000000000328ff10_0 .var "memory_out_b", 0 0;
v000000000328f330_0 .net "rdaddrecc_i", 12 0, v0000000003299330_0;  1 drivers
v000000000328fbf0_0 .var "rdaddrecc_in", 12 0;
v00000000032913b0_0 .net "rdaddrecc_sdp", 12 0, v0000000003296e50_0;  1 drivers
L_00000000032de2b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032911d0_0 .net "rea_i", 0 0, L_00000000032de2b8;  1 drivers
v000000000328ef70_0 .var/i "read_addr_a_width", 31 0;
v000000000328f5b0_0 .var/i "read_addr_b_width", 31 0;
v000000000328f1f0_0 .net "reb_i", 0 0, L_0000000002d93960;  1 drivers
v000000000328f650_0 .net "reseta_i", 0 0, L_0000000002d93d50;  1 drivers
v000000000328ec50_0 .net "resetb_i", 0 0, L_0000000002d959c0;  1 drivers
v000000000328f010_0 .net "rsta_outp_stage", 0 0, L_0000000002d95b10;  1 drivers
v000000000328f0b0_0 .net "rstb_outp_stage", 0 0, L_0000000002cff730;  1 drivers
v000000000328ecf0_0 .net "sbiterr_i", 0 0, v000000000329acd0_0;  1 drivers
v000000000328ee30_0 .var "sbiterr_in", 0 0;
v000000000328f150_0 .net "sbiterr_sdp", 0 0, v0000000003296b30_0;  1 drivers
v0000000003290730_0 .net "wea_i", 0 0, L_00000000032d7040;  1 drivers
v000000000328fe70_0 .net "web_i", 0 0, L_00000000032d5100;  1 drivers
v000000000328f6f0_0 .var/i "write_addr_a_width", 31 0;
v000000000328f290_0 .var/i "write_addr_b_width", 31 0;
L_00000000032d7040 .functor MUXZ 1, L_00000000032de1e0, v00000000032a6ca0_0, L_0000000002d93810, C4<>;
L_00000000032d5100 .functor MUXZ 1, L_00000000032de270, L_0000000002cfec40, L_0000000002d93880, C4<>;
S_0000000003242980 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_0000000003243400;
 .timescale -12 -12;
E_00000000030c8620 .event posedge, v0000000003297df0_0;
S_0000000003243100 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_0000000003243400;
 .timescale -12 -12;
E_00000000030c8420 .event posedge, v0000000003297210_0;
S_0000000003242380 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_0000000003243400;
 .timescale -12 -12;
L_0000000002d93110/d .functor BUFZ 13, v0000000003292030_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002d93110 .delay 13 (100,100,100) L_0000000002d93110/d;
L_0000000002d93180/d .functor BUFZ 1, L_00000000032d7040, C4<0>, C4<0>, C4<0>;
L_0000000002d93180 .delay 1 (100,100,100) L_0000000002d93180/d;
L_0000000002d93ce0/d .functor BUFZ 1, L_0000000002d933b0, C4<0>, C4<0>, C4<0>;
L_0000000002d93ce0 .delay 1 (100,100,100) L_0000000002d93ce0/d;
L_0000000002d938f0/d .functor BUFZ 13, L_0000000002cfdf20, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002d938f0 .delay 13 (100,100,100) L_0000000002d938f0/d;
L_0000000002d93260/d .functor BUFZ 1, L_00000000032d5100, C4<0>, C4<0>, C4<0>;
L_0000000002d93260 .delay 1 (100,100,100) L_0000000002d93260/d;
L_0000000002d93340/d .functor BUFZ 1, L_0000000002d937a0, C4<0>, C4<0>, C4<0>;
L_0000000002d93340 .delay 1 (100,100,100) L_0000000002d93340/d;
v00000000032986b0_0 .net "addra_delay", 12 0, L_0000000002d93110;  1 drivers
v0000000003298890_0 .net "addrb_delay", 12 0, L_0000000002d938f0;  1 drivers
v0000000003297490_0 .net "ena_delay", 0 0, L_0000000002d93ce0;  1 drivers
v0000000003298110_0 .net "enb_delay", 0 0, L_0000000002d93340;  1 drivers
v00000000032981b0_0 .net "wea_delay", 0 0, L_0000000002d93180;  1 drivers
v00000000032964f0_0 .net "web_delay", 0 0, L_0000000002d93260;  1 drivers
S_0000000003243280 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_0000000003243400;
 .timescale -12 -12;
v0000000003296590_0 .var "addr_a", 12 0;
v0000000003298930_0 .var "addr_b", 12 0;
v0000000003297170_0 .var "c_ar_bw", 0 0;
v0000000003298430_0 .var "c_aw_br", 0 0;
v00000000032989d0_0 .var "c_aw_bw", 0 0;
v0000000003298a70_0 .var/i "collision_check", 31 0;
v00000000032966d0_0 .var/i "iswrite_a", 31 0;
v0000000003296770_0 .var/i "iswrite_b", 31 0;
v0000000003297cb0_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v0000000003298b10_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v0000000003296d10_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v0000000003296810_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v0000000003296450_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v0000000003296c70_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v0000000003296630_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v00000000032968b0_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032989d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003298430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003297170_0, 0, 1;
    %load/vec4 v0000000003296590_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328f290_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003296810_0, 0, 32;
    %load/vec4 v0000000003298930_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328f290_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000032968b0_0, 0, 32;
    %load/vec4 v0000000003296590_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328f6f0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003296d10_0, 0, 32;
    %load/vec4 v0000000003298930_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328f6f0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003296630_0, 0, 32;
    %load/vec4 v0000000003296590_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328f5b0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003298b10_0, 0, 32;
    %load/vec4 v0000000003298930_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328f5b0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003296c70_0, 0, 32;
    %load/vec4 v0000000003296590_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328ef70_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003297cb0_0, 0, 32;
    %load/vec4 v0000000003298930_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v000000000328ef70_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003296450_0, 0, 32;
    %load/vec4 v00000000032966d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0000000003296770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.120, 8;
    %load/vec4 v000000000328f290_0;
    %load/vec4 v000000000328f6f0_0;
    %cmp/s;
    %jmp/0xz  T_27.122, 5;
    %load/vec4 v0000000003296810_0;
    %load/vec4 v00000000032968b0_0;
    %cmp/e;
    %jmp/0xz  T_27.124, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032989d0_0, 0, 1;
    %jmp T_27.125;
T_27.124 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032989d0_0, 0, 1;
T_27.125 ;
    %jmp T_27.123;
T_27.122 ;
    %load/vec4 v0000000003296630_0;
    %load/vec4 v0000000003296d10_0;
    %cmp/e;
    %jmp/0xz  T_27.126, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032989d0_0, 0, 1;
    %jmp T_27.127;
T_27.126 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032989d0_0, 0, 1;
T_27.127 ;
T_27.123 ;
T_27.120 ;
    %load/vec4 v00000000032966d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.128, 4;
    %load/vec4 v000000000328f5b0_0;
    %load/vec4 v000000000328f6f0_0;
    %cmp/s;
    %jmp/0xz  T_27.130, 5;
    %load/vec4 v0000000003298b10_0;
    %load/vec4 v0000000003296c70_0;
    %cmp/e;
    %jmp/0xz  T_27.132, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003298430_0, 0, 1;
    %jmp T_27.133;
T_27.132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003298430_0, 0, 1;
T_27.133 ;
    %jmp T_27.131;
T_27.130 ;
    %load/vec4 v0000000003296630_0;
    %load/vec4 v0000000003296d10_0;
    %cmp/e;
    %jmp/0xz  T_27.134, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003298430_0, 0, 1;
    %jmp T_27.135;
T_27.134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003298430_0, 0, 1;
T_27.135 ;
T_27.131 ;
T_27.128 ;
    %load/vec4 v0000000003296770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.136, 4;
    %load/vec4 v000000000328f290_0;
    %load/vec4 v000000000328ef70_0;
    %cmp/s;
    %jmp/0xz  T_27.138, 5;
    %load/vec4 v0000000003296810_0;
    %load/vec4 v00000000032968b0_0;
    %cmp/e;
    %jmp/0xz  T_27.140, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003297170_0, 0, 1;
    %jmp T_27.141;
T_27.140 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003297170_0, 0, 1;
T_27.141 ;
    %jmp T_27.139;
T_27.138 ;
    %load/vec4 v0000000003296450_0;
    %load/vec4 v0000000003297cb0_0;
    %cmp/e;
    %jmp/0xz  T_27.142, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003297170_0, 0, 1;
    %jmp T_27.143;
T_27.142 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003297170_0, 0, 1;
T_27.143 ;
T_27.139 ;
T_27.136 ;
    %load/vec4 v00000000032989d0_0;
    %pad/u 32;
    %load/vec4 v0000000003298430_0;
    %pad/u 32;
    %or;
    %load/vec4 v0000000003297170_0;
    %pad/u 32;
    %or;
    %store/vec4 v0000000003298a70_0, 0, 32;
    %end;
S_0000000003243580 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_0000000003243400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "DIN"
    .port_info 2 /OUTPUT 1 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 13 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 13 "RDADDRECC"
P_0000000003176d00 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001101>;
P_0000000003176d38 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000000001>;
P_0000000003176d70 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_0000000003176da8 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_0000000003176de0 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v0000000003297210_0 .net "CLK", 0 0, L_0000000002cfed90;  alias, 1 drivers
v00000000032982f0_0 .var "DBITERR", 0 0;
v0000000003297e90_0 .net "DBITERR_IN", 0 0, v0000000003299290_0;  alias, 1 drivers
v0000000003296950_0 .net "DIN", 0 0, v0000000003299790_0;  alias, 1 drivers
v0000000003297530_0 .var "DOUT", 0 0;
v0000000003296e50_0 .var "RDADDRECC", 12 0;
v0000000003296a90_0 .net "RDADDRECC_IN", 12 0, v0000000003299330_0;  alias, 1 drivers
v0000000003296b30_0 .var "SBITERR", 0 0;
v0000000003296f90_0 .net "SBITERR_IN", 0 0, v000000000329acd0_0;  alias, 1 drivers
v0000000003298570_0 .var "dbiterr_i", 0 0;
v0000000003298390_0 .var "dout_i", 0 0;
v0000000003296db0_0 .var "rdaddrecc_i", 12 0;
v0000000003297b70_0 .var "sbiterr_i", 0 0;
S_0000000003242500 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_0000000003243580;
 .timescale -12 -12;
E_00000000030c86a0 .event edge, v0000000003296950_0, v0000000003296a90_0, v0000000003296f90_0, v0000000003297e90_0;
S_0000000003242b00 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_0000000003243400;
 .timescale -12 -12;
v0000000003296ef0_0 .var/i "addr_step", 31 0;
v0000000003297990_0 .var "default_data", 0 0;
v0000000003297030_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003297990_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003296ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003297030_0, 0, 32;
T_28.144 ;
    %load/vec4 v0000000003297030_0;
    %load/vec4 v0000000003296ef0_0;
    %muli 8192, 0, 32;
    %cmp/s;
    %jmp/0xz T_28.145, 5;
    %load/vec4 v0000000003297030_0;
    %pad/s 13;
    %store/vec4 v000000000329b450_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000329c2b0_0, 0, 1;
    %load/vec4 v0000000003297990_0;
    %store/vec4 v000000000329b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329b590_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000032467d0;
    %join;
    %load/vec4 v0000000003297030_0;
    %load/vec4 v0000000003296ef0_0;
    %add;
    %store/vec4 v0000000003297030_0, 0, 32;
    %jmp T_28.144;
T_28.145 ;
    %end;
S_0000000003242800 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_0000000003243400;
 .timescale -12 -12;
v0000000003297350_0 .var/i "cnt", 31 0;
v00000000032973f0_0 .var/i "data_value", 31 0;
v00000000032975d0_0 .var/i "log2roundup", 31 0;
v00000000032984d0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032984d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032973f0_0;
    %cmp/s;
    %jmp/0xz  T_29.146, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003297350_0, 0, 32;
T_29.148 ;
    %load/vec4 v0000000003297350_0;
    %load/vec4 v00000000032973f0_0;
    %cmp/s;
    %jmp/0xz T_29.149, 5;
    %load/vec4 v00000000032984d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032984d0_0, 0, 32;
    %load/vec4 v0000000003297350_0;
    %muli 2, 0, 32;
    %store/vec4 v0000000003297350_0, 0, 32;
    %jmp T_29.148;
T_29.149 ;
T_29.146 ;
    %load/vec4 v00000000032984d0_0;
    %store/vec4 v00000000032975d0_0, 0, 32;
    %end;
S_0000000003243700 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_0000000003243400;
 .timescale -12 -12;
v0000000003297710_0 .var "addr", 12 0;
v0000000003297850_0 .var "address", 12 0;
v00000000032978f0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v00000000032978f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.150, 8;
    %load/vec4 v000000000328d5d0_0;
    %assign/vec4 v000000000328dc10_0, 100;
    %jmp T_30.151;
T_30.150 ;
    %load/vec4 v0000000003297710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v0000000003297850_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v0000000003297850_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.152, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_0000000003244040, "%0s WARNING: Address %0h is outside range for A Read", P_0000000003244270, v0000000003297710_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000328dc10_0, 100;
    %jmp T_30.153;
T_30.152 ;
    %load/vec4 v0000000003297850_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v000000000328dad0, 4;
    %assign/vec4 v000000000328dc10_0, 100;
T_30.153 ;
T_30.151 ;
    %end;
S_0000000003242f80 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_0000000003243400;
 .timescale -12 -12;
v0000000003297ad0_0 .var "addr", 12 0;
v0000000003297c10_0 .var "address", 12 0;
v0000000003297d50_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v0000000003297d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.154, 8;
    %load/vec4 v000000000328ea70_0;
    %assign/vec4 v000000000328ff10_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000328ee30_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000328cdb0_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000000000328fbf0_0, 100;
    %jmp T_31.155;
T_31.154 ;
    %load/vec4 v0000000003297ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v0000000003297c10_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v0000000003297c10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.156, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_0000000003244040, "%0s WARNING: Address %0h is outside range for B Read", P_0000000003244270, v0000000003297ad0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000328ff10_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000328ee30_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000328cdb0_0, 100;
    %pushi/vec4 8191, 8191, 13;
    %assign/vec4 v000000000328fbf0_0, 100;
    %jmp T_31.157;
T_31.156 ;
    %load/vec4 v0000000003297c10_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v000000000328dad0, 4;
    %assign/vec4 v000000000328ff10_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000000000328fbf0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000328cdb0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000328ee30_0, 100;
T_31.157 ;
T_31.155 ;
    %end;
S_0000000003243880 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_0000000003243400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002cd7b90 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002cd7bc8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002cd7c00 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002cd7c38 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002cd7c70 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002cd7ca8 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_0000000002cd7ce0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002cd7d18 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_0000000002cd7d50 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002cd7d88 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002cd7dc0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002cd7df8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002cd7e30 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002cd7e68 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002cd7ea0 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002cd7ed8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002cd7f10 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_0000000002cd7f48 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032de540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d95cd0 .functor OR 1, L_00000000032de540, v0000000003292710_0, C4<0>, C4<0>;
L_00000000032de588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d943e0 .functor AND 1, L_00000000032de588, v0000000003292c10_0, C4<1>, C4<1>;
L_00000000032de618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002d94ae0 .functor OR 1, L_00000000032de618, v0000000003292710_0, C4<0>, C4<0>;
L_00000000032de5d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002d94f40 .functor AND 1, L_00000000032de5d0, L_0000000002d94ae0, C4<1>, C4<1>;
L_0000000002cfde40 .functor OR 1, L_0000000002d943e0, L_0000000002d94f40, C4<0>, C4<0>;
L_00000000032de660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cff6c0 .functor AND 1, L_00000000032de660, L_0000000002d95b10, C4<1>, C4<1>;
v0000000003297df0_0 .net "CLK", 0 0, L_0000000002cfe540;  alias, 1 drivers
v0000000003297f30_0 .var "DBITERR", 0 0;
v0000000003299650_0 .var "DBITERR_IN", 0 0;
L_00000000032de6f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000329b270_0 .net "DBITERR_IN_I", 0 0, L_00000000032de6f0;  1 drivers
v000000000329a690_0 .var "DIN", 0 0;
v000000000329af50_0 .net "DIN_I", 0 0, v000000000328dc10_0;  1 drivers
v0000000003298e30_0 .var "DOUT", 0 0;
L_00000000032de780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003299ab0_0 .net "ECCPIPECE", 0 0, L_00000000032de780;  1 drivers
v00000000032991f0_0 .net "EN", 0 0, v0000000003292710_0;  alias, 1 drivers
v0000000003299510_0 .var "RDADDRECC", 12 0;
v0000000003299c90_0 .var "RDADDRECC_IN", 12 0;
L_00000000032de738 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000000000329b310_0 .net "RDADDRECC_IN_I", 12 0, L_00000000032de738;  1 drivers
v000000000329aff0_0 .net "REGCE", 0 0, v0000000003292c10_0;  alias, 1 drivers
v0000000003299010_0 .net "RST", 0 0, L_0000000002d95b10;  alias, 1 drivers
v0000000003299b50_0 .var "SBITERR", 0 0;
v0000000003299f10_0 .var "SBITERR_IN", 0 0;
L_00000000032de6a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000329a4b0_0 .net "SBITERR_IN_I", 0 0, L_00000000032de6a8;  1 drivers
v0000000003298f70_0 .net/2u *"_s0", 0 0, L_00000000032de540;  1 drivers
v000000000329a0f0_0 .net/2u *"_s10", 0 0, L_00000000032de618;  1 drivers
v00000000032995b0_0 .net *"_s12", 0 0, L_0000000002d94ae0;  1 drivers
v00000000032990b0_0 .net *"_s14", 0 0, L_0000000002d94f40;  1 drivers
v000000000329ab90_0 .net/2u *"_s18", 0 0, L_00000000032de660;  1 drivers
v000000000329a910_0 .net/2u *"_s4", 0 0, L_00000000032de588;  1 drivers
v000000000329a5f0_0 .net *"_s6", 0 0, L_0000000002d943e0;  1 drivers
v00000000032998d0_0 .net/2u *"_s8", 0 0, L_00000000032de5d0;  1 drivers
v000000000329b090_0 .var "dbiterr_regs", 0 0;
v0000000003298c50_0 .net "en_i", 0 0, L_0000000002d95cd0;  1 drivers
v0000000003298ed0_0 .var "init_str", 7 0;
v0000000003299470_0 .var "init_val", 0 0;
v0000000003299d30_0 .var "out_regs", 0 0;
v000000000329ac30_0 .var "rdaddrecc_regs", 12 0;
v000000000329a730_0 .net "regce_i", 0 0, L_0000000002cfde40;  1 drivers
v0000000003299150_0 .net "rst_i", 0 0, L_0000000002cff6c0;  1 drivers
v000000000329a7d0_0 .var "sbiterr_regs", 0 0;
S_0000000003243a00 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_0000000003243880;
 .timescale -12 -12;
E_00000000030c8ce0 .event edge, v000000000329af50_0, v000000000329a4b0_0, v000000000329b270_0, v000000000329b310_0;
S_0000000003242080 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_0000000003243880;
 .timescale -12 -12;
E_00000000030c8f60 .event edge, v000000000329a690_0, v0000000003299c90_0, v0000000003299f10_0, v0000000003299650_0;
S_0000000003242680 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_0000000003243400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002cd7f90 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002cd7fc8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002cd8000 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002cd8038 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002cd8070 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002cd80a8 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_0000000002cd80e0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002cd8118 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_0000000002cd8150 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002cd8188 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002cd81c0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002cd81f8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002cd8230 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002cd8268 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002cd82a0 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002cd82d8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002cd8310 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_0000000002cd8348 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032de7c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe310 .functor OR 1, L_00000000032de7c8, L_0000000002d93030, C4<0>, C4<0>;
L_00000000032de810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe7e0 .functor AND 1, L_00000000032de810, L_0000000002cfe460, C4<1>, C4<1>;
L_00000000032de8a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cff7a0 .functor OR 1, L_00000000032de8a0, L_0000000002d93030, C4<0>, C4<0>;
L_00000000032de858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cfe9a0 .functor AND 1, L_00000000032de858, L_0000000002cff7a0, C4<1>, C4<1>;
L_0000000002cfe770 .functor OR 1, L_0000000002cfe7e0, L_0000000002cfe9a0, C4<0>, C4<0>;
L_00000000032de8e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cfebd0 .functor AND 1, L_00000000032de8e8, L_0000000002cff730, C4<1>, C4<1>;
v00000000032996f0_0 .net "CLK", 0 0, L_0000000002cfed90;  alias, 1 drivers
v0000000003299290_0 .var "DBITERR", 0 0;
v000000000329aaf0_0 .var "DBITERR_IN", 0 0;
v000000000329a550_0 .net "DBITERR_IN_I", 0 0, v000000000328cdb0_0;  1 drivers
v000000000329a050_0 .var "DIN", 0 0;
v000000000329a190_0 .net "DIN_I", 0 0, v000000000328ff10_0;  1 drivers
v0000000003299790_0 .var "DOUT", 0 0;
v00000000032993d0_0 .net "ECCPIPECE", 0 0, L_0000000002cfe5b0;  alias, 1 drivers
v000000000329aeb0_0 .net "EN", 0 0, L_0000000002d93030;  alias, 1 drivers
v0000000003299330_0 .var "RDADDRECC", 12 0;
v0000000003299830_0 .var "RDADDRECC_IN", 12 0;
v000000000329a870_0 .net "RDADDRECC_IN_I", 12 0, v000000000328fbf0_0;  1 drivers
v000000000329a9b0_0 .net "REGCE", 0 0, L_0000000002cfe460;  alias, 1 drivers
v000000000329aa50_0 .net "RST", 0 0, L_0000000002cff730;  alias, 1 drivers
v000000000329acd0_0 .var "SBITERR", 0 0;
v0000000003299970_0 .var "SBITERR_IN", 0 0;
v0000000003299a10_0 .net "SBITERR_IN_I", 0 0, v000000000328ee30_0;  1 drivers
v0000000003299bf0_0 .net/2u *"_s0", 0 0, L_00000000032de7c8;  1 drivers
v000000000329ad70_0 .net/2u *"_s10", 0 0, L_00000000032de8a0;  1 drivers
v0000000003299dd0_0 .net *"_s12", 0 0, L_0000000002cff7a0;  1 drivers
v000000000329ae10_0 .net *"_s14", 0 0, L_0000000002cfe9a0;  1 drivers
v000000000329b130_0 .net/2u *"_s18", 0 0, L_00000000032de8e8;  1 drivers
v000000000329b1d0_0 .net/2u *"_s4", 0 0, L_00000000032de810;  1 drivers
v0000000003299e70_0 .net *"_s6", 0 0, L_0000000002cfe7e0;  1 drivers
v000000000329b3b0_0 .net/2u *"_s8", 0 0, L_00000000032de858;  1 drivers
v0000000003298cf0_0 .var "dbiterr_regs", 0 0;
v0000000003298d90_0 .net "en_i", 0 0, L_0000000002cfe310;  1 drivers
v0000000003299fb0_0 .var "init_str", 7 0;
v000000000329a230_0 .var "init_val", 0 0;
v000000000329a2d0_0 .var "out_regs", 0 0;
v000000000329a370_0 .var "rdaddrecc_regs", 12 0;
v000000000329a410_0 .net "regce_i", 0 0, L_0000000002cfe770;  1 drivers
v000000000329bd10_0 .net "rst_i", 0 0, L_0000000002cfebd0;  1 drivers
v000000000329b8b0_0 .var "sbiterr_regs", 0 0;
S_0000000003243b80 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_0000000003242680;
 .timescale -12 -12;
E_00000000030c8fe0 .event edge, v000000000329a190_0, v0000000003299a10_0, v000000000329a550_0, v000000000329a870_0;
S_0000000003243d00 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_0000000003242680;
 .timescale -12 -12;
S_0000000003243e80 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_0000000003243400;
 .timescale -12 -12;
v000000000329c210_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v000000000329c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.158, 8;
    %load/vec4 v000000000328d5d0_0;
    %assign/vec4 v000000000328dc10_0, 100;
T_32.158 ;
    %end;
S_0000000003246350 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_0000000003243400;
 .timescale -12 -12;
v000000000329b810_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v000000000329b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.160, 8;
    %load/vec4 v000000000328ea70_0;
    %assign/vec4 v000000000328ff10_0, 100;
T_33.160 ;
    %end;
S_00000000032467d0 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_0000000003243400;
 .timescale -12 -12;
v000000000329b450_0 .var "addr", 12 0;
v000000000329bef0_0 .var "address", 12 0;
v000000000329c2b0_0 .var "byte_en", 0 0;
v000000000329b6d0_0 .var "current_contents", 0 0;
v000000000329b4f0_0 .var "data", 0 0;
v000000000329b590_0 .var "inj_dbiterr", 0 0;
v000000000329c0d0_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v000000000329b450_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000329bef0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000329bef0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.162, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_0000000003244040, "%0s WARNING: Address %0h is outside range for A Write", P_0000000003244270, v000000000329b450_0 {0 0 0};
    %jmp T_34.163;
T_34.162 ;
    %load/vec4 v000000000329b4f0_0;
    %store/vec4 v000000000329b6d0_0, 0, 1;
    %load/vec4 v000000000329b6d0_0;
    %load/vec4 v000000000329bef0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v000000000328dad0, 4, 0;
T_34.163 ;
    %end;
S_0000000003245d50 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_0000000003243400;
 .timescale -12 -12;
v000000000329be50_0 .var "addr", 12 0;
v000000000329b630_0 .var "address", 12 0;
v000000000329b770_0 .var "byte_en", 0 0;
v000000000329ba90_0 .var "current_contents", 0 0;
v000000000329b950_0 .var "data", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v000000000329be50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000329b630_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000329b630_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_35.164, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_0000000003244040, "%0s WARNING: Address %0h is outside range for B Write", P_0000000003244270, v000000000329be50_0 {0 0 0};
    %jmp T_35.165;
T_35.164 ;
    %load/vec4 v000000000329b950_0;
    %store/vec4 v000000000329ba90_0, 0, 1;
    %load/vec4 v000000000329ba90_0;
    %load/vec4 v000000000329b630_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v000000000328dad0, 4, 0;
T_35.165 ;
    %end;
S_0000000003246950 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_0000000003240f70;
 .timescale -12 -12;
E_00000000030c8460/0 .event edge, v000000000328fb50_0, v000000000328fa10_0, v0000000003290410_0, v0000000003290690_0;
E_00000000030c8460/1 .event edge, v000000000328fd30_0, v0000000003293110_0, v000000000328f790_0, v000000000328fab0_0;
E_00000000030c8460 .event/or E_00000000030c8460/0, E_00000000030c8460/1;
S_0000000003245ed0 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_0000000003240f70;
 .timescale -12 -12;
L_0000000002cfdc80 .functor BUFZ 1, o00000000031f59a8, C4<0>, C4<0>, C4<0>;
S_0000000003246050 .scope module, "u_insert0_ram" "insert0_ram" 8 267, 11 56 0, S_00000000031a0380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 9 "addra"
    .port_info 4 /INPUT 8 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 9 "addrb"
    .port_info 9 /OUTPUT 8 "doutb"
v00000000032cf840_0 .net "addra", 8 0, v00000000032d0600_0;  1 drivers
v00000000032cf8e0_0 .net "addrb", 8 0, v00000000032d0920_2;  alias, 1 drivers
v00000000032cfb60_0 .net "clka", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032d1960_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032d0420_0 .net "dina", 7 0, v00000000032d22c0_0;  1 drivers
v00000000032d15a0_0 .net "doutb", 7 0, L_0000000003334a10;  alias, 1 drivers
v00000000032d1b40_0 .net "ena", 0 0, v00000000032d18c0_0;  1 drivers
v00000000032d24a0_0 .net "enb", 0 0, v00000000032d0e20_0;  1 drivers
v00000000032d01a0_0 .net "rstb", 0 0, L_0000000003335880;  1 drivers
L_00000000032e1990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000032d1a00_0 .net "wea", 0 0, L_00000000032e1990;  1 drivers
S_00000000032470d0 .scope module, "inst" "blk_mem_gen_v8_4_1" 11 166, 5 3412 0, S_0000000003246050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 9 "addra"
    .port_info 6 /INPUT 8 "dina"
    .port_info 7 /OUTPUT 8 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 9 "addrb"
    .port_info 14 /INPUT 8 "dinb"
    .port_info 15 /OUTPUT 8 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 9 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 8 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 8 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 9 "s_axi_rdaddrecc"
P_00000000032aea20 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_00000000032aea58 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001001>;
P_00000000032aea90 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001001>;
P_00000000032aeac8 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_00000000032aeb00 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001001>;
P_00000000032aeb38 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_00000000032aeb70 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001001>;
P_00000000032aeba8 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_00000000032aebe0 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_00000000032aec18 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_00000000032aec50 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_00000000032aec88 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_00000000032aecc0 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_00000000032aecf8 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_00000000032aed30 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_00000000032aed68 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_00000000032aeda0 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_00000000032aedd8 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_00000000032aee10 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_00000000032aee48 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_00000000032aee80 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_00000000032aeeb8 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_00000000032aeef0 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_00000000032aef28 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_00000000032aef60 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_00000000032aef98 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_00000000032aefd0 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_00000000032af008 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_00000000032af040 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_00000000032af078 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_00000000032af0b0 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.68455 mW";
P_00000000032af0e8 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_00000000032af120 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_00000000032af158 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_00000000032af190 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_00000000032af1c8 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_00000000032af200 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_00000000032af238 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_00000000032af270 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_00000000032af2a8 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_00000000032af2e0 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_00000000032af318 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_00000000032af350 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_00000000032af388 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_00000000032af3c0 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_00000000032af3f8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_00000000032af430 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_00000000032af468 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_00000000032af4a0 .param/str "C_INIT_FILE" 0 5 3431, "insert0_ram.mem";
P_00000000032af4d8 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_00000000032af510 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_00000000032af548 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_00000000032af580 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_00000000032af5b8 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_00000000032af5f0 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_00000000032af628 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000000001000000000>;
P_00000000032af660 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000000001000000000>;
P_00000000032af698 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000001000>;
P_00000000032af6d0 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000001000>;
P_00000000032af708 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_00000000032af740 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_00000000032af778 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_00000000032af7b0 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_00000000032af7e8 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_00000000032af820 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_00000000032af858 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_00000000032af890 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_00000000032af8c8 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_00000000032af900 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_00000000032af938 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_00000000032af970 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_00000000032af9a8 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_00000000032af9e0 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_00000000032afa18 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000000001000000000>;
P_00000000032afa50 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000000001000000000>;
P_00000000032afa88 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_00000000032afac0 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_00000000032afaf8 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000001000>;
P_00000000032afb30 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000001000>;
P_00000000032afb68 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_00000000032afba0 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_00000000032afbd8 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000000>;
L_0000000003337bf0 .functor BUFZ 1, L_00000000032e1990, C4<0>, C4<0>, C4<0>;
L_0000000003337b10 .functor BUFZ 9, v00000000032d0600_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000000033378e0 .functor BUFZ 8, v00000000032d22c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e1120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003337e90 .functor BUFZ 1, L_00000000032e1120, C4<0>, C4<0>, C4<0>;
L_0000000003337f00 .functor BUFZ 9, v00000000032d0920_2, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000000032e1168 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000003337c60 .functor BUFZ 8, L_00000000032e1168, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e13f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_00000000033379c0 .functor BUFZ 4, L_00000000032e13f0, C4<0000>, C4<0000>, C4<0000>;
L_00000000032e1438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000003337a30 .functor BUFZ 32, L_00000000032e1438, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032e1480 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000003337aa0 .functor BUFZ 8, L_00000000032e1480, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e14c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000003337b80 .functor BUFZ 3, L_00000000032e14c8, C4<000>, C4<000>, C4<000>;
L_00000000032e1510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000003334540 .functor BUFZ 2, L_00000000032e1510, C4<00>, C4<00>, C4<00>;
L_00000000032e15a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000003335500 .functor BUFZ 8, L_00000000032e15a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e15e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335960 .functor BUFZ 1, L_00000000032e15e8, C4<0>, C4<0>, C4<0>;
L_00000000032e1708 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000003335810 .functor BUFZ 4, L_00000000032e1708, C4<0000>, C4<0000>, C4<0000>;
L_00000000032e1750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000003335c00 .functor BUFZ 32, L_00000000032e1750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000032e1798 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000003334e70 .functor BUFZ 8, L_00000000032e1798, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e17e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_00000000033345b0 .functor BUFZ 3, L_00000000032e17e0, C4<000>, C4<000>, C4<000>;
L_00000000032e1828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_00000000033343f0 .functor BUFZ 2, L_00000000032e1828, C4<00>, C4<00>, C4<00>;
L_0000000003334ee0 .functor BUFZ 1, v00000000032d4e80_0, C4<0>, C4<0>, C4<0>;
L_00000000032e1048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033356c0 .functor BUFZ 1, L_00000000032e1048, C4<0>, C4<0>, C4<0>;
L_0000000003334380 .functor BUFZ 1, v00000000032d18c0_0, C4<0>, C4<0>, C4<0>;
L_00000000032e1090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335b90 .functor BUFZ 1, L_00000000032e1090, C4<0>, C4<0>, C4<0>;
L_00000000033353b0 .functor BUFZ 1, v00000000032d4e80_0, C4<0>, C4<0>, C4<0>;
L_00000000033342a0 .functor BUFZ 1, L_0000000003335880, C4<0>, C4<0>, C4<0>;
L_0000000003335180 .functor BUFZ 1, v00000000032d0e20_0, C4<0>, C4<0>, C4<0>;
L_00000000032e10d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335650 .functor BUFZ 1, L_00000000032e10d8, C4<0>, C4<0>, C4<0>;
L_00000000032e11b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033351f0 .functor BUFZ 1, L_00000000032e11b0, C4<0>, C4<0>, C4<0>;
L_00000000032e11f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335340 .functor BUFZ 1, L_00000000032e11f8, C4<0>, C4<0>, C4<0>;
L_00000000032e1240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003334f50 .functor BUFZ 1, L_00000000032e1240, C4<0>, C4<0>, C4<0>;
L_00000000032e1288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003334620 .functor BUFZ 1, L_00000000032e1288, C4<0>, C4<0>, C4<0>;
L_00000000032e06b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335730 .functor BUFZ 1, L_00000000032e06b8, C4<0>, C4<0>, C4<0>;
L_00000000032e0700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003334fc0 .functor BUFZ 1, L_00000000032e0700, C4<0>, C4<0>, C4<0>;
L_00000000032e1360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335c70 .functor BUFZ 1, L_00000000032e1360, C4<0>, C4<0>, C4<0>;
L_00000000032e13a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335260 .functor BUFZ 1, L_00000000032e13a8, C4<0>, C4<0>, C4<0>;
L_00000000032e1558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335420 .functor BUFZ 1, L_00000000032e1558, C4<0>, C4<0>, C4<0>;
o00000000031fbc48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003334c40 .functor BUFZ 1, o00000000031fbc48, C4<0>, C4<0>, C4<0>;
L_00000000032e1630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003334cb0 .functor BUFZ 1, L_00000000032e1630, C4<0>, C4<0>, C4<0>;
L_00000000032e1678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335b20 .functor BUFZ 1, L_00000000032e1678, C4<0>, C4<0>, C4<0>;
o00000000031fbfa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003334e00 .functor BUFZ 1, o00000000031fbfa8, C4<0>, C4<0>, C4<0>;
o00000000031fbd68 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003334230 .functor BUFZ 1, o00000000031fbd68, C4<0>, C4<0>, C4<0>;
L_00000000032e16c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335030 .functor BUFZ 1, L_00000000032e16c0, C4<0>, C4<0>, C4<0>;
L_00000000032e1870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033340e0 .functor BUFZ 1, L_00000000032e1870, C4<0>, C4<0>, C4<0>;
o00000000031fbaf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003334310 .functor BUFZ 1, o00000000031fbaf8, C4<0>, C4<0>, C4<0>;
L_00000000033352d0 .functor BUFZ 1, L_00000000032d6820, C4<0>, C4<0>, C4<0>;
L_0000000003334150 .functor BUFZ 1, L_0000000003337d40, C4<0>, C4<0>, C4<0>;
L_00000000032e18b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003334770 .functor BUFZ 1, L_00000000032e18b8, C4<0>, C4<0>, C4<0>;
L_00000000032e1900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033344d0 .functor BUFZ 1, L_00000000032e1900, C4<0>, C4<0>, C4<0>;
L_00000000032e1948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033341c0 .functor BUFZ 1, L_00000000032e1948, C4<0>, C4<0>, C4<0>;
o00000000031fbf18 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003334460 .functor BUFZ 1, o00000000031fbf18, C4<0>, C4<0>, C4<0>;
o00000000031fbd98 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003334690 .functor BUFZ 1, o00000000031fbd98, C4<0>, C4<0>, C4<0>;
L_0000000003335490 .functor BUFZ 1, v00000000032c9b20_0, C4<0>, C4<0>, C4<0>;
L_0000000003334700 .functor BUFZ 1, v00000000032c9c60_0, C4<0>, C4<0>, C4<0>;
L_0000000003334a10 .functor BUFZ 8, v000000000329e5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000033347e0 .functor BUFZ 8, v00000000032a0120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032e0748 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
L_00000000033350a0 .functor BUFZ 9, L_00000000032e0748, C4<000000000>, C4<000000000>, C4<000000000>;
o00000000031fbcd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000003335570 .functor BUFZ 4, o00000000031fbcd8, C4<0000>, C4<0000>, C4<0000>;
o00000000031fbd38 .functor BUFZ 2, C4<zz>; HiZ drive
L_00000000033355e0 .functor BUFZ 2, o00000000031fbd38, C4<00>, C4<00>, C4<00>;
L_0000000003334a80 .functor BUFZ 4, L_00000000032d6640, C4<0000>, C4<0000>, C4<0000>;
L_00000000033357a0 .functor BUFZ 8, L_0000000003337fe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000003334850 .functor BUFZ 2, L_00000000032d6780, C4<00>, C4<00>, C4<00>;
o00000000031fbe28 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
L_00000000033348c0 .functor BUFZ 9, o00000000031fbe28, C4<000000000>, C4<000000000>, C4<000000000>;
v00000000032ca700_0 .net "ADDRA", 8 0, L_0000000003337b10;  1 drivers
v00000000032ca020_0 .net "ADDRB", 8 0, L_0000000003337f00;  1 drivers
v00000000032c9760_0 .net "CLKA", 0 0, L_0000000003334ee0;  1 drivers
v00000000032c8e00_0 .net "CLKB", 0 0, L_00000000033353b0;  1 drivers
v00000000032ca980_0 .net "DBITERR", 0 0, L_00000000032e0700;  1 drivers
v00000000032ca8e0_0 .net "DINA", 7 0, L_00000000033378e0;  1 drivers
v00000000032caca0_0 .net "DINB", 7 0, L_0000000003337c60;  1 drivers
v00000000032ca160_0 .net "DOUTA", 7 0, v00000000032a0120_0;  1 drivers
v00000000032c9580_0 .net "DOUTB", 7 0, v000000000329e5a0_0;  1 drivers
v00000000032c9a80_0 .net "ECCPIPECE", 0 0, L_0000000003334f50;  1 drivers
v00000000032cad40_0 .net "ENA", 0 0, L_0000000003334380;  1 drivers
v00000000032c98a0_0 .net "ENA_I_SAFE", 0 0, v00000000032cd0e0_0;  1 drivers
v00000000032c8fe0_0 .var "ENA_dly", 0 0;
v00000000032c94e0_0 .var "ENA_dly_D", 0 0;
v00000000032c99e0_0 .var "ENA_dly_reg", 0 0;
v00000000032cb060_0 .var "ENA_dly_reg_D", 0 0;
v00000000032c9080_0 .net "ENB", 0 0, L_0000000003335180;  1 drivers
v00000000032c8c20_0 .net "ENB_I_SAFE", 0 0, L_0000000003337170;  1 drivers
v00000000032c8cc0_0 .var "ENB_dly", 0 0;
v00000000032caf20_0 .var "ENB_dly_D", 0 0;
v00000000032c93a0_0 .var "ENB_dly_reg", 0 0;
v00000000032cafc0_0 .var "ENB_dly_reg_D", 0 0;
v00000000032c89a0_0 .net "INJECTDBITERR", 0 0, L_0000000003335340;  1 drivers
v00000000032c91c0_0 .net "INJECTSBITERR", 0 0, L_00000000033351f0;  1 drivers
v00000000032c8a40_0 .var "POR_A", 0 0;
v00000000032c8ae0_0 .var "POR_B", 0 0;
v00000000032c8b80_0 .net "RDADDRECC", 8 0, L_00000000032e0748;  1 drivers
v00000000032c9260_0 .net "REGCEA", 0 0, L_0000000003335b90;  1 drivers
v00000000032c8f40_0 .net "REGCEB", 0 0, L_0000000003335650;  1 drivers
v00000000032c9440_0 .net "RSTA", 0 0, L_00000000033356c0;  1 drivers
v00000000032c9b20_0 .var "RSTA_BUSY", 0 0;
v00000000032c9620_0 .net "RSTA_I_SAFE", 0 0, v00000000032ce080_0;  1 drivers
v00000000032c96c0_0 .var "RSTA_SHFT_REG", 4 0;
v00000000032c9bc0_0 .net "RSTB", 0 0, L_00000000033342a0;  1 drivers
v00000000032c9c60_0 .var "RSTB_BUSY", 0 0;
v00000000032c9d00_0 .net "RSTB_I_SAFE", 0 0, L_0000000003337250;  1 drivers
v00000000032c9da0_0 .var "RSTB_SHFT_REG", 4 0;
v00000000032c9e40_0 .net "SBITERR", 0 0, L_00000000032e06b8;  1 drivers
v00000000032cd680_0 .net "SLEEP", 0 0, L_0000000003334620;  1 drivers
v00000000032cc960_0 .net "S_ACLK", 0 0, L_0000000003335c70;  1 drivers
v00000000032cb420_0 .net "S_ARESETN", 0 0, L_0000000003335260;  1 drivers
v00000000032cd2c0_0 .net "S_AXI_ARADDR", 31 0, L_0000000003335c00;  1 drivers
v00000000032cb9c0_0 .net "S_AXI_ARBURST", 1 0, L_00000000033343f0;  1 drivers
v00000000032cb4c0_0 .net "S_AXI_ARID", 3 0, L_0000000003335810;  1 drivers
v00000000032cd860_0 .net "S_AXI_ARLEN", 7 0, L_0000000003334e70;  1 drivers
v00000000032cb880_0 .net "S_AXI_ARREADY", 0 0, o00000000031fbaf8;  0 drivers
v00000000032cd180_0 .net "S_AXI_ARSIZE", 2 0, L_00000000033345b0;  1 drivers
v00000000032cb2e0_0 .net "S_AXI_ARVALID", 0 0, L_00000000033340e0;  1 drivers
v00000000032cb560_0 .net "S_AXI_AWADDR", 31 0, L_0000000003337a30;  1 drivers
v00000000032cd220_0 .net "S_AXI_AWBURST", 1 0, L_0000000003334540;  1 drivers
v00000000032cd7c0_0 .net "S_AXI_AWID", 3 0, L_00000000033379c0;  1 drivers
v00000000032cd360_0 .net "S_AXI_AWLEN", 7 0, L_0000000003337aa0;  1 drivers
v00000000032cb7e0_0 .net "S_AXI_AWREADY", 0 0, o00000000031fbc48;  0 drivers
v00000000032cb240_0 .net "S_AXI_AWSIZE", 2 0, L_0000000003337b80;  1 drivers
v00000000032cb380_0 .net "S_AXI_AWVALID", 0 0, L_0000000003335420;  1 drivers
v00000000032cc1e0_0 .net "S_AXI_BID", 3 0, o00000000031fbcd8;  0 drivers
v00000000032ccd20_0 .net "S_AXI_BREADY", 0 0, L_0000000003335030;  1 drivers
v00000000032cba60_0 .net "S_AXI_BRESP", 1 0, o00000000031fbd38;  0 drivers
v00000000032ccbe0_0 .net "S_AXI_BVALID", 0 0, o00000000031fbd68;  0 drivers
v00000000032cbd80_0 .net "S_AXI_DBITERR", 0 0, o00000000031fbd98;  0 drivers
v00000000032cd400_0 .net "S_AXI_INJECTDBITERR", 0 0, L_00000000033341c0;  1 drivers
v00000000032cb100_0 .net "S_AXI_INJECTSBITERR", 0 0, L_00000000033344d0;  1 drivers
v00000000032ccb40_0 .net "S_AXI_RDADDRECC", 8 0, o00000000031fbe28;  0 drivers
v00000000032cb1a0_0 .net "S_AXI_RDATA", 7 0, L_0000000003337fe0;  1 drivers
v00000000032ccf00_0 .net "S_AXI_RID", 3 0, L_00000000032d6640;  1 drivers
v00000000032ccc80_0 .net "S_AXI_RLAST", 0 0, L_00000000032d6820;  1 drivers
v00000000032cb600_0 .net "S_AXI_RREADY", 0 0, L_0000000003334770;  1 drivers
v00000000032cb6a0_0 .net "S_AXI_RRESP", 1 0, L_00000000032d6780;  1 drivers
v00000000032cb740_0 .net "S_AXI_RVALID", 0 0, L_0000000003337d40;  1 drivers
v00000000032cbc40_0 .net "S_AXI_SBITERR", 0 0, o00000000031fbf18;  0 drivers
v00000000032ccdc0_0 .net "S_AXI_WDATA", 7 0, L_0000000003335500;  1 drivers
v00000000032cb920_0 .net "S_AXI_WLAST", 0 0, L_0000000003334cb0;  1 drivers
v00000000032cbf60_0 .net "S_AXI_WREADY", 0 0, o00000000031fbfa8;  0 drivers
v00000000032cbb00_0 .net "S_AXI_WSTRB", 0 0, L_0000000003335960;  1 drivers
v00000000032cbba0_0 .net "S_AXI_WVALID", 0 0, L_0000000003335b20;  1 drivers
v00000000032cd4a0_0 .net "WEA", 0 0, L_0000000003337bf0;  1 drivers
v00000000032cce60_0 .net "WEB", 0 0, L_0000000003337e90;  1 drivers
L_00000000032e1000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032cc5a0_0 .net "WEB_parameterized", 0 0, L_00000000032e1000;  1 drivers
v00000000032cc460_0 .net "addra", 8 0, v00000000032d0600_0;  alias, 1 drivers
v00000000032cbce0_0 .var "addra_in", 8 0;
v00000000032cca00_0 .net "addrb", 8 0, v00000000032d0920_2;  alias, 1 drivers
v00000000032cbe20_0 .net "clka", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032cbec0_0 .net "clkb", 0 0, v00000000032d4e80_0;  alias, 1 drivers
v00000000032ccfa0_0 .net "dbiterr", 0 0, L_0000000003334fc0;  1 drivers
L_00000000032e12d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032cd720_0 .net "deepsleep", 0 0, L_00000000032e12d0;  1 drivers
v00000000032cc000_0 .net "dina", 7 0, v00000000032d22c0_0;  alias, 1 drivers
v00000000032cc0a0_0 .var "dina_in", 7 0;
v00000000032cc140_0 .net "dinb", 7 0, L_00000000032e1168;  1 drivers
v00000000032cc280_0 .net "douta", 7 0, L_00000000033347e0;  1 drivers
v00000000032cd540_0 .net "doutb", 7 0, L_0000000003334a10;  alias, 1 drivers
v00000000032cd5e0_0 .net "eccpipece", 0 0, L_00000000032e1240;  1 drivers
v00000000032cd040_0 .net "ena", 0 0, v00000000032d18c0_0;  alias, 1 drivers
v00000000032cd0e0_0 .var "ena_in", 0 0;
v00000000032cc320_0 .net "enb", 0 0, v00000000032d0e20_0;  alias, 1 drivers
v00000000032cc3c0_0 .net "injectdbiterr", 0 0, L_00000000032e11f8;  1 drivers
v00000000032cc500_0 .var "injectdbiterr_in", 0 0;
v00000000032cc640_0 .net "injectsbiterr", 0 0, L_00000000032e11b0;  1 drivers
v00000000032cc6e0_0 .var "injectsbiterr_in", 0 0;
v00000000032ccaa0_0 .net "m_axi_payload_c", 6 0, v00000000032ac1a0_0;  1 drivers
v00000000032cc780_0 .var "ram_rstram_a_busy", 0 0;
v00000000032cc820_0 .var "ram_rstram_b_busy", 0 0;
v00000000032cc8c0_0 .var "ram_rstreg_a_busy", 0 0;
v00000000032cf7a0_0 .var "ram_rstreg_b_busy", 0 0;
v00000000032cdf40_0 .net "rdaddrecc", 8 0, L_00000000033350a0;  1 drivers
v00000000032cfde0_0 .net "regcea", 0 0, L_00000000032e1090;  1 drivers
v00000000032cf3e0_0 .var "regcea_in", 0 0;
v00000000032cf0c0_0 .net "regceb", 0 0, L_00000000032e10d8;  1 drivers
v00000000032ceee0_0 .net "regceb_c", 0 0, L_0000000003337cd0;  1 drivers
v00000000032ce440_0 .net "rsta", 0 0, L_00000000032e1048;  1 drivers
v00000000032ce760_0 .net "rsta_busy", 0 0, L_0000000003335490;  1 drivers
v00000000032ce080_0 .var "rsta_in", 0 0;
v00000000032cf980_0 .net "rstb", 0 0, L_0000000003335880;  alias, 1 drivers
v00000000032ce8a0_0 .net "rstb_busy", 0 0, L_0000000003334700;  1 drivers
v00000000032ce300_0 .net "s_aclk", 0 0, L_00000000032e1360;  1 drivers
v00000000032cfc00_0 .net "s_aresetn", 0 0, L_00000000032e13a8;  1 drivers
o00000000031f8108 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032cfd40_0 .net "s_aresetn_a_c", 0 0, o00000000031f8108;  0 drivers
v00000000032cf480_0 .net "s_axi_araddr", 31 0, L_00000000032e1750;  1 drivers
v00000000032cff20_0 .net "s_axi_arburst", 1 0, L_00000000032e1828;  1 drivers
v00000000032cea80_0 .net "s_axi_arid", 3 0, L_00000000032e1708;  1 drivers
v00000000032cebc0_0 .net "s_axi_arlen", 7 0, L_00000000032e1798;  1 drivers
v00000000032cdfe0_0 .net "s_axi_arready", 0 0, L_0000000003334310;  1 drivers
v00000000032ce4e0_0 .net "s_axi_arsize", 2 0, L_00000000032e17e0;  1 drivers
v00000000032cee40_0 .net "s_axi_arvalid", 0 0, L_00000000032e1870;  1 drivers
v00000000032ce120_0 .net "s_axi_awaddr", 31 0, L_00000000032e1438;  1 drivers
v00000000032cef80_0 .net "s_axi_awburst", 1 0, L_00000000032e1510;  1 drivers
v00000000032cdc20_0 .net "s_axi_awid", 3 0, L_00000000032e13f0;  1 drivers
v00000000032ce260_0 .net "s_axi_awlen", 7 0, L_00000000032e1480;  1 drivers
v00000000032cdea0_0 .net "s_axi_awready", 0 0, L_0000000003334c40;  1 drivers
v00000000032ce3a0_0 .net "s_axi_awsize", 2 0, L_00000000032e14c8;  1 drivers
v00000000032ce580_0 .net "s_axi_awvalid", 0 0, L_00000000032e1558;  1 drivers
v00000000032ce1c0_0 .net "s_axi_bid", 3 0, L_0000000003335570;  1 drivers
v00000000032cd9a0_0 .net "s_axi_bready", 0 0, L_00000000032e16c0;  1 drivers
v00000000032cdae0_0 .net "s_axi_bresp", 1 0, L_00000000033355e0;  1 drivers
v00000000032ce800_0 .net "s_axi_bvalid", 0 0, L_0000000003334230;  1 drivers
v00000000032cfa20_0 .net "s_axi_dbiterr", 0 0, L_0000000003334690;  1 drivers
v00000000032ceb20_0 .net "s_axi_injectdbiterr", 0 0, L_00000000032e1948;  1 drivers
v00000000032cda40_0 .net "s_axi_injectsbiterr", 0 0, L_00000000032e1900;  1 drivers
o00000000031f8258 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000000032cfac0_0 .net "s_axi_payload_c", 6 0, o00000000031f8258;  0 drivers
v00000000032ce620_0 .net "s_axi_rdaddrecc", 8 0, L_00000000033348c0;  1 drivers
v00000000032cf020_0 .net "s_axi_rdata", 7 0, L_00000000033357a0;  1 drivers
o00000000031fca58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000032cf200_0 .net "s_axi_rdata_c", 7 0, o00000000031fca58;  0 drivers
v00000000032cfca0_0 .net "s_axi_rid", 3 0, L_0000000003334a80;  1 drivers
o00000000031fcab8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000032ce6c0_0 .net "s_axi_rid_c", 3 0, o00000000031fcab8;  0 drivers
v00000000032cf520_0 .net "s_axi_rlast", 0 0, L_00000000033352d0;  1 drivers
o00000000031fcb18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032ce940_0 .net "s_axi_rlast_c", 0 0, o00000000031fcb18;  0 drivers
v00000000032cfe80_0 .net "s_axi_rready", 0 0, L_00000000032e18b8;  1 drivers
v00000000032cd900_0 .net "s_axi_rready_c", 0 0, L_0000000003337db0;  1 drivers
v00000000032cf340_0 .net "s_axi_rresp", 1 0, L_0000000003334850;  1 drivers
o00000000031fcba8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000032d0060_0 .net "s_axi_rresp_c", 1 0, o00000000031fcba8;  0 drivers
v00000000032cf700_0 .net "s_axi_rvalid", 0 0, L_0000000003334150;  1 drivers
o00000000031f82e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032cffc0_0 .net "s_axi_rvalid_c", 0 0, o00000000031f82e8;  0 drivers
v00000000032cf160_0 .net "s_axi_sbiterr", 0 0, L_0000000003334460;  1 drivers
v00000000032ce9e0_0 .net "s_axi_wdata", 7 0, L_00000000032e15a0;  1 drivers
v00000000032cf5c0_0 .net "s_axi_wlast", 0 0, L_00000000032e1630;  1 drivers
v00000000032cf660_0 .net "s_axi_wready", 0 0, L_0000000003334e00;  1 drivers
v00000000032cdb80_0 .net "s_axi_wstrb", 0 0, L_00000000032e15e8;  1 drivers
v00000000032cdcc0_0 .net "s_axi_wvalid", 0 0, L_00000000032e1678;  1 drivers
v00000000032cdd60_0 .net "sbiterr", 0 0, L_0000000003335730;  1 drivers
L_00000000032e1318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032cde00_0 .net "shutdown", 0 0, L_00000000032e1318;  1 drivers
v00000000032ceda0_0 .net "sleep", 0 0, L_00000000032e1288;  1 drivers
v00000000032cec60_0 .net "wea", 0 0, L_00000000032e1990;  alias, 1 drivers
v00000000032ced00_0 .var "wea_in", 0 0;
v00000000032cf2a0_0 .net "web", 0 0, L_00000000032e1120;  1 drivers
L_00000000032d6640 .part v00000000032ac1a0_0, 3, 4;
L_00000000032d6780 .part v00000000032ac1a0_0, 1, 2;
L_00000000032d6820 .part v00000000032ac1a0_0, 0, 1;
S_0000000003246c50 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_00000000032470d0;
 .timescale -12 -12;
L_0000000003337170 .functor BUFZ 1, L_0000000003335180, C4<0>, C4<0>, C4<0>;
L_0000000003337250 .functor BUFZ 1, L_00000000033342a0, C4<0>, C4<0>, C4<0>;
S_0000000003245bd0 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_00000000032470d0;
 .timescale -12 -12;
v00000000032abca0_0 .var/i "data_value", 31 0;
v00000000032abd40_0 .var/i "div", 31 0;
v00000000032abe80_0 .var/i "divisor", 31 0;
v00000000032abf20_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.divroundup ;
    %load/vec4 v00000000032abca0_0;
    %load/vec4 v00000000032abe80_0;
    %div/s;
    %store/vec4 v00000000032abd40_0, 0, 32;
    %load/vec4 v00000000032abca0_0;
    %load/vec4 v00000000032abe80_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.166, 4;
    %load/vec4 v00000000032abd40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032abd40_0, 0, 32;
T_36.166 ;
    %load/vec4 v00000000032abd40_0;
    %store/vec4 v00000000032abf20_0, 0, 32;
    %end;
S_00000000032461d0 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_00000000032470d0;
 .timescale -12 -12;
L_0000000003337cd0 .functor AND 1, o00000000031f82e8, L_0000000003337db0, C4<1>, C4<1>;
S_0000000003246f50 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_00000000032470d0;
 .timescale -12 -12;
S_00000000032464d0 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_0000000003246f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_00000000030c76e0 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_0000000003337db0 .functor BUFZ 1, L_0000000003337950, C4<0>, C4<0>, C4<0>;
L_0000000003337d40 .functor BUFZ 1, v00000000032ad5a0_0, C4<0>, C4<0>, C4<0>;
L_0000000003337e20 .functor OR 1, L_0000000003334770, L_00000000032d9ac0, C4<0>, C4<0>;
L_0000000003337950 .functor AND 1, L_0000000003337e20, L_00000000032d9980, C4<1>, C4<1>;
v00000000032abfc0_0 .net "ACLK", 0 0, L_0000000003335c70;  alias, 1 drivers
v00000000032ac060_0 .net "ARESET", 0 0, o00000000031f8108;  alias, 0 drivers
v00000000032ac100_0 .var "ARESET_D", 1 0;
v00000000032ac1a0_0 .var "M_PAYLOAD_DATA", 6 0;
v00000000032ad320_0 .net "M_READY", 0 0, L_0000000003334770;  alias, 1 drivers
v00000000032adf00_0 .net "M_VALID", 0 0, L_0000000003337d40;  alias, 1 drivers
v00000000032ad5a0_0 .var "M_VALID_I", 0 0;
v00000000032ad460_0 .var "STORAGE_DATA", 6 0;
v00000000032ad3c0_0 .net "S_PAYLOAD_DATA", 6 0, o00000000031f8258;  alias, 0 drivers
v00000000032ad500_0 .net "S_READY", 0 0, L_0000000003337db0;  alias, 1 drivers
v00000000032ade60_0 .net "S_READY_I", 0 0, L_0000000003337950;  1 drivers
v00000000032add20_0 .net "S_VALID", 0 0, o00000000031f82e8;  alias, 0 drivers
v00000000032ad640_0 .net *"_s11", 0 0, L_00000000032d9980;  1 drivers
v00000000032ad780_0 .net *"_s5", 0 0, L_00000000032d9ac0;  1 drivers
v00000000032adfa0_0 .net *"_s6", 0 0, L_0000000003337e20;  1 drivers
v00000000032ad960_0 .net *"_s9", 0 0, L_00000000032d8440;  1 drivers
E_00000000030c88a0/0 .event edge, v00000000032ac100_0;
E_00000000030c88a0/1 .event posedge, v00000000032abfc0_0;
E_00000000030c88a0 .event/or E_00000000030c88a0/0, E_00000000030c88a0/1;
E_00000000030c88e0 .event posedge, v00000000032abfc0_0;
E_00000000030c84a0/0 .event edge, v00000000032ac060_0;
E_00000000030c84a0/1 .event posedge, v00000000032abfc0_0;
E_00000000030c84a0 .event/or E_00000000030c84a0/0, E_00000000030c84a0/1;
L_00000000032d9ac0 .reduce/nor v00000000032ad5a0_0;
L_00000000032d8440 .reduce/or v00000000032ac100_0;
L_00000000032d9980 .reduce/nor L_00000000032d8440;
S_0000000003246650 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_00000000032470d0;
 .timescale -12 -12;
v00000000032ad8c0_0 .var/i "cnt", 31 0;
v00000000032ad6e0_0 .var/i "data_value", 31 0;
v00000000032adc80_0 .var/i "log2int", 31 0;
v00000000032ae040_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032ae040_0, 0, 32;
    %load/vec4 v00000000032ad6e0_0;
    %store/vec4 v00000000032ad8c0_0, 0, 32;
    %load/vec4 v00000000032ad6e0_0;
    %store/vec4 v00000000032ad8c0_0, 0, 32;
T_37.168 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032ad8c0_0;
    %cmp/s;
    %jmp/0xz T_37.169, 5;
    %load/vec4 v00000000032ae040_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032ae040_0, 0, 32;
    %load/vec4 v00000000032ad8c0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v00000000032ad8c0_0, 0, 32;
    %jmp T_37.168;
T_37.169 ;
    %load/vec4 v00000000032ae040_0;
    %store/vec4 v00000000032adc80_0, 0, 32;
    %end;
S_0000000003245750 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_00000000032470d0;
 .timescale -12 -12;
v00000000032ae0e0_0 .var/i "cnt", 31 0;
v00000000032addc0_0 .var/i "data_value", 31 0;
v00000000032ad280_0 .var/i "log2roundup", 31 0;
v00000000032ad820_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032ad820_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032addc0_0;
    %cmp/s;
    %jmp/0xz  T_38.170, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032ae0e0_0, 0, 32;
T_38.172 ;
    %load/vec4 v00000000032ae0e0_0;
    %load/vec4 v00000000032addc0_0;
    %cmp/s;
    %jmp/0xz T_38.173, 5;
    %load/vec4 v00000000032ad820_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032ad820_0, 0, 32;
    %load/vec4 v00000000032ae0e0_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000032ae0e0_0, 0, 32;
    %jmp T_38.172;
T_38.173 ;
T_38.170 ;
    %load/vec4 v00000000032ad820_0;
    %store/vec4 v00000000032ad280_0, 0, 32;
    %end;
S_00000000032458d0 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_00000000032470d0;
 .timescale -12 -12;
S_0000000003246ad0 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_00000000032458d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 9 "ADDRA"
    .port_info 6 /INPUT 8 "DINA"
    .port_info 7 /OUTPUT 8 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 9 "ADDRB"
    .port_info 14 /INPUT 8 "DINB"
    .port_info 15 /OUTPUT 8 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 9 "RDADDRECC"
P_0000000003247410 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_0000000003247448 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000001000>;
P_0000000003247480 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000101>;
P_00000000032474b8 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_00000000032474f0 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_0000000003247528 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001001>;
P_0000000003247560 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001001>;
P_0000000003247598 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_00000000032475d0 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_0000000003247608 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_0000000003247640 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_0000000003247678 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_00000000032476b0 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_00000000032476e8 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_0000000003247720 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_0000000003247758 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_0000000003247790 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_00000000032477c8 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_0000000003247800 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_0000000003247838 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_0000000003247870 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_00000000032478a8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_00000000032478e0 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_0000000003247918 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_0000000003247950 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_0000000003247988 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_00000000032479c0 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_00000000032479f8 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_0000000003247a30 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_0000000003247a68 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_0000000003247aa0 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_0000000003247ad8 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_0000000003247b10 .param/str "C_INIT_FILE" 0 5 1962, "insert0_ram.mem";
P_0000000003247b48 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_0000000003247b80 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_0000000003247bb8 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_0000000003247bf0 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_0000000003247c28 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_0000000003247c60 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000000001000000000>;
P_0000000003247c98 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000000001000000000>;
P_0000000003247cd0 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000001000>;
P_0000000003247d08 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000001000>;
P_0000000003247d40 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_0000000003247d78 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_0000000003247db0 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_0000000003247de8 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_0000000003247e20 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_0000000003247e58 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_0000000003247e90 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_0000000003247ec8 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_0000000003247f00 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_0000000003247f38 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_0000000003247f70 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_0000000003247fa8 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_0000000003247fe0 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_0000000003248018 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_0000000003248050 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000000001000000000>;
P_0000000003248088 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000000001000000000>;
P_00000000032480c0 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_00000000032480f8 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_0000000003248130 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000001000>;
P_0000000003248168 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000001000>;
P_00000000032481a0 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_00000000032481d8 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_0000000003248210 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_0000000003248248 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_0000000003248280 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_00000000032482b8 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_00000000032482f0 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_0000000003248328 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_0000000003248360 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_0000000003248398 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000000001000000000>;
P_00000000032483d0 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000000001000000000>;
P_0000000003248408 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000000001000000000>;
P_0000000003248440 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000001000>;
P_0000000003248478 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000001000>;
P_00000000032484b0 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000001000>;
P_00000000032484e8 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_0000000003248520 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_0000000003248558 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_0000000003248590 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_00000000032485c8 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_0000000003248600 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_0000000003248638 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000001>;
P_0000000003248670 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_00000000032486a8 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_00000000032486e0 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_0000000003248718 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_0000000003248750 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000001>;
P_0000000003248788 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_00000000032e0790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033376b0 .functor OR 1, L_00000000032e0790, v00000000032cd0e0_0, C4<0>, C4<0>;
L_00000000032e07d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003337800 .functor OR 1, L_00000000032e07d8, L_0000000003337170, C4<0>, C4<0>;
L_00000000032e0820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000033373a0 .functor AND 1, L_0000000003337800, L_00000000032e0820, C4<1>, C4<1>;
L_00000000032e0868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003337480 .functor AND 1, L_00000000032e0868, L_00000000033376b0, C4<1>, C4<1>;
L_00000000032e08f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033374f0 .functor AND 1, L_00000000032e08f8, L_00000000033373a0, C4<1>, C4<1>;
L_0000000003337870 .functor BUFZ 1, L_00000000033373a0, C4<0>, C4<0>, C4<0>;
L_00000000032e09d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033368b0 .functor AND 1, L_00000000032e09d0, v00000000032ce080_0, C4<1>, C4<1>;
L_00000000032e0a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003336680 .functor AND 1, L_00000000033368b0, L_00000000032e0a18, C4<1>, C4<1>;
L_00000000032e0a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336530 .functor AND 1, L_00000000032e0a60, v00000000032ce080_0, C4<1>, C4<1>;
L_00000000032e0aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335dc0 .functor AND 1, L_0000000003336530, L_00000000032e0aa8, C4<1>, C4<1>;
L_0000000003335e30 .functor OR 1, L_0000000003336680, L_0000000003335dc0, C4<0>, C4<0>;
L_00000000032e0af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003336920 .functor AND 1, L_00000000032e0af0, L_0000000003337250, C4<1>, C4<1>;
L_00000000032e0b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335ea0 .functor AND 1, L_0000000003336920, L_00000000032e0b38, C4<1>, C4<1>;
L_00000000032e0b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003335f10 .functor AND 1, L_00000000032e0b80, L_0000000003337250, C4<1>, C4<1>;
L_00000000032e0bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003335f80 .functor AND 1, L_0000000003335f10, L_00000000032e0bc8, C4<1>, C4<1>;
L_0000000003336990 .functor OR 1, L_0000000003335ea0, L_0000000003335f80, C4<0>, C4<0>;
L_0000000003336060 .functor NOT 1, L_0000000003334620, C4<0>, C4<0>, C4<0>;
L_00000000033363e0 .functor AND 1, v00000000032ce080_0, L_0000000003336060, C4<1>, C4<1>;
L_0000000003336a00 .functor NOT 1, L_0000000003334620, C4<0>, C4<0>, C4<0>;
L_0000000003336a70 .functor AND 1, L_0000000003337250, L_0000000003336a00, C4<1>, C4<1>;
v00000000032a2380_0 .net "ADDRA", 8 0, v00000000032cbce0_0;  1 drivers
v00000000032a35a0_0 .net "ADDRB", 8 0, L_0000000003337f00;  alias, 1 drivers
v00000000032a53a0_0 .net "CLKA", 0 0, L_0000000003334ee0;  alias, 1 drivers
v00000000032a5620_0 .net "CLKB", 0 0, L_00000000033353b0;  alias, 1 drivers
v00000000032a4d60_0 .net "DBITERR", 0 0, L_00000000032e0700;  alias, 1 drivers
v00000000032a3aa0_0 .net "DINA", 7 0, v00000000032cc0a0_0;  1 drivers
v00000000032a3c80_0 .net "DINB", 7 0, L_0000000003337c60;  alias, 1 drivers
v00000000032a5800_0 .net "DOUTA", 7 0, v00000000032a0120_0;  alias, 1 drivers
v00000000032a3b40_0 .net "DOUTB", 7 0, v000000000329e5a0_0;  alias, 1 drivers
v00000000032a33c0_0 .net "ECCPIPECE", 0 0, L_0000000003334f50;  alias, 1 drivers
v00000000032a44a0_0 .net "ENA", 0 0, v00000000032cd0e0_0;  alias, 1 drivers
v00000000032a5760_0 .net "ENB", 0 0, L_0000000003337170;  alias, 1 drivers
v00000000032a4fe0_0 .net "INJECTDBITERR", 0 0, v00000000032cc500_0;  1 drivers
v00000000032a3f00_0 .net "INJECTSBITERR", 0 0, v00000000032cc6e0_0;  1 drivers
v00000000032a4860_0 .net "RDADDRECC", 8 0, L_00000000032e0748;  alias, 1 drivers
v00000000032a5580_0 .net "REGCEA", 0 0, v00000000032cf3e0_0;  1 drivers
v00000000032a54e0_0 .net "REGCEB", 0 0, L_0000000003335650;  alias, 1 drivers
v00000000032a5440_0 .net "RSTA", 0 0, v00000000032ce080_0;  alias, 1 drivers
v00000000032a4e00_0 .net "RSTB", 0 0, L_0000000003337250;  alias, 1 drivers
v00000000032a3640_0 .net "SBITERR", 0 0, L_00000000032e06b8;  alias, 1 drivers
v00000000032a4b80_0 .net "SLEEP", 0 0, L_0000000003334620;  alias, 1 drivers
v00000000032a36e0_0 .net "WEA", 0 0, v00000000032ced00_0;  1 drivers
v00000000032a56c0_0 .net "WEB", 0 0, L_0000000003337e90;  alias, 1 drivers
v00000000032a3be0_0 .net/2u *"_s10", 0 0, L_00000000032e07d8;  1 drivers
v00000000032a3780_0 .net *"_s12", 0 0, L_0000000003337800;  1 drivers
v00000000032a3460_0 .net/2u *"_s14", 0 0, L_00000000032e0820;  1 drivers
v00000000032a3820_0 .net/2u *"_s18", 0 0, L_00000000032e0868;  1 drivers
v00000000032a5300_0 .net *"_s20", 0 0, L_0000000003337480;  1 drivers
L_00000000032e08b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a4f40_0 .net/2u *"_s22", 0 0, L_00000000032e08b0;  1 drivers
v00000000032a38c0_0 .net/2u *"_s26", 0 0, L_00000000032e08f8;  1 drivers
v00000000032a58a0_0 .net *"_s28", 0 0, L_00000000033374f0;  1 drivers
L_00000000032e0940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a4540_0 .net/2u *"_s30", 0 0, L_00000000032e0940;  1 drivers
v00000000032a3d20_0 .net/2u *"_s38", 0 0, L_00000000032e09d0;  1 drivers
v00000000032a3500_0 .net *"_s40", 0 0, L_00000000033368b0;  1 drivers
v00000000032a5940_0 .net/2u *"_s42", 0 0, L_00000000032e0a18;  1 drivers
v00000000032a4360_0 .net *"_s44", 0 0, L_0000000003336680;  1 drivers
v00000000032a59e0_0 .net/2u *"_s46", 0 0, L_00000000032e0a60;  1 drivers
v00000000032a3dc0_0 .net *"_s48", 0 0, L_0000000003336530;  1 drivers
v00000000032a3fa0_0 .net/2u *"_s50", 0 0, L_00000000032e0aa8;  1 drivers
v00000000032a4040_0 .net *"_s52", 0 0, L_0000000003335dc0;  1 drivers
v00000000032a3280_0 .net/2u *"_s56", 0 0, L_00000000032e0af0;  1 drivers
v00000000032a3960_0 .net *"_s58", 0 0, L_0000000003336920;  1 drivers
v00000000032a3320_0 .net/2u *"_s6", 0 0, L_00000000032e0790;  1 drivers
v00000000032a3a00_0 .net/2u *"_s60", 0 0, L_00000000032e0b38;  1 drivers
v00000000032a5260_0 .net *"_s62", 0 0, L_0000000003335ea0;  1 drivers
v00000000032a4ea0_0 .net/2u *"_s64", 0 0, L_00000000032e0b80;  1 drivers
v00000000032a40e0_0 .net *"_s66", 0 0, L_0000000003335f10;  1 drivers
v00000000032a4c20_0 .net/2u *"_s68", 0 0, L_00000000032e0bc8;  1 drivers
v00000000032a5080_0 .net *"_s70", 0 0, L_0000000003335f80;  1 drivers
v00000000032a3e60_0 .net *"_s74", 0 0, L_0000000003336060;  1 drivers
v00000000032a4180_0 .net *"_s86", 0 0, L_0000000003336a00;  1 drivers
v00000000032a4220_0 .var/i "cnt", 31 0;
v00000000032a4720_0 .net "dbiterr_i", 0 0, v00000000032a0d00_0;  1 drivers
v00000000032a42c0_0 .var "dbiterr_in", 0 0;
v00000000032a4400_0 .net "dbiterr_sdp", 0 0, v000000000329efa0_0;  1 drivers
v00000000032a4900_0 .var "default_data_str", 63 0;
v00000000032a45e0_0 .var "doublebit_error", 12 0;
v00000000032a4680_0 .net "dout_i", 7 0, v00000000032a24c0_0;  1 drivers
v00000000032a47c0_0 .net "ena_i", 0 0, L_00000000033376b0;  1 drivers
v00000000032a49a0_0 .net "enb_i", 0 0, L_00000000033373a0;  1 drivers
v00000000032a4ae0_0 .var "init_file_str", 8183 0;
v00000000032a4a40_0 .var "inita_str", 63 0;
v00000000032a4cc0_0 .var "inita_val", 7 0;
v00000000032a5120_0 .var "initb_str", 63 0;
v00000000032a51c0_0 .var "initb_val", 7 0;
v00000000032caac0_0 .var "is_collision_a", 0 0;
v00000000032c9ee0_0 .var "is_collision_b", 0 0;
v00000000032cab60_0 .var "is_collision_delay_a", 0 0;
v00000000032ca340_0 .var "is_collision_delay_b", 0 0;
v00000000032ca480_0 .var "mem_init_file_str", 8183 0;
v00000000032ca5c0 .array "memory", 511 0, 7 0;
v00000000032ca660_0 .var "memory_out_a", 7 0;
v00000000032ca0c0_0 .var "memory_out_b", 7 0;
v00000000032ca7a0_0 .net "rdaddrecc_i", 8 0, v00000000032a3140_0;  1 drivers
v00000000032c9120_0 .var "rdaddrecc_in", 8 0;
v00000000032c8900_0 .net "rdaddrecc_sdp", 8 0, v000000000329e3c0_0;  1 drivers
L_00000000032e0988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032ca200_0 .net "rea_i", 0 0, L_00000000032e0988;  1 drivers
v00000000032c9f80_0 .var/i "read_addr_a_width", 31 0;
v00000000032cae80_0 .var/i "read_addr_b_width", 31 0;
v00000000032ca2a0_0 .net "reb_i", 0 0, L_0000000003337870;  1 drivers
v00000000032ca840_0 .net "reseta_i", 0 0, L_0000000003335e30;  1 drivers
v00000000032cade0_0 .net "resetb_i", 0 0, L_0000000003336990;  1 drivers
v00000000032ca3e0_0 .net "rsta_outp_stage", 0 0, L_00000000033363e0;  1 drivers
v00000000032c8ea0_0 .net "rstb_outp_stage", 0 0, L_0000000003336a70;  1 drivers
v00000000032cac00_0 .net "sbiterr_i", 0 0, v00000000032a2600_0;  1 drivers
v00000000032c9800_0 .var "sbiterr_in", 0 0;
v00000000032c8d60_0 .net "sbiterr_sdp", 0 0, v000000000329fea0_0;  1 drivers
v00000000032caa20_0 .net "wea_i", 0 0, L_00000000032d6000;  1 drivers
v00000000032c9300_0 .net "web_i", 0 0, L_00000000032d6280;  1 drivers
v00000000032c9940_0 .var/i "write_addr_a_width", 31 0;
v00000000032ca520_0 .var/i "write_addr_b_width", 31 0;
L_00000000032d6000 .functor MUXZ 1, L_00000000032e08b0, v00000000032ced00_0, L_0000000003337480, C4<>;
L_00000000032d6280 .functor MUXZ 1, L_00000000032e0940, L_0000000003337e90, L_00000000033374f0, C4<>;
S_0000000003246dd0 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_0000000003246ad0;
 .timescale -12 -12;
E_00000000030c90e0 .event posedge, v000000000329f860_0;
S_0000000003245450 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_0000000003246ad0;
 .timescale -12 -12;
E_00000000030c86e0 .event posedge, v000000000329ee60_0;
S_00000000032455d0 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_0000000003246ad0;
 .timescale -12 -12;
L_0000000003337640/d .functor BUFZ 9, v00000000032cbce0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000000003337640 .delay 9 (100,100,100) L_0000000003337640/d;
L_00000000033361b0/d .functor BUFZ 1, L_00000000032d6000, C4<0>, C4<0>, C4<0>;
L_00000000033361b0 .delay 1 (100,100,100) L_00000000033361b0/d;
L_0000000003337330/d .functor BUFZ 1, L_00000000033376b0, C4<0>, C4<0>, C4<0>;
L_0000000003337330 .delay 1 (100,100,100) L_0000000003337330/d;
L_0000000003335d50/d .functor BUFZ 9, L_0000000003337f00, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000000003335d50 .delay 9 (100,100,100) L_0000000003335d50/d;
L_0000000003335ff0/d .functor BUFZ 1, L_00000000032d6280, C4<0>, C4<0>, C4<0>;
L_0000000003335ff0 .delay 1 (100,100,100) L_0000000003335ff0/d;
L_0000000003336370/d .functor BUFZ 1, L_00000000033373a0, C4<0>, C4<0>, C4<0>;
L_0000000003336370 .delay 1 (100,100,100) L_0000000003336370/d;
v00000000032ada00_0 .net "addra_delay", 8 0, L_0000000003337640;  1 drivers
v00000000032adaa0_0 .net "addrb_delay", 8 0, L_0000000003335d50;  1 drivers
v00000000032adb40_0 .net "ena_delay", 0 0, L_0000000003337330;  1 drivers
v00000000032adbe0_0 .net "enb_delay", 0 0, L_0000000003336370;  1 drivers
v000000000329e320_0 .net "wea_delay", 0 0, L_00000000033361b0;  1 drivers
v000000000329ff40_0 .net "web_delay", 0 0, L_0000000003335ff0;  1 drivers
S_0000000003245a50 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_0000000003246ad0;
 .timescale -12 -12;
v000000000329f5e0_0 .var "addr_a", 8 0;
v00000000032a04e0_0 .var "addr_b", 8 0;
v000000000329e640_0 .var "c_ar_bw", 0 0;
v000000000329ef00_0 .var "c_aw_br", 0 0;
v000000000329fcc0_0 .var "c_aw_bw", 0 0;
v000000000329fd60_0 .var/i "collision_check", 31 0;
v000000000329e500_0 .var/i "iswrite_a", 31 0;
v000000000329eaa0_0 .var/i "iswrite_b", 31 0;
v000000000329f2c0_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v000000000329eb40_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v000000000329e280_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v000000000329fb80_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v000000000329f680_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v000000000329e8c0_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v00000000032a0760_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v000000000329ea00_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329e640_0, 0, 1;
    %load/vec4 v000000000329f5e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032ca520_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000329fb80_0, 0, 32;
    %load/vec4 v00000000032a04e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032ca520_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000329ea00_0, 0, 32;
    %load/vec4 v000000000329f5e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032c9940_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000329e280_0, 0, 32;
    %load/vec4 v00000000032a04e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032c9940_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000032a0760_0, 0, 32;
    %load/vec4 v000000000329f5e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032cae80_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000329eb40_0, 0, 32;
    %load/vec4 v00000000032a04e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032cae80_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000329e8c0_0, 0, 32;
    %load/vec4 v000000000329f5e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032c9f80_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000329f2c0_0, 0, 32;
    %load/vec4 v00000000032a04e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000000032c9f80_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000329f680_0, 0, 32;
    %load/vec4 v000000000329e500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v000000000329eaa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.174, 8;
    %load/vec4 v00000000032ca520_0;
    %load/vec4 v00000000032c9940_0;
    %cmp/s;
    %jmp/0xz  T_39.176, 5;
    %load/vec4 v000000000329fb80_0;
    %load/vec4 v000000000329ea00_0;
    %cmp/e;
    %jmp/0xz  T_39.178, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000329fcc0_0, 0, 1;
    %jmp T_39.179;
T_39.178 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329fcc0_0, 0, 1;
T_39.179 ;
    %jmp T_39.177;
T_39.176 ;
    %load/vec4 v00000000032a0760_0;
    %load/vec4 v000000000329e280_0;
    %cmp/e;
    %jmp/0xz  T_39.180, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000329fcc0_0, 0, 1;
    %jmp T_39.181;
T_39.180 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329fcc0_0, 0, 1;
T_39.181 ;
T_39.177 ;
T_39.174 ;
    %load/vec4 v000000000329e500_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.182, 4;
    %load/vec4 v00000000032cae80_0;
    %load/vec4 v00000000032c9940_0;
    %cmp/s;
    %jmp/0xz  T_39.184, 5;
    %load/vec4 v000000000329eb40_0;
    %load/vec4 v000000000329e8c0_0;
    %cmp/e;
    %jmp/0xz  T_39.186, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000329ef00_0, 0, 1;
    %jmp T_39.187;
T_39.186 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329ef00_0, 0, 1;
T_39.187 ;
    %jmp T_39.185;
T_39.184 ;
    %load/vec4 v00000000032a0760_0;
    %load/vec4 v000000000329e280_0;
    %cmp/e;
    %jmp/0xz  T_39.188, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000329ef00_0, 0, 1;
    %jmp T_39.189;
T_39.188 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329ef00_0, 0, 1;
T_39.189 ;
T_39.185 ;
T_39.182 ;
    %load/vec4 v000000000329eaa0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.190, 4;
    %load/vec4 v00000000032ca520_0;
    %load/vec4 v00000000032c9f80_0;
    %cmp/s;
    %jmp/0xz  T_39.192, 5;
    %load/vec4 v000000000329fb80_0;
    %load/vec4 v000000000329ea00_0;
    %cmp/e;
    %jmp/0xz  T_39.194, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000329e640_0, 0, 1;
    %jmp T_39.195;
T_39.194 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329e640_0, 0, 1;
T_39.195 ;
    %jmp T_39.193;
T_39.192 ;
    %load/vec4 v000000000329f680_0;
    %load/vec4 v000000000329f2c0_0;
    %cmp/e;
    %jmp/0xz  T_39.196, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000329e640_0, 0, 1;
    %jmp T_39.197;
T_39.196 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329e640_0, 0, 1;
T_39.197 ;
T_39.193 ;
T_39.190 ;
    %load/vec4 v000000000329fcc0_0;
    %pad/u 32;
    %load/vec4 v000000000329ef00_0;
    %pad/u 32;
    %or;
    %load/vec4 v000000000329e640_0;
    %pad/u 32;
    %or;
    %store/vec4 v000000000329fd60_0, 0, 32;
    %end;
S_0000000003248fa0 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_0000000003246ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 8 "DIN"
    .port_info 2 /OUTPUT 8 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 9 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 9 "RDADDRECC"
P_0000000003176880 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001001>;
P_00000000031768b8 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000001000>;
P_00000000031768f0 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_0000000003176928 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_0000000003176960 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v000000000329ee60_0 .net "CLK", 0 0, L_00000000033353b0;  alias, 1 drivers
v000000000329efa0_0 .var "DBITERR", 0 0;
v000000000329f7c0_0 .net "DBITERR_IN", 0 0, v00000000032a0d00_0;  alias, 1 drivers
v000000000329e960_0 .net "DIN", 7 0, v00000000032a24c0_0;  alias, 1 drivers
v000000000329e5a0_0 .var "DOUT", 7 0;
v000000000329e3c0_0 .var "RDADDRECC", 8 0;
v000000000329fe00_0 .net "RDADDRECC_IN", 8 0, v00000000032a3140_0;  alias, 1 drivers
v000000000329fea0_0 .var "SBITERR", 0 0;
v00000000032a08a0_0 .net "SBITERR_IN", 0 0, v00000000032a2600_0;  alias, 1 drivers
v000000000329ebe0_0 .var "dbiterr_i", 0 0;
v000000000329f9a0_0 .var "dout_i", 7 0;
v000000000329f400_0 .var "rdaddrecc_i", 8 0;
v00000000032a0940_0 .var "sbiterr_i", 0 0;
S_000000000324a4a0 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_0000000003248fa0;
 .timescale -12 -12;
E_00000000030c8c20 .event edge, v000000000329e960_0, v000000000329fe00_0, v00000000032a08a0_0, v000000000329f7c0_0;
S_000000000324a320 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_0000000003246ad0;
 .timescale -12 -12;
v00000000032a0440_0 .var/i "addr_step", 31 0;
v000000000329e6e0_0 .var "default_data", 7 0;
v000000000329e780_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000329e6e0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032a0440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000329e780_0, 0, 32;
T_40.198 ;
    %load/vec4 v000000000329e780_0;
    %load/vec4 v00000000032a0440_0;
    %muli 512, 0, 32;
    %cmp/s;
    %jmp/0xz T_40.199, 5;
    %load/vec4 v000000000329e780_0;
    %pad/s 9;
    %store/vec4 v00000000032a29c0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032a13e0_0, 0, 1;
    %load/vec4 v000000000329e6e0_0;
    %store/vec4 v00000000032a2b00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a2e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a1f20_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_0000000003249420;
    %join;
    %load/vec4 v000000000329e780_0;
    %load/vec4 v00000000032a0440_0;
    %add;
    %store/vec4 v000000000329e780_0, 0, 32;
    %jmp T_40.198;
T_40.199 ;
    %end;
S_000000000324a1a0 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_0000000003246ad0;
 .timescale -12 -12;
v000000000329ec80_0 .var/i "cnt", 31 0;
v000000000329ed20_0 .var/i "data_value", 31 0;
v000000000329e820_0 .var/i "log2roundup", 31 0;
v000000000329e460_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000329e460_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000329ed20_0;
    %cmp/s;
    %jmp/0xz  T_41.200, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000329ec80_0, 0, 32;
T_41.202 ;
    %load/vec4 v000000000329ec80_0;
    %load/vec4 v000000000329ed20_0;
    %cmp/s;
    %jmp/0xz T_41.203, 5;
    %load/vec4 v000000000329e460_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000329e460_0, 0, 32;
    %load/vec4 v000000000329ec80_0;
    %muli 2, 0, 32;
    %store/vec4 v000000000329ec80_0, 0, 32;
    %jmp T_41.202;
T_41.203 ;
T_41.200 ;
    %load/vec4 v000000000329e460_0;
    %store/vec4 v000000000329e820_0, 0, 32;
    %end;
S_00000000032489a0 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_0000000003246ad0;
 .timescale -12 -12;
v000000000329f0e0_0 .var "addr", 8 0;
v000000000329f4a0_0 .var "address", 8 0;
v000000000329f720_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v000000000329f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.204, 8;
    %load/vec4 v00000000032a4cc0_0;
    %assign/vec4 v00000000032ca660_0, 100;
    %jmp T_42.205;
T_42.204 ;
    %load/vec4 v000000000329f0e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v000000000329f4a0_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v000000000329f4a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_42.206, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_0000000003247410, "%0s WARNING: Address %0h is outside range for A Read", P_0000000003247640, v000000000329f0e0_0 {0 0 0};
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000000032ca660_0, 100;
    %jmp T_42.207;
T_42.206 ;
    %load/vec4 v000000000329f4a0_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %load/vec4a v00000000032ca5c0, 4;
    %assign/vec4 v00000000032ca660_0, 100;
T_42.207 ;
T_42.205 ;
    %end;
S_0000000003248b20 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_0000000003246ad0;
 .timescale -12 -12;
v00000000032a0260_0 .var "addr", 8 0;
v000000000329f360_0 .var "address", 8 0;
v000000000329edc0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v000000000329edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.208, 8;
    %load/vec4 v00000000032a51c0_0;
    %assign/vec4 v00000000032ca0c0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032c9800_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032a42c0_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000032c9120_0, 100;
    %jmp T_43.209;
T_43.208 ;
    %load/vec4 v00000000032a0260_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v000000000329f360_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v000000000329f360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.210, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_0000000003247410, "%0s WARNING: Address %0h is outside range for B Read", P_0000000003247640, v00000000032a0260_0 {0 0 0};
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000000032ca0c0_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000032c9800_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000032a42c0_0, 100;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v00000000032c9120_0, 100;
    %jmp T_43.211;
T_43.210 ;
    %load/vec4 v000000000329f360_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %load/vec4a v00000000032ca5c0, 4;
    %assign/vec4 v00000000032ca0c0_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000032c9120_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032a42c0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032c9800_0, 100;
T_43.211 ;
T_43.209 ;
    %end;
S_00000000032492a0 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_0000000003246ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 8 "DIN_I"
    .port_info 5 /OUTPUT 8 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_00000000032b2870 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_00000000032b28a8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000001000>;
P_00000000032b28e0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_00000000032b2918 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_00000000032b2950 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_00000000032b2988 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_00000000032b29c0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_00000000032b29f8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_00000000032b2a30 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_00000000032b2a68 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_00000000032b2aa0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_00000000032b2ad8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_00000000032b2b10 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_00000000032b2b48 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_00000000032b2b80 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_00000000032b2bb8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_00000000032b2bf0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_00000000032b2c28 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032e0c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336450 .functor OR 1, L_00000000032e0c10, v00000000032cd0e0_0, C4<0>, C4<0>;
L_00000000032e0c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033364c0 .functor AND 1, L_00000000032e0c58, v00000000032cf3e0_0, C4<1>, C4<1>;
L_00000000032e0ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336610 .functor OR 1, L_00000000032e0ce8, v00000000032cd0e0_0, C4<0>, C4<0>;
L_00000000032e0ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000033366f0 .functor AND 1, L_00000000032e0ca0, L_0000000003336610, C4<1>, C4<1>;
L_0000000003336760 .functor OR 1, L_00000000033364c0, L_00000000033366f0, C4<0>, C4<0>;
L_00000000032e0d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000033367d0 .functor AND 1, L_00000000032e0d30, L_00000000033363e0, C4<1>, C4<1>;
v000000000329f860_0 .net "CLK", 0 0, L_0000000003334ee0;  alias, 1 drivers
v00000000032a01c0_0 .var "DBITERR", 0 0;
v000000000329ffe0_0 .var "DBITERR_IN", 0 0;
L_00000000032e0dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000329fc20_0 .net "DBITERR_IN_I", 0 0, L_00000000032e0dc0;  1 drivers
v000000000329f040_0 .var "DIN", 7 0;
v00000000032a0080_0 .net "DIN_I", 7 0, v00000000032ca660_0;  1 drivers
v00000000032a0120_0 .var "DOUT", 7 0;
L_00000000032e0e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a09e0_0 .net "ECCPIPECE", 0 0, L_00000000032e0e50;  1 drivers
v000000000329fa40_0 .net "EN", 0 0, v00000000032cd0e0_0;  alias, 1 drivers
v00000000032a0300_0 .var "RDADDRECC", 8 0;
v000000000329f180_0 .var "RDADDRECC_IN", 8 0;
L_00000000032e0e08 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000000000329f220_0 .net "RDADDRECC_IN_I", 8 0, L_00000000032e0e08;  1 drivers
v00000000032a03a0_0 .net "REGCE", 0 0, v00000000032cf3e0_0;  alias, 1 drivers
v000000000329f900_0 .net "RST", 0 0, L_00000000033363e0;  alias, 1 drivers
v00000000032a0580_0 .var "SBITERR", 0 0;
v000000000329f540_0 .var "SBITERR_IN", 0 0;
L_00000000032e0d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032a0620_0 .net "SBITERR_IN_I", 0 0, L_00000000032e0d78;  1 drivers
v00000000032a06c0_0 .net/2u *"_s0", 0 0, L_00000000032e0c10;  1 drivers
v000000000329fae0_0 .net/2u *"_s10", 0 0, L_00000000032e0ce8;  1 drivers
v00000000032a15c0_0 .net *"_s12", 0 0, L_0000000003336610;  1 drivers
v00000000032a18e0_0 .net *"_s14", 0 0, L_00000000033366f0;  1 drivers
v00000000032a1200_0 .net/2u *"_s18", 0 0, L_00000000032e0d30;  1 drivers
v00000000032a2ba0_0 .net/2u *"_s4", 0 0, L_00000000032e0c58;  1 drivers
v00000000032a1480_0 .net *"_s6", 0 0, L_00000000033364c0;  1 drivers
v00000000032a2d80_0 .net/2u *"_s8", 0 0, L_00000000032e0ca0;  1 drivers
v00000000032a21a0_0 .var "dbiterr_regs", 0 0;
v00000000032a1700_0 .net "en_i", 0 0, L_0000000003336450;  1 drivers
v00000000032a3000_0 .var "init_str", 63 0;
v00000000032a1840_0 .var "init_val", 7 0;
v00000000032a1a20_0 .var "out_regs", 7 0;
v00000000032a0c60_0 .var "rdaddrecc_regs", 8 0;
v00000000032a1980_0 .net "regce_i", 0 0, L_0000000003336760;  1 drivers
v00000000032a31e0_0 .net "rst_i", 0 0, L_00000000033367d0;  1 drivers
v00000000032a30a0_0 .var "sbiterr_regs", 0 0;
S_00000000032495a0 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000032492a0;
 .timescale -12 -12;
E_00000000030c81a0 .event edge, v00000000032a0080_0, v00000000032a0620_0, v000000000329fc20_0, v000000000329f220_0;
S_0000000003249120 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_00000000032492a0;
 .timescale -12 -12;
E_00000000030c90a0 .event edge, v000000000329f040_0, v000000000329f180_0, v000000000329f540_0, v000000000329ffe0_0;
S_0000000003249d20 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_0000000003246ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 8 "DIN_I"
    .port_info 5 /OUTPUT 8 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_00000000032b1470 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_00000000032b14a8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000001000>;
P_00000000032b14e0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_00000000032b1518 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_00000000032b1550 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_00000000032b1588 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_00000000032b15c0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_00000000032b15f8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_00000000032b1630 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_00000000032b1668 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_00000000032b16a0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_00000000032b16d8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_00000000032b1710 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_00000000032b1748 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_00000000032b1780 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_00000000032b17b8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_00000000032b17f0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_00000000032b1828 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_00000000032e0e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336ae0 .functor OR 1, L_00000000032e0e98, L_0000000003337170, C4<0>, C4<0>;
L_00000000032e0ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336b50 .functor AND 1, L_00000000032e0ee0, L_0000000003335650, C4<1>, C4<1>;
L_00000000032e0f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003336bc0 .functor OR 1, L_00000000032e0f70, L_0000000003337170, C4<0>, C4<0>;
L_00000000032e0f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003336d10 .functor AND 1, L_00000000032e0f28, L_0000000003336bc0, C4<1>, C4<1>;
L_0000000003336df0 .functor OR 1, L_0000000003336b50, L_0000000003336d10, C4<0>, C4<0>;
L_00000000032e0fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003337f70 .functor AND 1, L_00000000032e0fb8, L_0000000003336a70, C4<1>, C4<1>;
v00000000032a2740_0 .net "CLK", 0 0, L_00000000033353b0;  alias, 1 drivers
v00000000032a0d00_0 .var "DBITERR", 0 0;
v00000000032a0da0_0 .var "DBITERR_IN", 0 0;
v00000000032a2ce0_0 .net "DBITERR_IN_I", 0 0, v00000000032a42c0_0;  1 drivers
v00000000032a27e0_0 .var "DIN", 7 0;
v00000000032a0f80_0 .net "DIN_I", 7 0, v00000000032ca0c0_0;  1 drivers
v00000000032a24c0_0 .var "DOUT", 7 0;
v00000000032a2560_0 .net "ECCPIPECE", 0 0, L_0000000003334f50;  alias, 1 drivers
v00000000032a2880_0 .net "EN", 0 0, L_0000000003337170;  alias, 1 drivers
v00000000032a3140_0 .var "RDADDRECC", 8 0;
v00000000032a1660_0 .var "RDADDRECC_IN", 8 0;
v00000000032a0e40_0 .net "RDADDRECC_IN_I", 8 0, v00000000032c9120_0;  1 drivers
v00000000032a22e0_0 .net "REGCE", 0 0, L_0000000003335650;  alias, 1 drivers
v00000000032a0a80_0 .net "RST", 0 0, L_0000000003336a70;  alias, 1 drivers
v00000000032a2600_0 .var "SBITERR", 0 0;
v00000000032a26a0_0 .var "SBITERR_IN", 0 0;
v00000000032a1de0_0 .net "SBITERR_IN_I", 0 0, v00000000032c9800_0;  1 drivers
v00000000032a10c0_0 .net/2u *"_s0", 0 0, L_00000000032e0e98;  1 drivers
v00000000032a2f60_0 .net/2u *"_s10", 0 0, L_00000000032e0f70;  1 drivers
v00000000032a0b20_0 .net *"_s12", 0 0, L_0000000003336bc0;  1 drivers
v00000000032a2420_0 .net *"_s14", 0 0, L_0000000003336d10;  1 drivers
v00000000032a1020_0 .net/2u *"_s18", 0 0, L_00000000032e0fb8;  1 drivers
v00000000032a1ac0_0 .net/2u *"_s4", 0 0, L_00000000032e0ee0;  1 drivers
v00000000032a0ee0_0 .net *"_s6", 0 0, L_0000000003336b50;  1 drivers
v00000000032a2c40_0 .net/2u *"_s8", 0 0, L_00000000032e0f28;  1 drivers
v00000000032a1520_0 .var "dbiterr_regs", 0 0;
v00000000032a1b60_0 .net "en_i", 0 0, L_0000000003336ae0;  1 drivers
v00000000032a2240_0 .var "init_str", 63 0;
v00000000032a17a0_0 .var "init_val", 7 0;
v00000000032a0bc0_0 .var "out_regs", 7 0;
v00000000032a2920_0 .var "rdaddrecc_regs", 8 0;
v00000000032a1c00_0 .net "regce_i", 0 0, L_0000000003336df0;  1 drivers
v00000000032a1160_0 .net "rst_i", 0 0, L_0000000003337f70;  1 drivers
v00000000032a1ca0_0 .var "sbiterr_regs", 0 0;
S_0000000003248820 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_0000000003249d20;
 .timescale -12 -12;
E_00000000030c8920 .event edge, v00000000032a0f80_0, v00000000032a1de0_0, v00000000032a2ce0_0, v00000000032a0e40_0;
S_0000000003249ba0 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_0000000003249d20;
 .timescale -12 -12;
S_000000000324a020 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_0000000003246ad0;
 .timescale -12 -12;
v00000000032a12a0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v00000000032a12a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.212, 8;
    %load/vec4 v00000000032a4cc0_0;
    %assign/vec4 v00000000032ca660_0, 100;
T_44.212 ;
    %end;
S_000000000324a620 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_0000000003246ad0;
 .timescale -12 -12;
v00000000032a1e80_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v00000000032a1e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.214, 8;
    %load/vec4 v00000000032a51c0_0;
    %assign/vec4 v00000000032ca0c0_0, 100;
T_45.214 ;
    %end;
S_0000000003249420 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_0000000003246ad0;
 .timescale -12 -12;
v00000000032a29c0_0 .var "addr", 8 0;
v00000000032a1340_0 .var "address", 8 0;
v00000000032a13e0_0 .var "byte_en", 0 0;
v00000000032a1d40_0 .var "current_contents", 7 0;
v00000000032a2b00_0 .var "data", 7 0;
v00000000032a1f20_0 .var "inj_dbiterr", 0 0;
v00000000032a2e20_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v00000000032a29c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000032a1340_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000032a1340_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.216, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_0000000003247410, "%0s WARNING: Address %0h is outside range for A Write", P_0000000003247640, v00000000032a29c0_0 {0 0 0};
    %jmp T_46.217;
T_46.216 ;
    %load/vec4 v00000000032a2b00_0;
    %store/vec4 v00000000032a1d40_0, 0, 8;
    %load/vec4 v00000000032a1d40_0;
    %load/vec4 v00000000032a1340_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %store/vec4a v00000000032ca5c0, 4, 0;
T_46.217 ;
    %end;
S_0000000003248ca0 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_0000000003246ad0;
 .timescale -12 -12;
v00000000032a2a60_0 .var "addr", 8 0;
v00000000032a1fc0_0 .var "address", 8 0;
v00000000032a2ec0_0 .var "byte_en", 0 0;
v00000000032a2060_0 .var "current_contents", 7 0;
v00000000032a2100_0 .var "data", 7 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v00000000032a2a60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000032a1fc0_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000032a1fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_47.218, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_0000000003247410, "%0s WARNING: Address %0h is outside range for B Write", P_0000000003247640, v00000000032a2a60_0 {0 0 0};
    %jmp T_47.219;
T_47.218 ;
    %load/vec4 v00000000032a2100_0;
    %store/vec4 v00000000032a2060_0, 0, 8;
    %load/vec4 v00000000032a2060_0;
    %load/vec4 v00000000032a1fc0_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %store/vec4a v00000000032ca5c0, 4, 0;
T_47.219 ;
    %end;
S_0000000003249ea0 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_00000000032470d0;
 .timescale -12 -12;
E_00000000030c9120/0 .event edge, v00000000032c91c0_0, v00000000032c89a0_0, v00000000032c9440_0, v00000000032cad40_0;
E_00000000030c9120/1 .event edge, v00000000032c9260_0, v00000000032cd4a0_0, v00000000032ca700_0, v00000000032ca8e0_0;
E_00000000030c9120 .event/or E_00000000030c9120/0, E_00000000030c9120/1;
S_0000000003248e20 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_00000000032470d0;
 .timescale -12 -12;
L_0000000003337fe0 .functor BUFZ 8, o00000000031fca58, C4<00000000>, C4<00000000>, C4<00000000>;
S_00000000030f7de0 .scope module, "glbl" "glbl" 12 6;
 .timescale -12 -12;
P_0000000002d77900 .param/l "ROC_WIDTH" 0 12 8, +C4<00000000000000011000011010100000>;
P_0000000002d77938 .param/l "TOC_WIDTH" 0 12 9, +C4<00000000000000000000000000000000>;
o00000000031fee28 .functor BUFZ 1, C4<1>; HiZ drive
L_0000000003334930 .functor BUFZ 1 [6 3], o00000000031fee28, C4<0>, C4<0>, C4<0>;
L_00000000033358f0 .functor BUFZ 1 [3 3], v00000000032d2ea0_0, C4<0>, C4<0>, C4<0>;
L_00000000033349a0 .functor BUFZ 1 [3 3], v00000000032d4200_0, C4<0>, C4<0>, C4<0>;
L_00000000033359d0 .functor BUFZ 1 [3 3], v00000000032d2b80_0, C4<0>, C4<0>, C4<0>;
v00000000032d4160_0 .net8 "GSR", 0 0, L_00000000033358f0;  1 drivers, strength-aware
v00000000032d2ea0_0 .var "GSR_int", 0 0;
v00000000032d2d60_0 .net8 "GTS", 0 0, L_00000000033349a0;  1 drivers, strength-aware
v00000000032d4200_0 .var "GTS_int", 0 0;
v00000000032d3260_0 .var "JTAG_SEL1_GLBL", 0 0;
v00000000032d33a0_0 .var "JTAG_SEL2_GLBL", 0 0;
v00000000032d4f20_0 .var "JTAG_SEL3_GLBL", 0 0;
v00000000032d5060_0 .var "JTAG_SEL4_GLBL", 0 0;
v00000000032d4480_0 .var "JTAG_USER_TDO1_GLBL", 0 0;
v00000000032d2900_0 .var "JTAG_USER_TDO2_GLBL", 0 0;
v00000000032d2a40_0 .var "JTAG_USER_TDO3_GLBL", 0 0;
v00000000032d36c0_0 .var "JTAG_USER_TDO4_GLBL", 0 0;
v00000000032d3bc0_0 .net8 "PLL_LOCKG", 0 0, L_0000000003334930;  1 drivers, strength-aware
v00000000032d3580_0 .net8 "PRLD", 0 0, L_00000000033359d0;  1 drivers, strength-aware
v00000000032d2b80_0 .var "PRLD_int", 0 0;
v00000000032d38a0_0 .net8 "p_up_tmp", 0 0, o00000000031fee28;  0 drivers, strength-aware
    .scope S_000000000319f480;
T_48 ;
    %wait E_00000000030c78a0;
    %load/vec4 v00000000031bb640_0;
    %store/vec4 v00000000031be3e0_0, 0, 1;
    %load/vec4 v00000000031bd440_0;
    %store/vec4 v00000000031bf420_0, 0, 1;
    %load/vec4 v00000000031bc860_0;
    %store/vec4 v00000000031be660_0, 0, 1;
    %load/vec4 v00000000031bdbc0_0;
    %store/vec4 v00000000031c0000_0, 0, 1;
    %load/vec4 v00000000031bd1c0_0;
    %store/vec4 v00000000031be840_0, 0, 1;
    %load/vec4 v00000000031bf060_0;
    %store/vec4 v0000000002ffe260_0, 0, 1;
    %load/vec4 v00000000031baba0_0;
    %store/vec4 v00000000031bfec0_0, 0, 8;
    %load/vec4 v00000000031bd9e0_0;
    %store/vec4 v00000000031c01e0_0, 0, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000000000319c860;
T_49 ;
    %wait E_00000000030c7360;
    %load/vec4 v00000000031b9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v00000000031b7680_0;
    %store/vec4 v00000000031b6d20_0, 0, 8;
    %load/vec4 v00000000031b9340_0;
    %store/vec4 v00000000031b68c0_0, 0, 1;
    %load/vec4 v00000000031b7720_0;
    %store/vec4 v00000000031b8440_0, 0, 16;
    %load/vec4 v00000000031b7900_0;
    %store/vec4 v00000000031b79a0_0, 0, 1;
    %load/vec4 v00000000031b86c0_0;
    %store/vec4 v00000000031b66e0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000031a0e00;
    %join;
T_49.0 ;
    %load/vec4 v00000000031b90c0_0;
    %load/vec4 v00000000031b9340_0;
    %nor/r;
    %load/vec4 v00000000031b9160_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v00000000031b7680_0;
    %store/vec4 v00000000031b57e0_0, 0, 8;
    %load/vec4 v00000000031b9160_0;
    %store/vec4 v00000000031b3c60_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_00000000031a0680;
    %join;
T_49.2 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000000000319c560;
T_50 ;
    %wait E_00000000030c7ca0;
    %load/vec4 v00000000031ba920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v00000000031b7ea0_0;
    %store/vec4 v00000000031b6960_0, 0, 9;
    %load/vec4 v00000000031ba920_0;
    %store/vec4 v00000000031b65a0_0, 0, 1;
    %load/vec4 v00000000031b7f40_0;
    %store/vec4 v00000000031b6aa0_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_000000000319f780;
    %join;
T_50.0 ;
    %load/vec4 v00000000031ba100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v00000000031b7ea0_0;
    %store/vec4 v00000000031b5e20_0, 0, 9;
    %load/vec4 v00000000031b92a0_0;
    %store/vec4 v00000000031b3da0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_000000000319fc00;
    %join;
T_50.2 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000000000319bf60;
T_51 ;
    %wait E_00000000030c7360;
    %load/vec4 v00000000031bb140_0;
    %load/vec4 v00000000031b9ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v00000000031b9340_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031ba920_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_51.2, 9;
    %load/vec4 v00000000031b7680_0;
    %load/vec4 v00000000031b9340_0;
    %pad/u 32;
    %load/vec4 v00000000031b7ea0_0;
    %load/vec4 v00000000031ba920_0;
    %pad/u 32;
    %store/vec4 v00000000031c3020_0, 0, 32;
    %store/vec4 v00000000031c0640_0, 0, 9;
    %store/vec4 v00000000031c2f80_0, 0, 32;
    %store/vec4 v00000000031c2b20_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_000000000319c0e0;
    %join;
    %load/vec4  v00000000031c3520_0;
    %pad/s 1;
    %store/vec4 v00000000031b8da0_0, 0, 1;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b8da0_0, 0, 1;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b8da0_0, 0, 1;
T_51.1 ;
    %load/vec4 v00000000031bb140_0;
    %load/vec4 v00000000031c2260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v00000000031b9340_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031c29e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_51.6, 9;
    %load/vec4 v00000000031b7680_0;
    %load/vec4 v00000000031b9340_0;
    %pad/u 32;
    %load/vec4 v00000000031c1fe0_0;
    %load/vec4 v00000000031c29e0_0;
    %pad/u 32;
    %store/vec4 v00000000031c3020_0, 0, 32;
    %store/vec4 v00000000031c0640_0, 0, 9;
    %store/vec4 v00000000031c2f80_0, 0, 32;
    %store/vec4 v00000000031c2b20_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_000000000319c0e0;
    %join;
    %load/vec4  v00000000031c3520_0;
    %pad/s 1;
    %store/vec4 v00000000031ba6a0_0, 0, 1;
    %jmp T_51.7;
T_51.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ba6a0_0, 0, 1;
T_51.7 ;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ba6a0_0, 0, 1;
T_51.5 ;
    %load/vec4 v00000000031b8da0_0;
    %load/vec4 v00000000031ba920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_000000000319de18, "%0s collision detected at time: %0d, ", P_000000000319dfa0, $time {0 0 0};
    %load/vec4 v00000000031b9340_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %vpi_call/w 5 3349 "$fwrite", P_000000000319de18, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031b7680_0, v00000000031b7ea0_0 {1 0 0};
    %jmp T_51.9;
T_51.8 ;
    %load/vec4 v00000000031ba6a0_0;
    %load/vec4 v00000000031c29e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_000000000319de18, "%0s collision detected at time: %0d, ", P_000000000319dfa0, $time {0 0 0};
    %load/vec4 v00000000031b9340_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_51.15, 8;
T_51.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_51.15, 8;
 ; End of false expr.
    %blend;
T_51.15;
    %vpi_call/w 5 3355 "$fwrite", P_000000000319de18, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031b7680_0, v00000000031c1fe0_0 {1 0 0};
T_51.12 ;
T_51.9 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000000000319bf60;
T_52 ;
    %wait E_00000000030c7ca0;
    %load/vec4 v00000000031bb140_0;
    %load/vec4 v00000000031b9ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v00000000031b9340_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031ba920_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.2, 9;
    %load/vec4 v00000000031b7680_0;
    %load/vec4 v00000000031b9340_0;
    %pad/u 32;
    %load/vec4 v00000000031b7ea0_0;
    %load/vec4 v00000000031ba920_0;
    %pad/u 32;
    %store/vec4 v00000000031c3020_0, 0, 32;
    %store/vec4 v00000000031c0640_0, 0, 9;
    %store/vec4 v00000000031c2f80_0, 0, 32;
    %store/vec4 v00000000031c2b20_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_000000000319c0e0;
    %join;
    %load/vec4  v00000000031c3520_0;
    %pad/s 1;
    %store/vec4 v00000000031b9200_0, 0, 1;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b9200_0, 0, 1;
T_52.3 ;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b9200_0, 0, 1;
T_52.1 ;
    %load/vec4 v00000000031c2080_0;
    %load/vec4 v00000000031b9ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v00000000031c2120_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031ba920_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.6, 9;
    %load/vec4 v00000000031c05a0_0;
    %load/vec4 v00000000031c2120_0;
    %pad/u 32;
    %load/vec4 v00000000031b7ea0_0;
    %load/vec4 v00000000031ba920_0;
    %pad/u 32;
    %store/vec4 v00000000031c3020_0, 0, 32;
    %store/vec4 v00000000031c0640_0, 0, 9;
    %store/vec4 v00000000031c2f80_0, 0, 32;
    %store/vec4 v00000000031c2b20_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_000000000319c0e0;
    %join;
    %load/vec4  v00000000031c3520_0;
    %pad/s 1;
    %store/vec4 v00000000031b9de0_0, 0, 1;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b9de0_0, 0, 1;
T_52.7 ;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b9de0_0, 0, 1;
T_52.5 ;
    %load/vec4 v00000000031b9200_0;
    %load/vec4 v00000000031b9340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_000000000319de18, "%0s collision detected at time: %0d, ", P_000000000319dfa0, $time {0 0 0};
    %load/vec4 v00000000031ba920_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_52.11, 8;
T_52.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_52.11, 8;
 ; End of false expr.
    %blend;
T_52.11;
    %vpi_call/w 5 3391 "$fwrite", P_000000000319de18, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000031b7680_0, S<0,vec4,u40>, v00000000031b7ea0_0 {1 0 0};
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v00000000031b9de0_0;
    %load/vec4 v00000000031c2120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_000000000319de18, "%0s collision detected at time: %0d, ", P_000000000319dfa0, $time {0 0 0};
    %load/vec4 v00000000031ba920_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_52.15, 8;
T_52.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_52.15, 8;
 ; End of false expr.
    %blend;
T_52.15;
    %vpi_call/w 5 3397 "$fwrite", P_000000000319de18, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000031c05a0_0, S<0,vec4,u40>, v00000000031b7ea0_0 {1 0 0};
T_52.12 ;
T_52.9 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000000000319ff00;
T_53 ;
    %wait E_00000000030c7e60;
    %load/vec4 v00000000031b4b60_0;
    %store/vec4 v00000000031b5f60_0, 0, 16;
    %load/vec4 v00000000031b60a0_0;
    %store/vec4 v00000000031b4340_0, 0, 9;
    %load/vec4 v00000000031b5240_0;
    %store/vec4 v00000000031b4c00_0, 0, 1;
    %load/vec4 v00000000031b4980_0;
    %store/vec4 v00000000031b43e0_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000319f300;
T_54 ;
    %wait E_00000000030c7ce0;
    %load/vec4 v00000000031b5d80_0;
    %store/vec4 v00000000031b4b60_0, 0, 16;
    %load/vec4 v00000000031b42a0_0;
    %store/vec4 v00000000031b5240_0, 0, 1;
    %load/vec4 v00000000031b5ec0_0;
    %store/vec4 v00000000031b4980_0, 0, 1;
    %load/vec4 v00000000031b4e80_0;
    %store/vec4 v00000000031b60a0_0, 0, 9;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000000000319fd80;
T_55 ;
    %pushi/vec4 48, 0, 128;
    %store/vec4 v00000000031b45c0_0, 0, 128;
    %end;
    .thread T_55;
    .scope S_000000000319fd80;
T_56 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031b45c0_0, "%h", v00000000031b4fc0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000031b4fc0_0, 0, 16;
T_56.0 ;
    %load/vec4 v00000000031b4fc0_0;
    %store/vec4 v00000000031b5f60_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031b4340_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b4c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b43e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000031b4b60_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031b60a0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b5240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b4980_0, 0, 1;
    %load/vec4 v00000000031b4fc0_0;
    %replicate 2;
    %pad/u 16;
    %store/vec4 v00000000031b5a60_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031b6140_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b4520_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_00000000031a0b00;
T_57 ;
    %wait E_00000000030c77e0;
    %load/vec4 v00000000031b4a20_0;
    %store/vec4 v00000000031b4ac0_0, 0, 8;
    %load/vec4 v00000000031b77c0_0;
    %store/vec4 v00000000031b6640_0, 0, 1;
    %load/vec4 v00000000031b6320_0;
    %store/vec4 v00000000031b5c40_0, 0, 1;
    %load/vec4 v00000000031b5060_0;
    %store/vec4 v00000000031b4d40_0, 0, 9;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00000000031a0080;
T_58 ;
    %wait E_00000000030c7ca0;
    %load/vec4 v00000000031b7400_0;
    %load/vec4 v00000000031b6b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v00000000031b6500_0;
    %assign/vec4 v00000000031b6280_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000031b63c0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031b48e0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031b5ba0_0, 100;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000000031b7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v00000000031b4ac0_0;
    %assign/vec4 v00000000031b6280_0, 100;
    %load/vec4 v00000000031b4d40_0;
    %assign/vec4 v00000000031b63c0_0, 100;
    %load/vec4 v00000000031b6640_0;
    %assign/vec4 v00000000031b48e0_0, 100;
    %load/vec4 v00000000031b5c40_0;
    %assign/vec4 v00000000031b5ba0_0, 100;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000000000319f900;
T_59 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000031b7360_0, 0, 64;
    %end;
    .thread T_59;
    .scope S_000000000319f900;
T_60 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031b7360_0, "%h", v00000000031b6500_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031b6500_0, 0, 8;
T_60.0 ;
    %load/vec4 v00000000031b6500_0;
    %store/vec4 v00000000031b6280_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031b63c0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b48e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b5ba0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031b4ac0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031b4d40_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b6640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b5c40_0, 0, 1;
    %load/vec4 v00000000031b6500_0;
    %replicate 2;
    %pad/u 8;
    %store/vec4 v00000000031b88a0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031b6c80_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b8580_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_000000000319fa80;
T_61 ;
    %wait E_00000000030c76a0;
    %load/vec4 v00000000031c33e0_0;
    %store/vec4 v00000000031c3480_0, 0, 8;
    %load/vec4 v00000000031c2e40_0;
    %store/vec4 v00000000031c35c0_0, 0, 9;
    %load/vec4 v00000000031c37a0_0;
    %store/vec4 v00000000031c3660_0, 0, 1;
    %load/vec4 v00000000031c2da0_0;
    %store/vec4 v00000000031c3340_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000000000319c260;
T_62 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031c38e0_0, 0, 8;
    %end;
    .thread T_62;
    .scope S_000000000319c260;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b3d00_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_000000000319c260;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031c3840_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_000000000319c260;
T_65 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031c3980_0, 0, 9;
    %end;
    .thread T_65;
    .scope S_000000000319c6e0;
T_66 ;
    %pushi/vec4 3, 0, 22;
    %store/vec4 v00000000031bb3c0_0, 0, 22;
    %end;
    .thread T_66;
    .scope S_000000000319c6e0;
T_67 ;
    %pushi/vec4 48, 0, 128;
    %store/vec4 v00000000031b8d00_0, 0, 128;
    %end;
    .thread T_67;
    .scope S_000000000319c6e0;
T_68 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000031ba7e0_0, 0, 64;
    %end;
    .thread T_68;
    .scope S_000000000319c6e0;
T_69 ;
    %pushi/vec4 48, 0, 128;
    %store/vec4 v00000000031b9c00_0, 0, 128;
    %end;
    .thread T_69;
    .scope S_000000000319c6e0;
T_70 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v00000000031ba740_0, 0, 8184;
    %end;
    .thread T_70;
    .scope S_000000000319c6e0;
T_71 ;
    %pushi/vec4 3502823622, 0, 8097;
    %concati/vec4 3202937022, 0, 32;
    %concati/vec4 3837975132, 0, 32;
    %concati/vec4 7169389, 0, 23;
    %store/vec4 v00000000031ba060_0, 0, 8184;
    %end;
    .thread T_71;
    .scope S_000000000319c6e0;
T_72 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031b9d40_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_000000000319c6e0;
T_73 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_00000000031a0980;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v00000000031b8d00_0, "%h", v00000000031b9ca0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_73.0, 4;
    %load/vec4 v00000000031b9ca0_0;
    %store/vec4 v00000000031b9b60_0, 0, 16;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000031b9b60_0, 0, 16;
T_73.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v00000000031ba7e0_0, "%h", v00000000031bb000_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_73.2, 4;
    %load/vec4 v00000000031bb000_0;
    %store/vec4 v00000000031baf60_0, 0, 8;
    %jmp T_73.3;
T_73.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031baf60_0, 0, 8;
T_73.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ba1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031b9840_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031ba880_0, 0, 9;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031b5420_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000319f180;
    %join;
    %load/vec4  v00000000031b3f80_0;
    %sub;
    %store/vec4 v00000000031b9520_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031b5420_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000319f180;
    %join;
    %load/vec4  v00000000031b3f80_0;
    %sub;
    %store/vec4 v00000000031bb0a0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031b5420_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000319f180;
    %join;
    %load/vec4  v00000000031b3f80_0;
    %sub;
    %store/vec4 v00000000031bab00_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031b5420_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000319f180;
    %join;
    %load/vec4  v00000000031b3f80_0;
    %sub;
    %store/vec4 v00000000031baa60_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_73;
    .scope S_0000000002c7a8c0;
T_74 ;
    %wait E_00000000030c7e20;
    %load/vec4 v00000000031c2620_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000031c1220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000031c2620_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000002c7a8c0;
T_75 ;
    %wait E_00000000030c7c60;
    %load/vec4 v00000000031c1220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000031c19a0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v00000000031c14a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000031c1900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v00000000031c0b40_0;
    %assign/vec4 v00000000031c19a0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002c7a8c0;
T_76 ;
    %wait E_00000000030c7e20;
    %load/vec4 v00000000031c19a0_0;
    %store/vec4 v00000000031c0a00_0, 0, 7;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000002c7a8c0;
T_77 ;
    %wait E_00000000030c7620;
    %load/vec4 v00000000031c2620_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_77.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031c15e0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v00000000031c14a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_77.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031c15e0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v00000000031c1400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_77.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031c15e0_0, 0;
T_77.4 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000003108de0;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bcae0_0, 0, 1;
    %end;
    .thread T_78;
    .scope S_0000000003108de0;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bbfa0_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0000000003108de0;
T_80 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000031bd760_0, 0, 5;
    %end;
    .thread T_80;
    .scope S_0000000003108de0;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bc540_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0000000003108de0;
T_82 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000031bbc80_0, 0, 5;
    %end;
    .thread T_82;
    .scope S_0000000003108de0;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bd800_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_0000000003108de0;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bd080_0, 0, 1;
    %end;
    .thread T_84;
    .scope S_0000000003108de0;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bccc0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0000000003108de0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bdb20_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0000000003108de0;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bc7c0_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_0000000003108de0;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031be480_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_0000000003108de0;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031be520_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0000000003108de0;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031beac0_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_0000000003108de0;
T_91 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bfce0_0, 0, 1;
    %end;
    .thread T_91;
    .scope S_0000000003108de0;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bda80_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_0000000003108de0;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bb960_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0000000003108de0;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bb8c0_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0000000003108de0;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031bbbe0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_00000000031084b0;
T_96 ;
    %wait E_00000000030c72e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003258c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003258390_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003258e30_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v00000000032589d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000032595b0_0;
    %pushi/vec4 255, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0000000003259510_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0000000003258c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003258390_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0000000003258e30_0, 0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000003258e30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000003258e30_0;
    %cmpi/u 500, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %load/vec4 v0000000003258e30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000003258e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003258390_0, 0;
    %load/vec4 v0000000003258c50_0;
    %assign/vec4 v0000000003258c50_0, 0;
    %jmp T_96.5;
T_96.4 ;
    %load/vec4 v0000000003258c50_0;
    %assign/vec4 v0000000003258c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003258390_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003258e30_0, 0;
T_96.5 ;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_00000000031084b0;
T_97 ;
    %wait E_00000000030c74e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_97.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003259b50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003259010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325a5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003259bf0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0000000003258c50_0;
    %assign/vec4 v0000000003259b50_0, 0;
    %load/vec4 v0000000003259b50_0;
    %assign/vec4 v0000000003259010_0, 0;
    %load/vec4 v0000000003258390_0;
    %assign/vec4 v000000000325a5f0_0, 0;
    %load/vec4 v000000000325a5f0_0;
    %assign/vec4 v0000000003259bf0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_00000000031084b0;
T_98 ;
    %wait E_00000000030c74e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_98.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003259e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003259f10_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0000000003259bf0_0;
    %assign/vec4 v0000000003259e70_0, 0;
    %load/vec4 v0000000003259bf0_0;
    %load/vec4 v0000000003259e70_0;
    %inv;
    %and;
    %assign/vec4 v0000000003259f10_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_00000000031084b0;
T_99 ;
    %wait E_00000000030c74e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_99.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000325a550_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000000003259f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_99.2, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000325a550_0, 0;
    %jmp T_99.3;
T_99.2 ;
    %load/vec4 v0000000003258250_0;
    %load/vec4 v0000000003259010_0;
    %cmp/u;
    %jmp/0xz  T_99.4, 5;
    %load/vec4 v000000000325a550_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_99.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000325a550_0, 0;
    %jmp T_99.7;
T_99.6 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000325a550_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_99.8, 5;
    %load/vec4 v000000000325a550_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000325a550_0, 0;
    %jmp T_99.9;
T_99.8 ;
    %load/vec4 v000000000325a550_0;
    %assign/vec4 v000000000325a550_0, 0;
T_99.9 ;
T_99.7 ;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v000000000325a550_0;
    %assign/vec4 v000000000325a550_0, 0;
T_99.5 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_00000000031084b0;
T_100 ;
    %wait E_00000000030c74e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_100.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003258250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325a370_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0000000003259f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_100.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003258250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325a370_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v000000000325a550_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_100.4, 4;
    %load/vec4 v0000000003258250_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000003258250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000325a370_0, 0;
    %jmp T_100.5;
T_100.4 ;
    %load/vec4 v0000000003258250_0;
    %assign/vec4 v0000000003258250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325a370_0, 0;
T_100.5 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_00000000031084b0;
T_101 ;
    %wait E_00000000030c74e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003259830_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0000000003259f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_101.2, 4;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0000000003259830_0, 0;
    %jmp T_101.3;
T_101.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000003259830_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000003259830_0;
    %cmpi/u 84, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %load/vec4 v0000000003259830_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000003259830_0, 0;
    %jmp T_101.5;
T_101.4 ;
    %load/vec4 v0000000003259830_0;
    %assign/vec4 v0000000003259830_0, 0;
T_101.5 ;
T_101.3 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_00000000031084b0;
T_102 ;
    %wait E_00000000030c74e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003258930_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %pushi/vec4 9, 0, 10;
    %load/vec4 v0000000003259830_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000003259830_0;
    %cmpi/u 84, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003258930_0, 0;
    %jmp T_102.3;
T_102.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003258930_0, 0;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_00000000031084b0;
T_103 ;
    %wait E_00000000030c74e0;
    %load/vec4 v0000000003258610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003259dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032584d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032593d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003258750_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000325a4b0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v000000000325a370_0;
    %assign/vec4 v0000000003259dd0_0, 0;
    %load/vec4 v000000000325a370_0;
    %load/vec4 v0000000003259dd0_0;
    %or;
    %assign/vec4 v00000000032584d0_0, 0;
    %load/vec4 v0000000003258250_0;
    %assign/vec4 v00000000032593d0_0, 0;
    %load/vec4 v00000000032593d0_0;
    %assign/vec4 v0000000003258750_0, 0;
    %load/vec4 v0000000003258750_0;
    %assign/vec4 v000000000325a4b0_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0000000003246950;
T_104 ;
    %wait E_00000000030c8460;
    %load/vec4 v000000000328fb50_0;
    %store/vec4 v0000000003292170_0, 0, 1;
    %load/vec4 v000000000328fa10_0;
    %store/vec4 v0000000003291db0_0, 0, 1;
    %load/vec4 v0000000003290410_0;
    %store/vec4 v00000000032a7100_0, 0, 1;
    %load/vec4 v0000000003290690_0;
    %store/vec4 v0000000003292710_0, 0, 1;
    %load/vec4 v000000000328fd30_0;
    %store/vec4 v0000000003292c10_0, 0, 1;
    %load/vec4 v0000000003293110_0;
    %store/vec4 v00000000032a6ca0_0, 0, 1;
    %load/vec4 v000000000328f790_0;
    %store/vec4 v0000000003292030_0, 0, 13;
    %load/vec4 v000000000328fab0_0;
    %store/vec4 v00000000032916d0_0, 0, 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0000000003242980;
T_105 ;
    %wait E_00000000030c8620;
    %load/vec4 v0000000003290730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v000000000329b9f0_0;
    %store/vec4 v000000000329b450_0, 0, 13;
    %load/vec4 v0000000003290730_0;
    %store/vec4 v000000000329c2b0_0, 0, 1;
    %load/vec4 v000000000329bbd0_0;
    %store/vec4 v000000000329b4f0_0, 0, 1;
    %load/vec4 v000000000328dd50_0;
    %store/vec4 v000000000329c0d0_0, 0, 1;
    %load/vec4 v000000000328d3f0_0;
    %store/vec4 v000000000329b590_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000032467d0;
    %join;
T_105.0 ;
    %load/vec4 v00000000032911d0_0;
    %load/vec4 v0000000003290730_0;
    %nor/r;
    %load/vec4 v000000000328f650_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v000000000329b9f0_0;
    %store/vec4 v0000000003297710_0, 0, 13;
    %load/vec4 v000000000328f650_0;
    %store/vec4 v00000000032978f0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_0000000003243700;
    %join;
T_105.2 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0000000003243100;
T_106 ;
    %wait E_00000000030c8420;
    %load/vec4 v000000000328fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v000000000329bb30_0;
    %store/vec4 v000000000329be50_0, 0, 13;
    %load/vec4 v000000000328fe70_0;
    %store/vec4 v000000000329b770_0, 0, 1;
    %load/vec4 v000000000329c170_0;
    %store/vec4 v000000000329b950_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_0000000003245d50;
    %join;
T_106.0 ;
    %load/vec4 v000000000328f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v000000000329bb30_0;
    %store/vec4 v0000000003297ad0_0, 0, 13;
    %load/vec4 v000000000328ec50_0;
    %store/vec4 v0000000003297d50_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_0000000003242f80;
    %join;
T_106.2 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0000000003242380;
T_107 ;
    %wait E_00000000030c8620;
    %load/vec4 v000000000328e890_0;
    %load/vec4 v000000000328e930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v0000000003290730_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000328fe70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_107.2, 9;
    %load/vec4 v000000000329b9f0_0;
    %load/vec4 v0000000003290730_0;
    %pad/u 32;
    %load/vec4 v000000000329bb30_0;
    %load/vec4 v000000000328fe70_0;
    %pad/u 32;
    %store/vec4 v0000000003296770_0, 0, 32;
    %store/vec4 v0000000003298930_0, 0, 13;
    %store/vec4 v00000000032966d0_0, 0, 32;
    %store/vec4 v0000000003296590_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003243280;
    %join;
    %load/vec4  v0000000003298a70_0;
    %pad/s 1;
    %store/vec4 v000000000328c450_0, 0, 1;
    %jmp T_107.3;
T_107.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328c450_0, 0, 1;
T_107.3 ;
    %jmp T_107.1;
T_107.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328c450_0, 0, 1;
T_107.1 ;
    %load/vec4 v000000000328e890_0;
    %load/vec4 v0000000003298110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0000000003290730_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000032964f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_107.6, 9;
    %load/vec4 v000000000329b9f0_0;
    %load/vec4 v0000000003290730_0;
    %pad/u 32;
    %load/vec4 v0000000003298890_0;
    %load/vec4 v00000000032964f0_0;
    %pad/u 32;
    %store/vec4 v0000000003296770_0, 0, 32;
    %store/vec4 v0000000003298930_0, 0, 13;
    %store/vec4 v00000000032966d0_0, 0, 32;
    %store/vec4 v0000000003296590_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003243280;
    %join;
    %load/vec4  v0000000003298a70_0;
    %pad/s 1;
    %store/vec4 v000000000328d990_0, 0, 1;
    %jmp T_107.7;
T_107.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328d990_0, 0, 1;
T_107.7 ;
    %jmp T_107.5;
T_107.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328d990_0, 0, 1;
T_107.5 ;
    %load/vec4 v000000000328c450_0;
    %load/vec4 v000000000328fe70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_00000000032440e8, "%0s collision detected at time: %0d, ", P_0000000003244270, $time {0 0 0};
    %load/vec4 v0000000003290730_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_107.11, 8;
T_107.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_107.11, 8;
 ; End of false expr.
    %blend;
T_107.11;
    %vpi_call/w 5 3349 "$fwrite", P_00000000032440e8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v000000000329b9f0_0, v000000000329bb30_0 {1 0 0};
    %jmp T_107.9;
T_107.8 ;
    %load/vec4 v000000000328d990_0;
    %load/vec4 v00000000032964f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_00000000032440e8, "%0s collision detected at time: %0d, ", P_0000000003244270, $time {0 0 0};
    %load/vec4 v0000000003290730_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_107.15, 8;
T_107.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_107.15, 8;
 ; End of false expr.
    %blend;
T_107.15;
    %vpi_call/w 5 3355 "$fwrite", P_00000000032440e8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v000000000329b9f0_0, v0000000003298890_0 {1 0 0};
T_107.12 ;
T_107.9 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0000000003242380;
T_108 ;
    %wait E_00000000030c8420;
    %load/vec4 v000000000328e890_0;
    %load/vec4 v000000000328e930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0000000003290730_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000328fe70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_108.2, 9;
    %load/vec4 v000000000329b9f0_0;
    %load/vec4 v0000000003290730_0;
    %pad/u 32;
    %load/vec4 v000000000329bb30_0;
    %load/vec4 v000000000328fe70_0;
    %pad/u 32;
    %store/vec4 v0000000003296770_0, 0, 32;
    %store/vec4 v0000000003298930_0, 0, 13;
    %store/vec4 v00000000032966d0_0, 0, 32;
    %store/vec4 v0000000003296590_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003243280;
    %join;
    %load/vec4  v0000000003298a70_0;
    %pad/s 1;
    %store/vec4 v000000000328c590_0, 0, 1;
    %jmp T_108.3;
T_108.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328c590_0, 0, 1;
T_108.3 ;
    %jmp T_108.1;
T_108.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328c590_0, 0, 1;
T_108.1 ;
    %load/vec4 v0000000003297490_0;
    %load/vec4 v000000000328e930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v00000000032981b0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000328fe70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_108.6, 9;
    %load/vec4 v00000000032986b0_0;
    %load/vec4 v00000000032981b0_0;
    %pad/u 32;
    %load/vec4 v000000000329bb30_0;
    %load/vec4 v000000000328fe70_0;
    %pad/u 32;
    %store/vec4 v0000000003296770_0, 0, 32;
    %store/vec4 v0000000003298930_0, 0, 13;
    %store/vec4 v00000000032966d0_0, 0, 32;
    %store/vec4 v0000000003296590_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003243280;
    %join;
    %load/vec4  v0000000003298a70_0;
    %pad/s 1;
    %store/vec4 v000000000328db70_0, 0, 1;
    %jmp T_108.7;
T_108.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328db70_0, 0, 1;
T_108.7 ;
    %jmp T_108.5;
T_108.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328db70_0, 0, 1;
T_108.5 ;
    %load/vec4 v000000000328c590_0;
    %load/vec4 v0000000003290730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_00000000032440e8, "%0s collision detected at time: %0d, ", P_0000000003244270, $time {0 0 0};
    %load/vec4 v000000000328fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_108.11, 8;
T_108.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_108.11, 8;
 ; End of false expr.
    %blend;
T_108.11;
    %vpi_call/w 5 3391 "$fwrite", P_00000000032440e8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v000000000329b9f0_0, S<0,vec4,u40>, v000000000329bb30_0 {1 0 0};
    %jmp T_108.9;
T_108.8 ;
    %load/vec4 v000000000328db70_0;
    %load/vec4 v00000000032981b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_00000000032440e8, "%0s collision detected at time: %0d, ", P_0000000003244270, $time {0 0 0};
    %load/vec4 v000000000328fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_108.15, 8;
T_108.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_108.15, 8;
 ; End of false expr.
    %blend;
T_108.15;
    %vpi_call/w 5 3397 "$fwrite", P_00000000032440e8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000032986b0_0, S<0,vec4,u40>, v000000000329bb30_0 {1 0 0};
T_108.12 ;
T_108.9 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0000000003242080;
T_109 ;
    %wait E_00000000030c8f60;
    %load/vec4 v000000000329a690_0;
    %store/vec4 v0000000003298e30_0, 0, 1;
    %load/vec4 v0000000003299c90_0;
    %store/vec4 v0000000003299510_0, 0, 13;
    %load/vec4 v0000000003299f10_0;
    %store/vec4 v0000000003299b50_0, 0, 1;
    %load/vec4 v0000000003299650_0;
    %store/vec4 v0000000003297f30_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0000000003243a00;
T_110 ;
    %wait E_00000000030c8ce0;
    %load/vec4 v000000000329af50_0;
    %store/vec4 v000000000329a690_0, 0, 1;
    %load/vec4 v000000000329a4b0_0;
    %store/vec4 v0000000003299f10_0, 0, 1;
    %load/vec4 v000000000329b270_0;
    %store/vec4 v0000000003299650_0, 0, 1;
    %load/vec4 v000000000329b310_0;
    %store/vec4 v0000000003299c90_0, 0, 13;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0000000003243880;
T_111 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v0000000003298ed0_0, 0, 8;
    %end;
    .thread T_111;
    .scope S_0000000003243880;
T_112 ;
    %vpi_func 5 1689 "$sscanf" 32, v0000000003298ed0_0, "%h", v0000000003299470_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003299470_0, 0, 1;
T_112.0 ;
    %load/vec4 v0000000003299470_0;
    %store/vec4 v0000000003298e30_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000003299510_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003299b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003297f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329a690_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000003299c90_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003299f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003299650_0, 0, 1;
    %load/vec4 v0000000003299470_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v0000000003299d30_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000329ac30_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329b090_0, 0, 1;
    %end;
    .thread T_112;
    .scope S_0000000003243b80;
T_113 ;
    %wait E_00000000030c8fe0;
    %load/vec4 v000000000329a190_0;
    %store/vec4 v000000000329a050_0, 0, 1;
    %load/vec4 v0000000003299a10_0;
    %store/vec4 v0000000003299970_0, 0, 1;
    %load/vec4 v000000000329a550_0;
    %store/vec4 v000000000329aaf0_0, 0, 1;
    %load/vec4 v000000000329a870_0;
    %store/vec4 v0000000003299830_0, 0, 13;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0000000003243d00;
T_114 ;
    %wait E_00000000030c8420;
    %load/vec4 v000000000329a410_0;
    %load/vec4 v000000000329bd10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %load/vec4 v000000000329a230_0;
    %assign/vec4 v0000000003299790_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000003299330_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000329acd0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003299290_0, 100;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v000000000329a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v000000000329a050_0;
    %assign/vec4 v0000000003299790_0, 100;
    %load/vec4 v0000000003299830_0;
    %assign/vec4 v0000000003299330_0, 100;
    %load/vec4 v0000000003299970_0;
    %assign/vec4 v000000000329acd0_0, 100;
    %load/vec4 v000000000329aaf0_0;
    %assign/vec4 v0000000003299290_0, 100;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0000000003242680;
T_115 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v0000000003299fb0_0, 0, 8;
    %end;
    .thread T_115;
    .scope S_0000000003242680;
T_116 ;
    %vpi_func 5 1689 "$sscanf" 32, v0000000003299fb0_0, "%h", v000000000329a230_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329a230_0, 0, 1;
T_116.0 ;
    %load/vec4 v000000000329a230_0;
    %store/vec4 v0000000003299790_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000003299330_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329acd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003299290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329a050_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000003299830_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003299970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329aaf0_0, 0, 1;
    %load/vec4 v000000000329a230_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v000000000329a2d0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000329a370_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003298cf0_0, 0, 1;
    %end;
    .thread T_116;
    .scope S_0000000003242500;
T_117 ;
    %wait E_00000000030c86a0;
    %load/vec4 v0000000003296950_0;
    %store/vec4 v0000000003297530_0, 0, 1;
    %load/vec4 v0000000003296a90_0;
    %store/vec4 v0000000003296e50_0, 0, 13;
    %load/vec4 v0000000003296f90_0;
    %store/vec4 v0000000003296b30_0, 0, 1;
    %load/vec4 v0000000003297e90_0;
    %store/vec4 v00000000032982f0_0, 0, 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0000000003243580;
T_118 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003298390_0, 0, 1;
    %end;
    .thread T_118;
    .scope S_0000000003243580;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003297b70_0, 0, 1;
    %end;
    .thread T_119;
    .scope S_0000000003243580;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003298570_0, 0, 1;
    %end;
    .thread T_120;
    .scope S_0000000003243580;
T_121 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000003296db0_0, 0, 13;
    %end;
    .thread T_121;
    .scope S_0000000003243400;
T_122 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000000000328e6b0_0, 0, 5;
    %end;
    .thread T_122;
    .scope S_0000000003243400;
T_123 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v000000000328d530_0, 0, 8;
    %end;
    .thread T_123;
    .scope S_0000000003243400;
T_124 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v000000000328d670_0, 0, 8;
    %end;
    .thread T_124;
    .scope S_0000000003243400;
T_125 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v000000000328c6d0_0, 0, 8;
    %end;
    .thread T_125;
    .scope S_0000000003243400;
T_126 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v000000000328cef0_0, 0, 8184;
    %end;
    .thread T_126;
    .scope S_0000000003243400;
T_127 ;
    %pushi/vec4 3436757710, 0, 8057;
    %concati/vec4 3201490150, 0, 32;
    %concati/vec4 3403999328, 0, 32;
    %concati/vec4 3202663130, 0, 32;
    %concati/vec4 778921325, 0, 31;
    %store/vec4 v000000000328da30_0, 0, 8184;
    %end;
    .thread T_127;
    .scope S_0000000003243400;
T_128 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000328d2b0_0, 0, 32;
    %end;
    .thread T_128;
    .scope S_0000000003243400;
T_129 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_0000000003242b00;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v000000000328d530_0, "%h", v000000000328d5d0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_129.0, 4;
    %load/vec4 v000000000328d5d0_0;
    %store/vec4 v000000000328dc10_0, 0, 1;
    %jmp T_129.1;
T_129.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328dc10_0, 0, 1;
T_129.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v000000000328d670_0, "%h", v000000000328ea70_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_129.2, 4;
    %load/vec4 v000000000328ea70_0;
    %store/vec4 v000000000328ff10_0, 0, 1;
    %jmp T_129.3;
T_129.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328ff10_0, 0, 1;
T_129.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328ee30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328cdb0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000328fbf0_0, 0, 13;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032973f0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003242800;
    %join;
    %load/vec4  v00000000032975d0_0;
    %sub;
    %store/vec4 v000000000328f6f0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032973f0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003242800;
    %join;
    %load/vec4  v00000000032975d0_0;
    %sub;
    %store/vec4 v000000000328ef70_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032973f0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003242800;
    %join;
    %load/vec4  v00000000032975d0_0;
    %sub;
    %store/vec4 v000000000328f290_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032973f0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003242800;
    %join;
    %load/vec4  v00000000032975d0_0;
    %sub;
    %store/vec4 v000000000328f5b0_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_129;
    .scope S_0000000003240df0;
T_130 ;
    %wait E_00000000030c83e0;
    %load/vec4 v00000000032963b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000003294fb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032963b0_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0000000003240df0;
T_131 ;
    %wait E_00000000030c8a20;
    %load/vec4 v0000000003294fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_131.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000032955f0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v00000000032970d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000003295cd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v00000000032940b0_0;
    %assign/vec4 v00000000032955f0_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0000000003240df0;
T_132 ;
    %wait E_00000000030c83e0;
    %load/vec4 v00000000032955f0_0;
    %store/vec4 v0000000003295410_0, 0, 7;
    %jmp T_132;
    .thread T_132;
    .scope S_0000000003240df0;
T_133 ;
    %wait E_00000000030c8720;
    %load/vec4 v00000000032963b0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_133.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003293cf0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v00000000032970d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003293cf0_0, 0;
    %jmp T_133.3;
T_133.2 ;
    %load/vec4 v0000000003295550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003293cf0_0, 0;
T_133.4 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0000000003240f70;
T_134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328fdd0_0, 0, 1;
    %end;
    .thread T_134;
    .scope S_0000000003240f70;
T_135 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032905f0_0, 0, 1;
    %end;
    .thread T_135;
    .scope S_0000000003240f70;
T_136 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000003290230_0, 0, 5;
    %end;
    .thread T_136;
    .scope S_0000000003240f70;
T_137 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328fc90_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0000000003240f70;
T_138 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000032904b0_0, 0, 5;
    %end;
    .thread T_138;
    .scope S_0000000003240f70;
T_139 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003290f50_0, 0, 1;
    %end;
    .thread T_139;
    .scope S_0000000003240f70;
T_140 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003290af0_0, 0, 1;
    %end;
    .thread T_140;
    .scope S_0000000003240f70;
T_141 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328ffb0_0, 0, 1;
    %end;
    .thread T_141;
    .scope S_0000000003240f70;
T_142 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003290050_0, 0, 1;
    %end;
    .thread T_142;
    .scope S_0000000003240f70;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328f970_0, 0, 1;
    %end;
    .thread T_143;
    .scope S_0000000003240f70;
T_144 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003292850_0, 0, 1;
    %end;
    .thread T_144;
    .scope S_0000000003240f70;
T_145 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032928f0_0, 0, 1;
    %end;
    .thread T_145;
    .scope S_0000000003240f70;
T_146 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003293250_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_0000000003240f70;
T_147 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003292990_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_0000000003240f70;
T_148 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328ed90_0, 0, 1;
    %end;
    .thread T_148;
    .scope S_0000000003240f70;
T_149 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003290eb0_0, 0, 1;
    %end;
    .thread T_149;
    .scope S_0000000003240f70;
T_150 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000328f470_0, 0, 1;
    %end;
    .thread T_150;
    .scope S_0000000003240f70;
T_151 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003290a50_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0000000003241e70;
T_152 ;
    %wait E_00000000030c87e0;
    %load/vec4 v0000000003263470_0;
    %store/vec4 v0000000003265f90_0, 0, 1;
    %load/vec4 v0000000003262f70_0;
    %store/vec4 v0000000003266fd0_0, 0, 1;
    %load/vec4 v00000000032635b0_0;
    %store/vec4 v0000000003267c50_0, 0, 1;
    %load/vec4 v00000000032621b0_0;
    %store/vec4 v0000000003266df0_0, 0, 1;
    %load/vec4 v0000000003262110_0;
    %store/vec4 v00000000032671b0_0, 0, 1;
    %load/vec4 v0000000003265270_0;
    %store/vec4 v0000000003295a50_0, 0, 1;
    %load/vec4 v00000000032636f0_0;
    %store/vec4 v0000000003265450_0, 0, 13;
    %load/vec4 v0000000003263330_0;
    %store/vec4 v0000000003266e90_0, 0, 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_00000000031a19a0;
T_153 ;
    %wait E_00000000030c7d60;
    %load/vec4 v0000000003264190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v00000000032608b0_0;
    %store/vec4 v000000000325ef10_0, 0, 13;
    %load/vec4 v0000000003264190_0;
    %store/vec4 v000000000325e830_0, 0, 1;
    %load/vec4 v0000000003260a90_0;
    %store/vec4 v000000000325eab0_0, 0, 1;
    %load/vec4 v00000000032606d0_0;
    %store/vec4 v000000000325d390_0, 0, 1;
    %load/vec4 v0000000003260630_0;
    %store/vec4 v000000000325eb50_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_0000000003241cf0;
    %join;
T_153.0 ;
    %load/vec4 v0000000003264370_0;
    %load/vec4 v0000000003264190_0;
    %nor/r;
    %load/vec4 v0000000003264410_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v00000000032608b0_0;
    %store/vec4 v000000000325c170_0, 0, 13;
    %load/vec4 v0000000003264410_0;
    %store/vec4 v000000000325b770_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_00000000031a2ea0;
    %join;
T_153.2 ;
    %jmp T_153;
    .thread T_153;
    .scope S_00000000031a3320;
T_154 ;
    %wait E_00000000030c7de0;
    %load/vec4 v0000000003263b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0000000003261c10_0;
    %store/vec4 v000000000325db10_0, 0, 13;
    %load/vec4 v0000000003263b50_0;
    %store/vec4 v000000000325dbb0_0, 0, 1;
    %load/vec4 v00000000032604f0_0;
    %store/vec4 v0000000003260090_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_0000000003240c70;
    %join;
T_154.0 ;
    %load/vec4 v0000000003262390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0000000003261c10_0;
    %store/vec4 v000000000325b6d0_0, 0, 13;
    %load/vec4 v0000000003263bf0_0;
    %store/vec4 v000000000325b9f0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_00000000032407f0;
    %join;
T_154.2 ;
    %jmp T_154;
    .thread T_154;
    .scope S_00000000031a34a0;
T_155 ;
    %wait E_00000000030c7d60;
    %load/vec4 v0000000003261710_0;
    %load/vec4 v00000000032610d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %load/vec4 v0000000003264190_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000003263b50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_155.2, 9;
    %load/vec4 v00000000032608b0_0;
    %load/vec4 v0000000003264190_0;
    %pad/u 32;
    %load/vec4 v0000000003261c10_0;
    %load/vec4 v0000000003263b50_0;
    %pad/u 32;
    %store/vec4 v000000000325b450_0, 0, 32;
    %store/vec4 v000000000325c5d0_0, 0, 13;
    %store/vec4 v000000000325ce90_0, 0, 32;
    %store/vec4 v000000000325b090_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031a37a0;
    %join;
    %load/vec4  v000000000325c670_0;
    %pad/s 1;
    %store/vec4 v0000000003263150_0, 0, 1;
    %jmp T_155.3;
T_155.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003263150_0, 0, 1;
T_155.3 ;
    %jmp T_155.1;
T_155.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003263150_0, 0, 1;
T_155.1 ;
    %load/vec4 v0000000003261710_0;
    %load/vec4 v000000000325a9b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.4, 8;
    %load/vec4 v0000000003264190_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000325cf30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_155.6, 9;
    %load/vec4 v00000000032608b0_0;
    %load/vec4 v0000000003264190_0;
    %pad/u 32;
    %load/vec4 v0000000003259970_0;
    %load/vec4 v000000000325cf30_0;
    %pad/u 32;
    %store/vec4 v000000000325b450_0, 0, 32;
    %store/vec4 v000000000325c5d0_0, 0, 13;
    %store/vec4 v000000000325ce90_0, 0, 32;
    %store/vec4 v000000000325b090_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031a37a0;
    %join;
    %load/vec4  v000000000325c670_0;
    %pad/s 1;
    %store/vec4 v0000000003262c50_0, 0, 1;
    %jmp T_155.7;
T_155.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003262c50_0, 0, 1;
T_155.7 ;
    %jmp T_155.5;
T_155.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003262c50_0, 0, 1;
T_155.5 ;
    %load/vec4 v0000000003263150_0;
    %load/vec4 v0000000003263b50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_000000000328b0b8, "%0s collision detected at time: %0d, ", P_000000000328b240, $time {0 0 0};
    %load/vec4 v0000000003264190_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_155.11, 8;
T_155.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_155.11, 8;
 ; End of false expr.
    %blend;
T_155.11;
    %vpi_call/w 5 3349 "$fwrite", P_000000000328b0b8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000032608b0_0, v0000000003261c10_0 {1 0 0};
    %jmp T_155.9;
T_155.8 ;
    %load/vec4 v0000000003262c50_0;
    %load/vec4 v000000000325cf30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_000000000328b0b8, "%0s collision detected at time: %0d, ", P_000000000328b240, $time {0 0 0};
    %load/vec4 v0000000003264190_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_155.15, 8;
T_155.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_155.15, 8;
 ; End of false expr.
    %blend;
T_155.15;
    %vpi_call/w 5 3355 "$fwrite", P_000000000328b0b8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000032608b0_0, v0000000003259970_0 {1 0 0};
T_155.12 ;
T_155.9 ;
    %jmp T_155;
    .thread T_155;
    .scope S_00000000031a34a0;
T_156 ;
    %wait E_00000000030c7de0;
    %load/vec4 v0000000003261710_0;
    %load/vec4 v00000000032610d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0000000003264190_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000003263b50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_156.2, 9;
    %load/vec4 v00000000032608b0_0;
    %load/vec4 v0000000003264190_0;
    %pad/u 32;
    %load/vec4 v0000000003261c10_0;
    %load/vec4 v0000000003263b50_0;
    %pad/u 32;
    %store/vec4 v000000000325b450_0, 0, 32;
    %store/vec4 v000000000325c5d0_0, 0, 13;
    %store/vec4 v000000000325ce90_0, 0, 32;
    %store/vec4 v000000000325b090_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031a37a0;
    %join;
    %load/vec4  v000000000325c670_0;
    %pad/s 1;
    %store/vec4 v0000000003263d30_0, 0, 1;
    %jmp T_156.3;
T_156.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003263d30_0, 0, 1;
T_156.3 ;
    %jmp T_156.1;
T_156.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003263d30_0, 0, 1;
T_156.1 ;
    %load/vec4 v000000000325bbd0_0;
    %load/vec4 v00000000032610d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.4, 8;
    %load/vec4 v000000000325ac30_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000003263b50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_156.6, 9;
    %load/vec4 v00000000032598d0_0;
    %load/vec4 v000000000325ac30_0;
    %pad/u 32;
    %load/vec4 v0000000003261c10_0;
    %load/vec4 v0000000003263b50_0;
    %pad/u 32;
    %store/vec4 v000000000325b450_0, 0, 32;
    %store/vec4 v000000000325c5d0_0, 0, 13;
    %store/vec4 v000000000325ce90_0, 0, 32;
    %store/vec4 v000000000325b090_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031a37a0;
    %join;
    %load/vec4  v000000000325c670_0;
    %pad/s 1;
    %store/vec4 v00000000032644b0_0, 0, 1;
    %jmp T_156.7;
T_156.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032644b0_0, 0, 1;
T_156.7 ;
    %jmp T_156.5;
T_156.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032644b0_0, 0, 1;
T_156.5 ;
    %load/vec4 v0000000003263d30_0;
    %load/vec4 v0000000003264190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_000000000328b0b8, "%0s collision detected at time: %0d, ", P_000000000328b240, $time {0 0 0};
    %load/vec4 v0000000003263b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_156.11, 8;
T_156.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_156.11, 8;
 ; End of false expr.
    %blend;
T_156.11;
    %vpi_call/w 5 3391 "$fwrite", P_000000000328b0b8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000032608b0_0, S<0,vec4,u40>, v0000000003261c10_0 {1 0 0};
    %jmp T_156.9;
T_156.8 ;
    %load/vec4 v00000000032644b0_0;
    %load/vec4 v000000000325ac30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_000000000328b0b8, "%0s collision detected at time: %0d, ", P_000000000328b240, $time {0 0 0};
    %load/vec4 v0000000003263b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_156.15, 8;
T_156.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_156.15, 8;
 ; End of false expr.
    %blend;
T_156.15;
    %vpi_call/w 5 3397 "$fwrite", P_000000000328b0b8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000032598d0_0, S<0,vec4,u40>, v0000000003261c10_0 {1 0 0};
T_156.12 ;
T_156.9 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0000000003241270;
T_157 ;
    %wait E_00000000030c82a0;
    %load/vec4 v000000000325aaf0_0;
    %store/vec4 v000000000325cc10_0, 0, 1;
    %load/vec4 v000000000325bd10_0;
    %store/vec4 v000000000325bc70_0, 0, 13;
    %load/vec4 v000000000325bf90_0;
    %store/vec4 v000000000325c210_0, 0, 1;
    %load/vec4 v000000000325b8b0_0;
    %store/vec4 v000000000325b810_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0000000003240370;
T_158 ;
    %wait E_00000000030c8da0;
    %load/vec4 v000000000325ba90_0;
    %store/vec4 v000000000325aaf0_0, 0, 1;
    %load/vec4 v000000000325c0d0_0;
    %store/vec4 v000000000325bf90_0, 0, 1;
    %load/vec4 v000000000325b950_0;
    %store/vec4 v000000000325b8b0_0, 0, 1;
    %load/vec4 v000000000325ca30_0;
    %store/vec4 v000000000325bd10_0, 0, 13;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0000000003241570;
T_159 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v000000000325ec90_0, 0, 8;
    %end;
    .thread T_159;
    .scope S_0000000003241570;
T_160 ;
    %vpi_func 5 1689 "$sscanf" 32, v000000000325ec90_0, "%h", v000000000325e6f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325e6f0_0, 0, 1;
T_160.0 ;
    %load/vec4 v000000000325e6f0_0;
    %store/vec4 v000000000325cc10_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000325bc70_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000325bd10_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325bf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325b8b0_0, 0, 1;
    %load/vec4 v000000000325e6f0_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v000000000325e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000325e3d0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325e650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325f4b0_0, 0, 1;
    %end;
    .thread T_160;
    .scope S_00000000032419f0;
T_161 ;
    %wait E_00000000030c84e0;
    %load/vec4 v000000000325e330_0;
    %store/vec4 v000000000325df70_0, 0, 1;
    %load/vec4 v000000000325d1b0_0;
    %store/vec4 v000000000325f410_0, 0, 1;
    %load/vec4 v000000000325f0f0_0;
    %store/vec4 v000000000325e970_0, 0, 1;
    %load/vec4 v000000000325ed30_0;
    %store/vec4 v000000000325e290_0, 0, 13;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_00000000032404f0;
T_162 ;
    %wait E_00000000030c7de0;
    %load/vec4 v000000000325f730_0;
    %load/vec4 v000000000325d4d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %load/vec4 v000000000325d9d0_0;
    %assign/vec4 v000000000325da70_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000000000325e150_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325dd90_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000325ded0_0, 100;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v000000000325f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v000000000325df70_0;
    %assign/vec4 v000000000325da70_0, 100;
    %load/vec4 v000000000325e290_0;
    %assign/vec4 v000000000325e150_0, 100;
    %load/vec4 v000000000325f410_0;
    %assign/vec4 v000000000325dd90_0, 100;
    %load/vec4 v000000000325e970_0;
    %assign/vec4 v000000000325ded0_0, 100;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_00000000032401f0;
T_163 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v000000000325d6b0_0, 0, 8;
    %end;
    .thread T_163;
    .scope S_00000000032401f0;
T_164 ;
    %vpi_func 5 1689 "$sscanf" 32, v000000000325d6b0_0, "%h", v000000000325d9d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325d9d0_0, 0, 1;
T_164.0 ;
    %load/vec4 v000000000325d9d0_0;
    %store/vec4 v000000000325da70_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000325e150_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325dd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325df70_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000325e290_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325e970_0, 0, 1;
    %load/vec4 v000000000325d9d0_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v000000000325e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000325f7d0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325d2f0_0, 0, 1;
    %end;
    .thread T_164;
    .scope S_00000000031a2120;
T_165 ;
    %wait E_00000000030c8860;
    %load/vec4 v000000000325b130_0;
    %store/vec4 v000000000325af50_0, 0, 1;
    %load/vec4 v000000000325cad0_0;
    %store/vec4 v000000000325b630_0, 0, 13;
    %load/vec4 v000000000325b1d0_0;
    %store/vec4 v000000000325a910_0, 0, 1;
    %load/vec4 v000000000325be50_0;
    %store/vec4 v000000000325b590_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_00000000031a28a0;
T_166 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325ccb0_0, 0, 1;
    %end;
    .thread T_166;
    .scope S_00000000031a28a0;
T_167 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325c030_0, 0, 1;
    %end;
    .thread T_167;
    .scope S_00000000031a28a0;
T_168 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325b310_0, 0, 1;
    %end;
    .thread T_168;
    .scope S_00000000031a28a0;
T_169 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000325aa50_0, 0, 13;
    %end;
    .thread T_169;
    .scope S_00000000031a25a0;
T_170 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000003260db0_0, 0, 5;
    %end;
    .thread T_170;
    .scope S_00000000031a25a0;
T_171 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v0000000003261850_0, 0, 8;
    %end;
    .thread T_171;
    .scope S_00000000031a25a0;
T_172 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000032626b0_0, 0, 8;
    %end;
    .thread T_172;
    .scope S_00000000031a25a0;
T_173 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v0000000003261670_0, 0, 8;
    %end;
    .thread T_173;
    .scope S_00000000031a25a0;
T_174 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v00000000032617b0_0, 0, 8184;
    %end;
    .thread T_174;
    .scope S_00000000031a25a0;
T_175 ;
    %pushi/vec4 3436757710, 0, 8057;
    %concati/vec4 3201490150, 0, 32;
    %concati/vec4 3403999328, 0, 32;
    %concati/vec4 3202663130, 0, 32;
    %concati/vec4 778921325, 0, 31;
    %store/vec4 v00000000032624d0_0, 0, 8184;
    %end;
    .thread T_175;
    .scope S_00000000031a25a0;
T_176 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003261fd0_0, 0, 32;
    %end;
    .thread T_176;
    .scope S_00000000031a25a0;
T_177 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_00000000031a2a20;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v0000000003261850_0, "%h", v0000000003261a30_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_177.0, 4;
    %load/vec4 v0000000003261a30_0;
    %store/vec4 v00000000032633d0_0, 0, 1;
    %jmp T_177.1;
T_177.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032633d0_0, 0, 1;
T_177.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v00000000032626b0_0, "%h", v00000000032629d0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_177.2, 4;
    %load/vec4 v00000000032629d0_0;
    %store/vec4 v0000000003263510_0, 0, 1;
    %jmp T_177.3;
T_177.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003263510_0, 0, 1;
T_177.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003262cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000325fb90_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000032622f0_0, 0, 13;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000325cb70_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031a2d20;
    %join;
    %load/vec4  v000000000325b3b0_0;
    %sub;
    %store/vec4 v0000000003263c90_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000325cb70_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031a2d20;
    %join;
    %load/vec4  v000000000325b3b0_0;
    %sub;
    %store/vec4 v0000000003263e70_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000325cb70_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031a2d20;
    %join;
    %load/vec4  v000000000325b3b0_0;
    %sub;
    %store/vec4 v0000000003264230_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000325cb70_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031a2d20;
    %join;
    %load/vec4  v000000000325b3b0_0;
    %sub;
    %store/vec4 v0000000003263ab0_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_177;
    .scope S_00000000031a1ca0;
T_178 ;
    %wait E_00000000030c7aa0;
    %load/vec4 v0000000003259290_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000325a690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003259290_0, 0;
    %jmp T_178;
    .thread T_178;
    .scope S_00000000031a1ca0;
T_179 ;
    %wait E_00000000030c7ae0;
    %load/vec4 v000000000325a690_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_179.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000032596f0_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0000000003258cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000032586b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0000000003258bb0_0;
    %assign/vec4 v00000000032596f0_0, 0;
T_179.2 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_00000000031a1ca0;
T_180 ;
    %wait E_00000000030c7aa0;
    %load/vec4 v00000000032596f0_0;
    %store/vec4 v0000000003258890_0, 0, 7;
    %jmp T_180;
    .thread T_180;
    .scope S_00000000031a1ca0;
T_181 ;
    %wait E_00000000030c7d20;
    %load/vec4 v0000000003259290_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_181.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003258a70_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0000000003258cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_181.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003258a70_0, 0;
    %jmp T_181.3;
T_181.2 ;
    %load/vec4 v00000000032590b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_181.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003258a70_0, 0;
T_181.4 ;
T_181.3 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_00000000031a2720;
T_182 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003262890_0, 0, 1;
    %end;
    .thread T_182;
    .scope S_00000000031a2720;
T_183 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032638d0_0, 0, 1;
    %end;
    .thread T_183;
    .scope S_00000000031a2720;
T_184 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000003263790_0, 0, 5;
    %end;
    .thread T_184;
    .scope S_00000000031a2720;
T_185 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003264870_0, 0, 1;
    %end;
    .thread T_185;
    .scope S_00000000031a2720;
T_186 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000003264cd0_0, 0, 5;
    %end;
    .thread T_186;
    .scope S_00000000031a2720;
T_187 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032627f0_0, 0, 1;
    %end;
    .thread T_187;
    .scope S_00000000031a2720;
T_188 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003262bb0_0, 0, 1;
    %end;
    .thread T_188;
    .scope S_00000000031a2720;
T_189 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003262ed0_0, 0, 1;
    %end;
    .thread T_189;
    .scope S_00000000031a2720;
T_190 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032647d0_0, 0, 1;
    %end;
    .thread T_190;
    .scope S_00000000031a2720;
T_191 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003262750_0, 0, 1;
    %end;
    .thread T_191;
    .scope S_00000000031a2720;
T_192 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003266210_0, 0, 1;
    %end;
    .thread T_192;
    .scope S_00000000031a2720;
T_193 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003267f70_0, 0, 1;
    %end;
    .thread T_193;
    .scope S_00000000031a2720;
T_194 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003267250_0, 0, 1;
    %end;
    .thread T_194;
    .scope S_00000000031a2720;
T_195 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003267d90_0, 0, 1;
    %end;
    .thread T_195;
    .scope S_00000000031a2720;
T_196 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003263010_0, 0, 1;
    %end;
    .thread T_196;
    .scope S_00000000031a2720;
T_197 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032631f0_0, 0, 1;
    %end;
    .thread T_197;
    .scope S_00000000031a2720;
T_198 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032645f0_0, 0, 1;
    %end;
    .thread T_198;
    .scope S_00000000031a2720;
T_199 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032630b0_0, 0, 1;
    %end;
    .thread T_199;
    .scope S_00000000031a0500;
T_200 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_200.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ad0a0_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v00000000032acb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_200.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ad0a0_0, 0;
    %jmp T_200.3;
T_200.2 ;
    %load/vec4 v00000000032ab160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_200.4, 4;
    %load/vec4 v00000000032ad0a0_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000032ad0a0_0, 0;
    %jmp T_200.5;
T_200.4 ;
    %load/vec4 v00000000032ad0a0_0;
    %assign/vec4 v00000000032ad0a0_0, 0;
T_200.5 ;
T_200.3 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_00000000031a0500;
T_201 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_201.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab520_0, 0;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v00000000032acb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_201.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab520_0, 0;
    %jmp T_201.3;
T_201.2 ;
    %load/vec4 v00000000032ab160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_201.4, 4;
    %load/vec4 v00000000032acba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_201.6, 4;
    %load/vec4 v00000000032ab520_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000032ab520_0, 0;
    %jmp T_201.7;
T_201.6 ;
    %load/vec4 v00000000032ab520_0;
    %assign/vec4 v00000000032ab520_0, 0;
T_201.7 ;
    %jmp T_201.5;
T_201.4 ;
    %load/vec4 v00000000032ab520_0;
    %assign/vec4 v00000000032ab520_0, 0;
T_201.5 ;
T_201.3 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_00000000031a0500;
T_202 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_202.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ab660_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v00000000032acb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_202.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ab660_0, 0;
    %jmp T_202.3;
T_202.2 ;
    %load/vec4 v00000000032ab480_0;
    %load/vec4 v00000000032ad140_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000032ab660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.4, 8;
    %load/vec4 v00000000032ab480_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000032ab480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ab660_0, 0;
    %jmp T_202.5;
T_202.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000032ab480_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000032ab480_0;
    %load/vec4 v00000000032ad140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.6, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032ab660_0, 0;
    %jmp T_202.7;
T_202.6 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab480_0, 0;
    %load/vec4 v00000000032ab660_0;
    %assign/vec4 v00000000032ab660_0, 0;
T_202.7 ;
T_202.5 ;
T_202.3 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_00000000031a0500;
T_203 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_203.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032aae40_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ac6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ac880_0, 0;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v00000000032ab480_0;
    %assign/vec4 v00000000032aae40_0, 0;
    %load/vec4 v00000000032aae40_0;
    %assign/vec4 v00000000032ac6a0_0, 0;
    %load/vec4 v00000000032ac560_0;
    %assign/vec4 v00000000032ac880_0, 0;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_00000000031a0500;
T_204 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_204.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ac560_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032ab480_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000032ab480_0;
    %load/vec4 v00000000032ad140_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032ac560_0, 0;
    %jmp T_204.3;
T_204.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ac560_0, 0;
T_204.3 ;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_00000000031a0500;
T_205 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_205.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032abb60_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ad000_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab700_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032ab480_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000032ab480_0;
    %load/vec4 v00000000032ad140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000032abde0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v00000000032ab700_0, 0;
    %load/vec4 v00000000032ad140_0;
    %assign/vec4 v00000000032ad000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032abb60_0, 0;
    %jmp T_205.3;
T_205.2 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032ab700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000032ab700_0;
    %load/vec4 v00000000032ad000_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.4, 8;
    %load/vec4 v00000000032ab700_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000032ab700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032abb60_0, 0;
    %load/vec4 v00000000032ad000_0;
    %assign/vec4 v00000000032ad000_0, 0;
    %jmp T_205.5;
T_205.4 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032abb60_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ad000_0, 0;
T_205.5 ;
T_205.3 ;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_00000000031a0500;
T_206 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_206.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032abc00_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032aaa80_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab980_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032ab480_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000032ab480_0;
    %load/vec4 v00000000032ad140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000032abde0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.2, 8;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v00000000032ab980_0, 0;
    %load/vec4 v00000000032ad140_0;
    %assign/vec4 v00000000032aaa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032abc00_0, 0;
    %jmp T_206.3;
T_206.2 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000032ab980_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000032ab980_0;
    %load/vec4 v00000000032aaa80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.4, 8;
    %load/vec4 v00000000032ab980_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000032ab980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032abc00_0, 0;
    %load/vec4 v00000000032aaa80_0;
    %assign/vec4 v00000000032aaa80_0, 0;
    %jmp T_206.5;
T_206.4 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032abc00_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032aaa80_0, 0;
T_206.5 ;
T_206.3 ;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_00000000031a0500;
T_207 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_207.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032aba20_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ab8e0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032abac0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ac420_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v00000000032ab700_0;
    %assign/vec4 v00000000032aba20_0, 0;
    %load/vec4 v00000000032aba20_0;
    %assign/vec4 v00000000032ab8e0_0, 0;
    %load/vec4 v00000000032ab980_0;
    %assign/vec4 v00000000032abac0_0, 0;
    %load/vec4 v00000000032abac0_0;
    %assign/vec4 v00000000032ac420_0, 0;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_00000000031a0500;
T_208 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_208.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032aad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032acc40_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000032ace20_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v00000000032ab160_0;
    %assign/vec4 v00000000032aad00_0, 0;
    %load/vec4 v00000000032acba0_0;
    %assign/vec4 v00000000032acc40_0, 0;
    %load/vec4 v00000000032ad140_0;
    %assign/vec4 v00000000032ace20_0, 0;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_00000000031a0500;
T_209 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_209.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032abde0_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v00000000032ab160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000032aad00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.2, 8;
    %load/vec4 v00000000032abde0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v00000000032abde0_0, 0;
    %jmp T_209.3;
T_209.2 ;
    %load/vec4 v00000000032abde0_0;
    %assign/vec4 v00000000032abde0_0, 0;
T_209.3 ;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0000000003249ea0;
T_210 ;
    %wait E_00000000030c9120;
    %load/vec4 v00000000032c91c0_0;
    %store/vec4 v00000000032cc6e0_0, 0, 1;
    %load/vec4 v00000000032c89a0_0;
    %store/vec4 v00000000032cc500_0, 0, 1;
    %load/vec4 v00000000032c9440_0;
    %store/vec4 v00000000032ce080_0, 0, 1;
    %load/vec4 v00000000032cad40_0;
    %store/vec4 v00000000032cd0e0_0, 0, 1;
    %load/vec4 v00000000032c9260_0;
    %store/vec4 v00000000032cf3e0_0, 0, 1;
    %load/vec4 v00000000032cd4a0_0;
    %store/vec4 v00000000032ced00_0, 0, 1;
    %load/vec4 v00000000032ca700_0;
    %store/vec4 v00000000032cbce0_0, 0, 9;
    %load/vec4 v00000000032ca8e0_0;
    %store/vec4 v00000000032cc0a0_0, 0, 8;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0000000003246dd0;
T_211 ;
    %wait E_00000000030c90e0;
    %load/vec4 v00000000032caa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %load/vec4 v00000000032a2380_0;
    %store/vec4 v00000000032a29c0_0, 0, 9;
    %load/vec4 v00000000032caa20_0;
    %store/vec4 v00000000032a13e0_0, 0, 1;
    %load/vec4 v00000000032a3aa0_0;
    %store/vec4 v00000000032a2b00_0, 0, 8;
    %load/vec4 v00000000032a3f00_0;
    %store/vec4 v00000000032a2e20_0, 0, 1;
    %load/vec4 v00000000032a4fe0_0;
    %store/vec4 v00000000032a1f20_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_0000000003249420;
    %join;
T_211.0 ;
    %load/vec4 v00000000032ca200_0;
    %load/vec4 v00000000032caa20_0;
    %nor/r;
    %load/vec4 v00000000032ca840_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.2, 8;
    %load/vec4 v00000000032a2380_0;
    %store/vec4 v000000000329f0e0_0, 0, 9;
    %load/vec4 v00000000032ca840_0;
    %store/vec4 v000000000329f720_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_00000000032489a0;
    %join;
T_211.2 ;
    %jmp T_211;
    .thread T_211;
    .scope S_0000000003245450;
T_212 ;
    %wait E_00000000030c86e0;
    %load/vec4 v00000000032c9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %load/vec4 v00000000032a35a0_0;
    %store/vec4 v00000000032a2a60_0, 0, 9;
    %load/vec4 v00000000032c9300_0;
    %store/vec4 v00000000032a2ec0_0, 0, 1;
    %load/vec4 v00000000032a3c80_0;
    %store/vec4 v00000000032a2100_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_0000000003248ca0;
    %join;
T_212.0 ;
    %load/vec4 v00000000032ca2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %load/vec4 v00000000032a35a0_0;
    %store/vec4 v00000000032a0260_0, 0, 9;
    %load/vec4 v00000000032cade0_0;
    %store/vec4 v000000000329edc0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_0000000003248b20;
    %join;
T_212.2 ;
    %jmp T_212;
    .thread T_212;
    .scope S_00000000032455d0;
T_213 ;
    %wait E_00000000030c90e0;
    %load/vec4 v00000000032a47c0_0;
    %load/vec4 v00000000032a49a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.0, 8;
    %load/vec4 v00000000032caa20_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000032c9300_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_213.2, 9;
    %load/vec4 v00000000032a2380_0;
    %load/vec4 v00000000032caa20_0;
    %pad/u 32;
    %load/vec4 v00000000032a35a0_0;
    %load/vec4 v00000000032c9300_0;
    %pad/u 32;
    %store/vec4 v000000000329eaa0_0, 0, 32;
    %store/vec4 v00000000032a04e0_0, 0, 9;
    %store/vec4 v000000000329e500_0, 0, 32;
    %store/vec4 v000000000329f5e0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003245a50;
    %join;
    %load/vec4  v000000000329fd60_0;
    %pad/s 1;
    %store/vec4 v00000000032caac0_0, 0, 1;
    %jmp T_213.3;
T_213.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032caac0_0, 0, 1;
T_213.3 ;
    %jmp T_213.1;
T_213.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032caac0_0, 0, 1;
T_213.1 ;
    %load/vec4 v00000000032a47c0_0;
    %load/vec4 v00000000032adbe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.4, 8;
    %load/vec4 v00000000032caa20_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000329ff40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_213.6, 9;
    %load/vec4 v00000000032a2380_0;
    %load/vec4 v00000000032caa20_0;
    %pad/u 32;
    %load/vec4 v00000000032adaa0_0;
    %load/vec4 v000000000329ff40_0;
    %pad/u 32;
    %store/vec4 v000000000329eaa0_0, 0, 32;
    %store/vec4 v00000000032a04e0_0, 0, 9;
    %store/vec4 v000000000329e500_0, 0, 32;
    %store/vec4 v000000000329f5e0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003245a50;
    %join;
    %load/vec4  v000000000329fd60_0;
    %pad/s 1;
    %store/vec4 v00000000032cab60_0, 0, 1;
    %jmp T_213.7;
T_213.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cab60_0, 0, 1;
T_213.7 ;
    %jmp T_213.5;
T_213.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cab60_0, 0, 1;
T_213.5 ;
    %load/vec4 v00000000032caac0_0;
    %load/vec4 v00000000032c9300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_00000000032474b8, "%0s collision detected at time: %0d, ", P_0000000003247640, $time {0 0 0};
    %load/vec4 v00000000032caa20_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_213.11, 8;
T_213.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_213.11, 8;
 ; End of false expr.
    %blend;
T_213.11;
    %vpi_call/w 5 3349 "$fwrite", P_00000000032474b8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000032a2380_0, v00000000032a35a0_0 {1 0 0};
    %jmp T_213.9;
T_213.8 ;
    %load/vec4 v00000000032cab60_0;
    %load/vec4 v000000000329ff40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_00000000032474b8, "%0s collision detected at time: %0d, ", P_0000000003247640, $time {0 0 0};
    %load/vec4 v00000000032caa20_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_213.15, 8;
T_213.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_213.15, 8;
 ; End of false expr.
    %blend;
T_213.15;
    %vpi_call/w 5 3355 "$fwrite", P_00000000032474b8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000032a2380_0, v00000000032adaa0_0 {1 0 0};
T_213.12 ;
T_213.9 ;
    %jmp T_213;
    .thread T_213;
    .scope S_00000000032455d0;
T_214 ;
    %wait E_00000000030c86e0;
    %load/vec4 v00000000032a47c0_0;
    %load/vec4 v00000000032a49a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %load/vec4 v00000000032caa20_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000032c9300_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_214.2, 9;
    %load/vec4 v00000000032a2380_0;
    %load/vec4 v00000000032caa20_0;
    %pad/u 32;
    %load/vec4 v00000000032a35a0_0;
    %load/vec4 v00000000032c9300_0;
    %pad/u 32;
    %store/vec4 v000000000329eaa0_0, 0, 32;
    %store/vec4 v00000000032a04e0_0, 0, 9;
    %store/vec4 v000000000329e500_0, 0, 32;
    %store/vec4 v000000000329f5e0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003245a50;
    %join;
    %load/vec4  v000000000329fd60_0;
    %pad/s 1;
    %store/vec4 v00000000032c9ee0_0, 0, 1;
    %jmp T_214.3;
T_214.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c9ee0_0, 0, 1;
T_214.3 ;
    %jmp T_214.1;
T_214.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c9ee0_0, 0, 1;
T_214.1 ;
    %load/vec4 v00000000032adb40_0;
    %load/vec4 v00000000032a49a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.4, 8;
    %load/vec4 v000000000329e320_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000032c9300_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_214.6, 9;
    %load/vec4 v00000000032ada00_0;
    %load/vec4 v000000000329e320_0;
    %pad/u 32;
    %load/vec4 v00000000032a35a0_0;
    %load/vec4 v00000000032c9300_0;
    %pad/u 32;
    %store/vec4 v000000000329eaa0_0, 0, 32;
    %store/vec4 v00000000032a04e0_0, 0, 9;
    %store/vec4 v000000000329e500_0, 0, 32;
    %store/vec4 v000000000329f5e0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_0000000003245a50;
    %join;
    %load/vec4  v000000000329fd60_0;
    %pad/s 1;
    %store/vec4 v00000000032ca340_0, 0, 1;
    %jmp T_214.7;
T_214.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032ca340_0, 0, 1;
T_214.7 ;
    %jmp T_214.5;
T_214.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032ca340_0, 0, 1;
T_214.5 ;
    %load/vec4 v00000000032c9ee0_0;
    %load/vec4 v00000000032caa20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_00000000032474b8, "%0s collision detected at time: %0d, ", P_0000000003247640, $time {0 0 0};
    %load/vec4 v00000000032c9300_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_214.11, 8;
T_214.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_214.11, 8;
 ; End of false expr.
    %blend;
T_214.11;
    %vpi_call/w 5 3391 "$fwrite", P_00000000032474b8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000032a2380_0, S<0,vec4,u40>, v00000000032a35a0_0 {1 0 0};
    %jmp T_214.9;
T_214.8 ;
    %load/vec4 v00000000032ca340_0;
    %load/vec4 v000000000329e320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_00000000032474b8, "%0s collision detected at time: %0d, ", P_0000000003247640, $time {0 0 0};
    %load/vec4 v00000000032c9300_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_214.15, 8;
T_214.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_214.15, 8;
 ; End of false expr.
    %blend;
T_214.15;
    %vpi_call/w 5 3397 "$fwrite", P_00000000032474b8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000032ada00_0, S<0,vec4,u40>, v00000000032a35a0_0 {1 0 0};
T_214.12 ;
T_214.9 ;
    %jmp T_214;
    .thread T_214;
    .scope S_0000000003249120;
T_215 ;
    %wait E_00000000030c90a0;
    %load/vec4 v000000000329f040_0;
    %store/vec4 v00000000032a0120_0, 0, 8;
    %load/vec4 v000000000329f180_0;
    %store/vec4 v00000000032a0300_0, 0, 9;
    %load/vec4 v000000000329f540_0;
    %store/vec4 v00000000032a0580_0, 0, 1;
    %load/vec4 v000000000329ffe0_0;
    %store/vec4 v00000000032a01c0_0, 0, 1;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_00000000032495a0;
T_216 ;
    %wait E_00000000030c81a0;
    %load/vec4 v00000000032a0080_0;
    %store/vec4 v000000000329f040_0, 0, 8;
    %load/vec4 v00000000032a0620_0;
    %store/vec4 v000000000329f540_0, 0, 1;
    %load/vec4 v000000000329fc20_0;
    %store/vec4 v000000000329ffe0_0, 0, 1;
    %load/vec4 v000000000329f220_0;
    %store/vec4 v000000000329f180_0, 0, 9;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_00000000032492a0;
T_217 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000032a3000_0, 0, 64;
    %end;
    .thread T_217;
    .scope S_00000000032492a0;
T_218 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000032a3000_0, "%h", v00000000032a1840_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000032a1840_0, 0, 8;
T_218.0 ;
    %load/vec4 v00000000032a1840_0;
    %store/vec4 v00000000032a0120_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000032a0300_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a0580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a01c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000329f040_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000329f180_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329ffe0_0, 0, 1;
    %load/vec4 v00000000032a1840_0;
    %replicate 2;
    %pad/u 8;
    %store/vec4 v00000000032a1a20_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000032a0c60_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a30a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a21a0_0, 0, 1;
    %end;
    .thread T_218;
    .scope S_0000000003248820;
T_219 ;
    %wait E_00000000030c8920;
    %load/vec4 v00000000032a0f80_0;
    %store/vec4 v00000000032a27e0_0, 0, 8;
    %load/vec4 v00000000032a1de0_0;
    %store/vec4 v00000000032a26a0_0, 0, 1;
    %load/vec4 v00000000032a2ce0_0;
    %store/vec4 v00000000032a0da0_0, 0, 1;
    %load/vec4 v00000000032a0e40_0;
    %store/vec4 v00000000032a1660_0, 0, 9;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_0000000003249ba0;
T_220 ;
    %wait E_00000000030c86e0;
    %load/vec4 v00000000032a1c00_0;
    %load/vec4 v00000000032a1160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.0, 8;
    %load/vec4 v00000000032a17a0_0;
    %assign/vec4 v00000000032a24c0_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000032a3140_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032a2600_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032a0d00_0, 100;
    %jmp T_220.1;
T_220.0 ;
    %load/vec4 v00000000032a1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.2, 8;
    %load/vec4 v00000000032a27e0_0;
    %assign/vec4 v00000000032a24c0_0, 100;
    %load/vec4 v00000000032a1660_0;
    %assign/vec4 v00000000032a3140_0, 100;
    %load/vec4 v00000000032a26a0_0;
    %assign/vec4 v00000000032a2600_0, 100;
    %load/vec4 v00000000032a0da0_0;
    %assign/vec4 v00000000032a0d00_0, 100;
T_220.2 ;
T_220.1 ;
    %jmp T_220;
    .thread T_220;
    .scope S_0000000003249d20;
T_221 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000032a2240_0, 0, 64;
    %end;
    .thread T_221;
    .scope S_0000000003249d20;
T_222 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000032a2240_0, "%h", v00000000032a17a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000032a17a0_0, 0, 8;
T_222.0 ;
    %load/vec4 v00000000032a17a0_0;
    %store/vec4 v00000000032a24c0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000032a3140_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a2600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a0d00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000032a27e0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000032a1660_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a26a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a0da0_0, 0, 1;
    %load/vec4 v00000000032a17a0_0;
    %replicate 2;
    %pad/u 8;
    %store/vec4 v00000000032a0bc0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000032a2920_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a1ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a1520_0, 0, 1;
    %end;
    .thread T_222;
    .scope S_000000000324a4a0;
T_223 ;
    %wait E_00000000030c8c20;
    %load/vec4 v000000000329e960_0;
    %store/vec4 v000000000329e5a0_0, 0, 8;
    %load/vec4 v000000000329fe00_0;
    %store/vec4 v000000000329e3c0_0, 0, 9;
    %load/vec4 v00000000032a08a0_0;
    %store/vec4 v000000000329fea0_0, 0, 1;
    %load/vec4 v000000000329f7c0_0;
    %store/vec4 v000000000329efa0_0, 0, 1;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_0000000003248fa0;
T_224 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000329f9a0_0, 0, 8;
    %end;
    .thread T_224;
    .scope S_0000000003248fa0;
T_225 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a0940_0, 0, 1;
    %end;
    .thread T_225;
    .scope S_0000000003248fa0;
T_226 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000329ebe0_0, 0, 1;
    %end;
    .thread T_226;
    .scope S_0000000003248fa0;
T_227 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000329f400_0, 0, 9;
    %end;
    .thread T_227;
    .scope S_0000000003246ad0;
T_228 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v00000000032a45e0_0, 0, 13;
    %end;
    .thread T_228;
    .scope S_0000000003246ad0;
T_229 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000032a4a40_0, 0, 64;
    %end;
    .thread T_229;
    .scope S_0000000003246ad0;
T_230 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000032a5120_0, 0, 64;
    %end;
    .thread T_230;
    .scope S_0000000003246ad0;
T_231 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000032a4900_0, 0, 64;
    %end;
    .thread T_231;
    .scope S_0000000003246ad0;
T_232 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v00000000032a4ae0_0, 0, 8184;
    %end;
    .thread T_232;
    .scope S_0000000003246ad0;
T_233 ;
    %pushi/vec4 3537692362, 0, 8097;
    %concati/vec4 3840434366, 0, 32;
    %concati/vec4 3837975132, 0, 32;
    %concati/vec4 7169389, 0, 23;
    %store/vec4 v00000000032ca480_0, 0, 8184;
    %end;
    .thread T_233;
    .scope S_0000000003246ad0;
T_234 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000032a4220_0, 0, 32;
    %end;
    .thread T_234;
    .scope S_0000000003246ad0;
T_235 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_000000000324a320;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v00000000032a4a40_0, "%h", v00000000032a4cc0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_235.0, 4;
    %load/vec4 v00000000032a4cc0_0;
    %store/vec4 v00000000032ca660_0, 0, 8;
    %jmp T_235.1;
T_235.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000032ca660_0, 0, 8;
T_235.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v00000000032a5120_0, "%h", v00000000032a51c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_235.2, 4;
    %load/vec4 v00000000032a51c0_0;
    %store/vec4 v00000000032ca0c0_0, 0, 8;
    %jmp T_235.3;
T_235.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000032ca0c0_0, 0, 8;
T_235.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c9800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032a42c0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000032c9120_0, 0, 9;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000329ed20_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000324a1a0;
    %join;
    %load/vec4  v000000000329e820_0;
    %sub;
    %store/vec4 v00000000032c9940_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000329ed20_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000324a1a0;
    %join;
    %load/vec4  v000000000329e820_0;
    %sub;
    %store/vec4 v00000000032c9f80_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000329ed20_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000324a1a0;
    %join;
    %load/vec4  v000000000329e820_0;
    %sub;
    %store/vec4 v00000000032ca520_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000329ed20_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_000000000324a1a0;
    %join;
    %load/vec4  v000000000329e820_0;
    %sub;
    %store/vec4 v00000000032cae80_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_235;
    .scope S_00000000032464d0;
T_236 ;
    %wait E_00000000030c88e0;
    %load/vec4 v00000000032ac100_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000032ac060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032ac100_0, 0;
    %jmp T_236;
    .thread T_236;
    .scope S_00000000032464d0;
T_237 ;
    %wait E_00000000030c84a0;
    %load/vec4 v00000000032ac060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_237.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000032ad460_0, 0;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v00000000032add20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000032ade60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.2, 8;
    %load/vec4 v00000000032ad3c0_0;
    %assign/vec4 v00000000032ad460_0, 0;
T_237.2 ;
T_237.1 ;
    %jmp T_237;
    .thread T_237;
    .scope S_00000000032464d0;
T_238 ;
    %wait E_00000000030c88e0;
    %load/vec4 v00000000032ad460_0;
    %store/vec4 v00000000032ac1a0_0, 0, 7;
    %jmp T_238;
    .thread T_238;
    .scope S_00000000032464d0;
T_239 ;
    %wait E_00000000030c88a0;
    %load/vec4 v00000000032ac100_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_239.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ad5a0_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v00000000032add20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_239.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032ad5a0_0, 0;
    %jmp T_239.3;
T_239.2 ;
    %load/vec4 v00000000032ad320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_239.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032ad5a0_0, 0;
T_239.4 ;
T_239.3 ;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_00000000032470d0;
T_240 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c9b20_0, 0, 1;
    %end;
    .thread T_240;
    .scope S_00000000032470d0;
T_241 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c9c60_0, 0, 1;
    %end;
    .thread T_241;
    .scope S_00000000032470d0;
T_242 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000032c96c0_0, 0, 5;
    %end;
    .thread T_242;
    .scope S_00000000032470d0;
T_243 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c8a40_0, 0, 1;
    %end;
    .thread T_243;
    .scope S_00000000032470d0;
T_244 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000032c9da0_0, 0, 5;
    %end;
    .thread T_244;
    .scope S_00000000032470d0;
T_245 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c8ae0_0, 0, 1;
    %end;
    .thread T_245;
    .scope S_00000000032470d0;
T_246 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c8fe0_0, 0, 1;
    %end;
    .thread T_246;
    .scope S_00000000032470d0;
T_247 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c94e0_0, 0, 1;
    %end;
    .thread T_247;
    .scope S_00000000032470d0;
T_248 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c8cc0_0, 0, 1;
    %end;
    .thread T_248;
    .scope S_00000000032470d0;
T_249 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032caf20_0, 0, 1;
    %end;
    .thread T_249;
    .scope S_00000000032470d0;
T_250 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cc780_0, 0, 1;
    %end;
    .thread T_250;
    .scope S_00000000032470d0;
T_251 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cc8c0_0, 0, 1;
    %end;
    .thread T_251;
    .scope S_00000000032470d0;
T_252 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cc820_0, 0, 1;
    %end;
    .thread T_252;
    .scope S_00000000032470d0;
T_253 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cf7a0_0, 0, 1;
    %end;
    .thread T_253;
    .scope S_00000000032470d0;
T_254 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c99e0_0, 0, 1;
    %end;
    .thread T_254;
    .scope S_00000000032470d0;
T_255 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032c93a0_0, 0, 1;
    %end;
    .thread T_255;
    .scope S_00000000032470d0;
T_256 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cb060_0, 0, 1;
    %end;
    .thread T_256;
    .scope S_00000000032470d0;
T_257 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032cafc0_0, 0, 1;
    %end;
    .thread T_257;
    .scope S_00000000031a0380;
T_258 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_258.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d2040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d11e0_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v00000000032d10a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_258.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d2040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d11e0_0, 0;
    %jmp T_258.3;
T_258.2 ;
    %load/vec4 v00000000032d1280_0;
    %assign/vec4 v00000000032d2040_0, 0;
    %load/vec4 v00000000032d1280_0;
    %load/vec4 v00000000032d2040_0;
    %inv;
    %and;
    %assign/vec4 v00000000032d11e0_0, 0;
T_258.3 ;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_00000000031a0380;
T_259 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_259.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000032d02e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032d16e0_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v00000000032d1e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_259.2, 4;
    %load/vec4 v00000000032d02e0_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_259.4, 5;
    %load/vec4 v00000000032d02e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000032d02e0_0, 0;
    %load/vec4 v00000000032d16e0_0;
    %assign/vec4 v00000000032d16e0_0, 0;
    %jmp T_259.5;
T_259.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000032d02e0_0, 0;
    %load/vec4 v00000000032d16e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000000032d16e0_0, 0;
T_259.5 ;
    %jmp T_259.3;
T_259.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000032d02e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032d16e0_0, 0;
T_259.3 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_00000000031a0380;
T_260 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_260.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d1e60_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v00000000032d11e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_260.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d1e60_0, 0;
    %jmp T_260.3;
T_260.2 ;
    %load/vec4 v00000000032d16e0_0;
    %load/vec4 v00000000032d1820_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000032d1e60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d1e60_0, 0;
    %jmp T_260.5;
T_260.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d1e60_0, 0;
T_260.5 ;
T_260.3 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_00000000031a0380;
T_261 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_261.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000032d2860_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v00000000032d10a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_261.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000032d2860_0, 0;
    %jmp T_261.3;
T_261.2 ;
    %load/vec4 v00000000032d2860_0;
    %parti/s 10, 0, 2;
    %load/vec4 v00000000032d1e60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d2860_0, 0;
T_261.3 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_00000000031a0380;
T_262 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_262.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d0ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d0ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d1000_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v00000000032d0b00_0;
    %assign/vec4 v00000000032d0ba0_0, 0;
    %load/vec4 v00000000032d0ba0_0;
    %assign/vec4 v00000000032d0ec0_0, 0;
    %load/vec4 v00000000032d0ce0_0;
    %assign/vec4 v00000000032d1000_0, 0;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_00000000031a0380;
T_263 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_263.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000032d0600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d22c0_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v00000000032d02e0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_263.2, 4;
    %load/vec4 v00000000032d16e0_0;
    %pad/u 9;
    %assign/vec4 v00000000032d0600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d18c0_0, 0;
    %load/vec4 v00000000032d0ec0_0;
    %assign/vec4 v00000000032d22c0_0, 0;
    %jmp T_263.3;
T_263.2 ;
    %load/vec4 v00000000032d0600_0;
    %assign/vec4 v00000000032d0600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d22c0_0, 0;
T_263.3 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_00000000031a0380;
T_264 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_264.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d27c0_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v00000000032d1e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000032d2860_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_264.2, 4;
    %load/vec4 v00000000032d02e0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_264.4, 4;
    %load/vec4 v00000000032d0ec0_0;
    %assign/vec4 v00000000032d27c0_0, 0;
    %jmp T_264.5;
T_264.4 ;
    %load/vec4 v00000000032d27c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000032d27c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d27c0_0, 0;
T_264.5 ;
    %jmp T_264.3;
T_264.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d27c0_0, 0;
T_264.3 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_00000000031a0380;
T_265 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_265.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000032d1d20_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v00000000032d27c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_265.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000032d1d20_0, 0;
    %jmp T_265.3;
T_265.2 ;
    %load/vec4 v00000000032d1d20_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_265.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000032d1d20_0, 0;
    %jmp T_265.5;
T_265.4 ;
    %load/vec4 v00000000032d1d20_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000032d1d20_0, 0;
T_265.5 ;
T_265.3 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_00000000031a0380;
T_266 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_266.0, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000032d2400_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v00000000032d2860_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000032d2860_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000032d09c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000032d09c0_0;
    %pad/u 10;
    %load/vec4 v00000000032d1820_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_266.2, 9;
    %load/vec4 v00000000032d0ce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_266.4, 4;
    %load/vec4 v00000000032d2400_0;
    %assign/vec4 v00000000032d2400_0, 0;
    %jmp T_266.5;
T_266.4 ;
    %load/vec4 v00000000032d2400_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_266.6, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000032d2400_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v00000000032d2400_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000000032d2400_0, 0;
T_266.7 ;
T_266.5 ;
    %jmp T_266.3;
T_266.2 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000032d2400_0, 0;
T_266.3 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_00000000031a0380;
T_267 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_267.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000032d1780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d0240_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v00000000032d2860_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000032d1780_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000032d1320_0;
    %pad/u 10;
    %load/vec4 v00000000032d1820_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_267.2, 9;
    %load/vec4 v00000000032d2400_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000032d1000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v00000000032d1780_0;
    %pad/u 10;
    %load/vec4 v00000000032d1820_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v00000000032d1780_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000000032d1780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d0240_0, 0;
    %jmp T_267.5;
T_267.4 ;
    %load/vec4 v00000000032d1780_0;
    %assign/vec4 v00000000032d1780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d0240_0, 0;
T_267.5 ;
    %jmp T_267.3;
T_267.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000032d1780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d0240_0, 0;
T_267.3 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_00000000031a0380;
T_268 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_268.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d0d80_0, 0, 32;
T_268.2 ;
    %load/vec4 v00000000032d0d80_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_268.3, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 3, v00000000032d0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d0920, 0, 4;
    %load/vec4 v00000000032d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d0d80_0, 0, 32;
    %jmp T_268.2;
T_268.3 ;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v00000000032d10a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_268.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d0d80_0, 0, 32;
T_268.6 ;
    %load/vec4 v00000000032d0d80_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_268.7, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 3, v00000000032d0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d0920, 0, 4;
    %load/vec4 v00000000032d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d0d80_0, 0, 32;
    %jmp T_268.6;
T_268.7 ;
    %jmp T_268.5;
T_268.4 ;
    %load/vec4 v00000000032d1780_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d0920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d0d80_0, 0, 32;
T_268.8 ;
    %load/vec4 v00000000032d0d80_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_268.9, 5;
    %ix/getv/s 4, v00000000032d0d80_0;
    %load/vec4a v00000000032d0920, 4;
    %load/vec4 v00000000032d0d80_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d0920, 0, 4;
    %load/vec4 v00000000032d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d0d80_0, 0, 32;
    %jmp T_268.8;
T_268.9 ;
T_268.5 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_00000000031a0380;
T_269 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d1140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_269.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d0e20_0, 0;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v00000000032d0240_0;
    %assign/vec4 v00000000032d1f00_0, 0;
    %load/vec4 v00000000032d1f00_0;
    %load/vec4 v00000000032d0240_0;
    %or;
    %assign/vec4 v00000000032d0e20_0, 0;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_00000000031a0200;
T_270 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d3300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_270.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d4fc0_0, 0, 32;
T_270.2 ;
    %load/vec4 v00000000032d4fc0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_270.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000000032d4fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d4ca0, 0, 4;
    %load/vec4 v00000000032d4fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d4fc0_0, 0, 32;
    %jmp T_270.2;
T_270.3 ;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v00000000032d4c00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_270.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d4fc0_0, 0, 32;
T_270.6 ;
    %load/vec4 v00000000032d4fc0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_270.7, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000000032d4fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d4ca0, 0, 4;
    %load/vec4 v00000000032d4fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d4fc0_0, 0, 32;
    %jmp T_270.6;
T_270.7 ;
    %jmp T_270.5;
T_270.4 ;
    %load/vec4 v00000000032d3da0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d4ca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d4fc0_0, 0, 32;
T_270.8 ;
    %load/vec4 v00000000032d4fc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_270.9, 5;
    %ix/getv/s 4, v00000000032d4fc0_0;
    %load/vec4a v00000000032d4ca0, 4;
    %load/vec4 v00000000032d4fc0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032d4ca0, 0, 4;
    %load/vec4 v00000000032d4fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d4fc0_0, 0, 32;
    %jmp T_270.8;
T_270.9 ;
T_270.5 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_00000000031a0200;
T_271 ;
    %wait E_00000000030c74e0;
    %load/vec4 v00000000032d3300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_271.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d45c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d4c00_0, 0;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v00000000032d13c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d2180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000032d4b60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032d2c20_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v00000000032d20e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_271.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_271.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_271.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_271.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_271.6, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d45c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d4c00_0, 0;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v00000000032d13c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d2180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000032d4b60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032d2c20_0, 0;
    %jmp T_271.8;
T_271.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d4c00_0, 0;
    %load/vec4 v00000000032d4d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_271.9, 4;
    %load/vec4 v00000000032d2cc0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000000032d2180_0, 0;
    %load/vec4 v00000000032d2cc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000032d2cc0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d2220_0;
    %assign/vec4 v00000000032d2c20_0, 0;
    %load/vec4 v00000000032d2540_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_271.11, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d34e0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %pad/u 10;
    %load/vec4 v00000000032d2220_0;
    %addi 1, 0, 10;
    %cmp/e;
    %jmp/0xz  T_271.13, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
    %jmp T_271.14;
T_271.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
T_271.14 ;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v00000000032d4b60_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d2ae0_0;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %jmp T_271.12;
T_271.11 ;
    %load/vec4 v00000000032d2540_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d2ae0_0;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d45c0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d4b60_0;
    %assign/vec4 v00000000032d4b60_0, 0;
T_271.12 ;
    %jmp T_271.10;
T_271.9 ;
    %load/vec4 v00000000032d2ae0_0;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d45c0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
    %load/vec4 v00000000032d2540_0;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d2cc0_0;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d2180_0;
    %assign/vec4 v00000000032d2180_0, 0;
    %load/vec4 v00000000032d4b60_0;
    %assign/vec4 v00000000032d4b60_0, 0;
    %load/vec4 v00000000032d2c20_0;
    %assign/vec4 v00000000032d2c20_0, 0;
T_271.10 ;
    %jmp T_271.8;
T_271.3 ;
    %load/vec4 v00000000032d2ae0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_271.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d2180_0, 0;
    %load/vec4 v00000000032d2ae0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d45c0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
    %load/vec4 v00000000032d2540_0;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d4c00_0;
    %assign/vec4 v00000000032d4c00_0, 0;
    %load/vec4 v00000000032d2cc0_0;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d4b60_0;
    %assign/vec4 v00000000032d4b60_0, 0;
    %load/vec4 v00000000032d2c20_0;
    %assign/vec4 v00000000032d2c20_0, 0;
    %jmp T_271.16;
T_271.15 ;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000032d2180_0, 0;
    %load/vec4 v00000000032d2ae0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 3, 12, 5;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 15, 5;
    %xor;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000032d4b60_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 15, 5;
    %xor;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000032d4b60_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %assign/vec4 v00000000032d4b60_0, 0;
    %load/vec4 v00000000032d2540_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_271.17, 4;
    %load/vec4 v00000000032d2540_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
    %jmp T_271.18;
T_271.17 ;
    %load/vec4 v00000000032d2540_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_271.19, 4;
    %load/vec4 v00000000032d34e0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000000032d13c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %pad/u 10;
    %load/vec4 v00000000032d2c20_0;
    %cmp/e;
    %jmp/0xz  T_271.21, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
    %jmp T_271.22;
T_271.21 ;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
T_271.22 ;
    %jmp T_271.20;
T_271.19 ;
    %load/vec4 v00000000032d2540_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000032d45c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
T_271.20 ;
T_271.18 ;
    %load/vec4 v00000000032d2cc0_0;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d2c20_0;
    %assign/vec4 v00000000032d2c20_0, 0;
    %load/vec4 v00000000032d4c00_0;
    %assign/vec4 v00000000032d4c00_0, 0;
T_271.16 ;
    %jmp T_271.8;
T_271.4 ;
    %load/vec4 v00000000032d2ae0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_271.23, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d2180_0, 0;
    %load/vec4 v00000000032d2ae0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d45c0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
    %load/vec4 v00000000032d2540_0;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d2cc0_0;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d4b60_0;
    %assign/vec4 v00000000032d4b60_0, 0;
    %load/vec4 v00000000032d2c20_0;
    %assign/vec4 v00000000032d2c20_0, 0;
    %load/vec4 v00000000032d4c00_0;
    %assign/vec4 v00000000032d4c00_0, 0;
    %jmp T_271.24;
T_271.23 ;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 15, 5;
    %inv;
    %assign/vec4 v00000000032d2180_0, 0;
    %load/vec4 v00000000032d2ae0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 15, 5;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 15, 0, 2;
    %load/vec4 v00000000032d4b60_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d4b60_0, 0;
    %load/vec4 v00000000032d2540_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_271.25, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %jmp T_271.26;
T_271.25 ;
    %load/vec4 v00000000032d2540_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
T_271.26 ;
    %load/vec4 v00000000032d45c0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %load/vec4 v00000000032d2cc0_0;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d2c20_0;
    %assign/vec4 v00000000032d2c20_0, 0;
    %load/vec4 v00000000032d4c00_0;
    %assign/vec4 v00000000032d4c00_0, 0;
T_271.24 ;
    %jmp T_271.8;
T_271.5 ;
    %load/vec4 v00000000032d2ae0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_271.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d2180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d2cc0_0;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d2540_0;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
    %load/vec4 v00000000032d4c00_0;
    %assign/vec4 v00000000032d4c00_0, 0;
    %jmp T_271.28;
T_271.27 ;
    %load/vec4 v00000000032d2cc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000032d2cc0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032d2cc0_0, 0;
    %load/vec4 v00000000032d2ae0_0;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %load/vec4 v00000000032d2540_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_271.29, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d2180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d4c00_0, 0;
    %jmp T_271.30;
T_271.29 ;
    %load/vec4 v00000000032d2540_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %load/vec4 v00000000032d2cc0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000000032d2180_0, 0;
    %load/vec4 v00000000032d20e0_0;
    %assign/vec4 v00000000032d20e0_0, 0;
    %load/vec4 v00000000032d4c00_0;
    %assign/vec4 v00000000032d4c00_0, 0;
T_271.30 ;
T_271.28 ;
    %load/vec4 v00000000032d13c0_0;
    %assign/vec4 v00000000032d13c0_0, 0;
    %load/vec4 v00000000032d4b60_0;
    %assign/vec4 v00000000032d4b60_0, 0;
    %load/vec4 v00000000032d2c20_0;
    %assign/vec4 v00000000032d2c20_0, 0;
    %load/vec4 v00000000032d45c0_0;
    %assign/vec4 v00000000032d45c0_0, 0;
    %jmp T_271.8;
T_271.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000032d2ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032d45c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000032d20e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000032d2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032d4c00_0, 0;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v00000000032d2cc0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v00000000032d13c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000032d2180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000032d4b60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032d2c20_0, 0;
    %jmp T_271.8;
T_271.8 ;
    %pop/vec4 1;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0000000002daf970;
T_272 ;
    %delay 1000, 0;
    %load/vec4 v00000000032d40c0_0;
    %inv;
    %store/vec4 v00000000032d40c0_0, 0, 1;
    %jmp T_272;
    .thread T_272;
    .scope S_0000000002daf970;
T_273 ;
    %delay 50000, 0;
    %load/vec4 v00000000032d4e80_0;
    %inv;
    %store/vec4 v00000000032d4e80_0, 0, 1;
    %jmp T_273;
    .thread T_273;
    .scope S_0000000002daf970;
T_274 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d4e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d40c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d4840_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 128000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d4840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
T_274.0 ;
    %load/vec4 v00000000032d3c60_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.1, 5;
    %delay 8000, 0;
    %load/vec4 v00000000032d3c60_0;
    %pad/s 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %load/vec4 v00000000032d3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
    %jmp T_274.0;
T_274.1 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
T_274.2 ;
    %load/vec4 v00000000032d3c60_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.3, 5;
    %delay 8000, 0;
    %load/vec4 v00000000032d3c60_0;
    %pad/s 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %load/vec4 v00000000032d3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
    %jmp T_274.2;
T_274.3 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
T_274.4 ;
    %load/vec4 v00000000032d3c60_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.5, 5;
    %delay 8000, 0;
    %load/vec4 v00000000032d3c60_0;
    %pad/s 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %load/vec4 v00000000032d3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
    %jmp T_274.4;
T_274.5 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
T_274.6 ;
    %load/vec4 v00000000032d3c60_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.7, 5;
    %delay 8000, 0;
    %load/vec4 v00000000032d3c60_0;
    %pad/s 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %load/vec4 v00000000032d3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032d3c60_0, 0, 32;
    %jmp T_274.6;
T_274.7 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v00000000032d4340_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v00000000032d42a0_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3f80_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call/w 2 176 "$finish" {0 0 0};
    %end;
    .thread T_274;
    .scope S_0000000002daf970;
T_275 ;
    %vpi_call/w 2 181 "$dumpfile", "dsp_hdlc_ctrl_testbench.vcd" {0 0 0};
    %vpi_call/w 2 182 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002daf970 {0 0 0};
    %vpi_call/w 2 183 "$display", "dsp_hdlc_ctrl_testbench!" {0 0 0};
    %end;
    .thread T_275;
    .scope S_00000000030f7de0;
T_276 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d3260_0, 0, 1;
    %end;
    .thread T_276;
    .scope S_00000000030f7de0;
T_277 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d33a0_0, 0, 1;
    %end;
    .thread T_277;
    .scope S_00000000030f7de0;
T_278 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d4f20_0, 0, 1;
    %end;
    .thread T_278;
    .scope S_00000000030f7de0;
T_279 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d5060_0, 0, 1;
    %end;
    .thread T_279;
    .scope S_00000000030f7de0;
T_280 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v00000000032d4480_0, 0, 1;
    %end;
    .thread T_280;
    .scope S_00000000030f7de0;
T_281 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v00000000032d2900_0, 0, 1;
    %end;
    .thread T_281;
    .scope S_00000000030f7de0;
T_282 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v00000000032d2a40_0, 0, 1;
    %end;
    .thread T_282;
    .scope S_00000000030f7de0;
T_283 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v00000000032d36c0_0, 0, 1;
    %end;
    .thread T_283;
    .scope S_00000000030f7de0;
T_284 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d2ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d2b80_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d2ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d2b80_0, 0, 1;
    %end;
    .thread T_284;
    .scope S_00000000030f7de0;
T_285 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032d4200_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032d4200_0, 0, 1;
    %end;
    .thread T_285;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "C:\Users\zhang\iverilog_testbench\dsp_hdlc_ctrl_testbench.v";
    "C:\Users\zhang\iverilog_testbench\dsp_hdlc_ctrl.v";
    "C:\Users\zhang\manage_ip\hdlc_tx_ram\sim\hdlc_tx_ram.v";
    "C:\Users\zhang\manage_ip\flag_insert0_ram\simulation\blk_mem_gen_v8_4.v";
    "C:\Users\zhang\manage_ip\ila_8_16384_1120\sim\ila_8_16384_1120.v";
    "C:\Users\zhang\iverilog_testbench\hdlctra.v";
    "C:\Users\zhang\iverilog_testbench\insert0.v";
    "C:\Users\zhang\iverilog_testbench\flag_i0.v";
    "C:\Users\zhang\manage_ip\flag_insert0_ram\sim\flag_insert0_ram.v";
    "C:\Users\zhang\manage_ip\insert0_ram\sim\insert0_ram.v";
    "C:\Xilinx\Vivado\2015.1\data\verilog\src/glbl.v";
