/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:33:56 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_H__
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_H__

/***************************************************************************
 *VICE2_ARCSS_ESS_P1_INTR2_0_0 - VICE2 ARCSS_ESS Interrupts Controller for ARC
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS 0x00720600 /* [RO] ARC P0 interrupt Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET 0x00720604 /* [WO] ARC P0 interrupt Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR 0x00720608 /* [WO] ARC P0 interrupt Clear Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS 0x0072060c /* [RO] ARC P0 interrupt Mask Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET 0x00720610 /* [WO] ARC P0 interrupt Mask Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR 0x00720614 /* [WO] ARC P0 interrupt Mask Clear Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS 0x00720618 /* [RO] ARC P1 interrupt Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET 0x0072061c /* [WO] ARC P1 interrupt Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR 0x00720620 /* [WO] ARC P1 interrupt Clear Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS 0x00720624 /* [RO] ARC P1 interrupt Mask Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET 0x00720628 /* [WO] ARC P1 interrupt Mask Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR 0x0072062c /* [WO] ARC P1 interrupt Mask Clear Register */

/***************************************************************************
 *ARC_P0_STATUS - ARC P0 interrupt Status Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_CME0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP3_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP2_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP1_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_STATUS_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P0_SET - ARC P0 interrupt Set Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_TIMER0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_CME0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP3_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP2_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP1_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_SET_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P0_CLEAR - ARC P0 interrupt Clear Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_CME0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP3_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP2_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP1_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_CLEAR_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P0_MASK_STATUS - ARC P0 interrupt Mask Status Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_CME0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP3_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP2_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP1_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_STATUS_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P0_MASK_SET - ARC P0 interrupt Mask Set Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_CME0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP3_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP2_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP1_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_SET_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P0_MASK_CLEAR - ARC P0 interrupt Mask Clear Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_CME0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP3_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP2_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP1_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P0_MASK_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P0_MASK_CLEAR_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P1_STATUS - ARC P1 interrupt Status Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_CME0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP3_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP2_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP1_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_STATUS_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P1_SET - ARC P1 interrupt Set Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_TIMER0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_CME0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP3_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP2_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP1_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_SET_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P1_CLEAR - ARC P1 interrupt Clear Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_CME0_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP3_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP2_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP1_INTR_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_CLEAR_VIP0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_P1_MASK_STATUS - ARC P1 interrupt Mask Status Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_CME0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP3_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP2_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP1_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_STATUS :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_STATUS_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P1_MASK_SET - ARC P1 interrupt Mask Set Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_CME0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP3_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP2_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP1_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_SET :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_SET_VIP0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *ARC_P1_MASK_CLEAR - ARC P1 interrupt Mask Clear Register
 ***************************************************************************/
/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_reserved0_SHIFT 16

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_15_INTR [15:15] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_15_INTR_MASK 0x00008000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_15_INTR_SHIFT 15
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_15_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_14_INTR [14:14] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_14_INTR_MASK 0x00004000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_14_INTR_SHIFT 14
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_14_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_13_INTR [13:13] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_13_INTR_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_13_INTR_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_13_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_12_INTR [12:12] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_12_INTR_MASK 0x00001000
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_12_INTR_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_12_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_11_INTR [11:11] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_11_INTR_MASK 0x00000800
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_11_INTR_SHIFT 11
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_11_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_10_INTR [10:10] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_10_INTR_MASK 0x00000400
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_10_INTR_SHIFT 10
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_10_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_09_INTR [09:09] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_09_INTR_MASK 0x00000200
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_09_INTR_SHIFT 9
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_09_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT1_08_INTR [08:08] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_08_INTR_MASK 0x00000100
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_08_INTR_SHIFT 8
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT1_08_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT0_07_INTR [07:07] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT0_07_INTR_MASK 0x00000080
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT0_07_INTR_SHIFT 7
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT0_07_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: ARCESS_SOFT0_06_INTR [06:06] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT0_06_INTR_MASK 0x00000040
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT0_06_INTR_SHIFT 6
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_ARCESS_SOFT0_06_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: TIMER0_INTR [05:05] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_TIMER0_INTR_MASK 0x00000020
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_TIMER0_INTR_SHIFT 5
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: CME0_INTR [04:04] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_CME0_INTR_MASK 0x00000010
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_CME0_INTR_SHIFT 4
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_CME0_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP3_INTR [03:03] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP3_INTR_MASK 0x00000008
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP3_INTR_SHIFT 3
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP3_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP2_INTR [02:02] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP2_INTR_MASK 0x00000004
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP2_INTR_SHIFT 2
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP2_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP1_INTR [01:01] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP1_INTR_MASK 0x00000002
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP1_INTR_SHIFT 1
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP1_INTR_DEFAULT 0x00000001

/* VICE2_ARCSS_ESS_P1_INTR2_0_0 :: ARC_P1_MASK_CLEAR :: VIP0_INTR [00:00] */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP0_INTR_MASK 0x00000001
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP0_INTR_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_ARC_P1_MASK_CLEAR_VIP0_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_VICE2_ARCSS_ESS_P1_INTR2_0_0_H__ */

/* End of File */
