// Seed: 2243445864
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output wor id_6,
    input supply0 id_7,
    input wand id_8,
    output uwire id_9,
    output uwire id_10,
    input supply1 id_11,
    output wire id_12,
    input supply1 id_13,
    input supply1 id_14
);
  logic id_16 = id_0;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7,
    output tri1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input uwire id_11
    , id_18,
    input wire id_12,
    output tri1 id_13,
    input wand id_14,
    input tri id_15,
    output wand id_16
);
  wire [1 : 1] id_19;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_5,
      id_1,
      id_6,
      id_7,
      id_9,
      id_2,
      id_3,
      id_8,
      id_15,
      id_13,
      id_6,
      id_4
  );
endmodule
