
---------- Begin Simulation Statistics ----------
final_tick                               1271655631500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59454                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702104                       # Number of bytes of host memory used
host_op_rate                                    59628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24163.60                       # Real time elapsed on the host
host_tick_rate                               52626918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436629898                       # Number of instructions simulated
sim_ops                                    1440833653                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.271656                       # Number of seconds simulated
sim_ticks                                1271655631500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.679456                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              199151293                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           227135639                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         32292535                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290400026                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25849972                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26875797                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1025825                       # Number of indirect misses.
system.cpu0.branchPred.lookups              377113548                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2189528                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100285                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16096465                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547645                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41155169                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309751                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      167214033                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564768                       # Number of instructions committed
system.cpu0.commit.committedOps            1318668340                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2307275150                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.365354                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1692554552     73.36%     73.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    356484887     15.45%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     86345785      3.74%     92.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85494445      3.71%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31151614      1.35%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6909838      0.30%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5640470      0.24%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1538390      0.07%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41155169      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2307275150                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143494                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273936434                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171672                       # Number of loads committed
system.cpu0.commit.membars                    4203730                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203736      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073930     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271949     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185808     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318668340                       # Class of committed instruction
system.cpu0.commit.refs                     558457785                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564768                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318668340                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.927456                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.927456                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            435689995                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             16247024                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           189118100                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1517348670                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               848854820                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1033720092                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16106700                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24074355                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8375838                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  377113548                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273403321                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1486500359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12901384                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1579867357                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               64605574                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148609                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         823944004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         225001265                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.622578                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2342747445                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.676784                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.925510                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1239601429     52.91%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               808600464     34.52%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               152112278      6.49%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               113819075      4.86%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20194185      0.86%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4255085      0.18%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2059464      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     428      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105037      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2342747445                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      194873366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16221881                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               348347733                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.569113                       # Inst execution rate
system.cpu0.iew.exec_refs                   637918264                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 167837408                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              353086364                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            477186172                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4165938                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8680965                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           172755988                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1485815364                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            470080856                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10642024                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1444193537                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2167926                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9029453                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16106700                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13711997                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       246143                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27008022                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        65185                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9760                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8449143                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     72014500                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19469875                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9760                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       749752                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15472129                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                663970543                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1428276792                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836021                       # average fanout of values written-back
system.cpu0.iew.wb_producers                555093166                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.562841                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1428395207                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1767322098                       # number of integer regfile reads
system.cpu0.int_regfile_writes              923783910                       # number of integer regfile writes
system.cpu0.ipc                              0.518819                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.518819                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205617      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            797728546     54.83%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848467      0.81%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100482      0.14%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           472973233     32.51%     88.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165979164     11.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1454835561                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3117882                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002143                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 596032     19.12%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2013804     64.59%     83.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               508041     16.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1453747770                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5255741668                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1428276740                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1652971731                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1473326042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1454835561                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12489322                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      167147021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           205327                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6179571                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52731679                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2342747445                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.620995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.863487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1328393585     56.70%     56.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          694946618     29.66%     86.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224142352      9.57%     95.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75810835      3.24%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15972865      0.68%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1440800      0.06%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1470651      0.06%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             305544      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             264195      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2342747445                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.573307                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29117630                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5451702                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           477186172                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          172755988                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2537620811                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5690453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              378941822                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208198                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12785686                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               864116162                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17615446                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26875                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1844192056                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1510636040                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          988609268                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1024806956                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27122400                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16106700                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58616491                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               143401066                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1844192012                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        159314                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5851                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30208033                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5836                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3751978187                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3007263324                       # The number of ROB writes
system.cpu0.timesIdled                       23349993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.638064                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20442479                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22553967                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2781860                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30033701                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1069542                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1081034                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11492                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34596321                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47551                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1976209                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28119155                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3552985                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14921230                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120065130                       # Number of instructions committed
system.cpu1.commit.committedOps             122165313                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    471005769                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259371                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.005397                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    419773587     89.12%     89.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26092340      5.54%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9252167      1.96%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7012324      1.49%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1753521      0.37%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       902012      0.19%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2084188      0.44%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       582645      0.12%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3552985      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    471005769                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797969                       # Number of function calls committed.
system.cpu1.commit.int_insts                116602452                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30175862                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76667596     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32275861     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021585      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122165313                       # Class of committed instruction
system.cpu1.commit.refs                      41297458                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120065130                       # Number of Instructions Simulated
system.cpu1.committedOps                    122165313                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.968850                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.968850                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            374407988                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               851927                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19472631                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             143685966                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26706392                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65979664                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1977563                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2090505                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5151357                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34596321                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25026347                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    443594214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               487958                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     148961741                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5566428                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072602                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27845535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21512021                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.312603                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         474222964                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.318547                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.738068                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               376402940     79.37%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63170104     13.32%     92.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20039012      4.23%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12004823      2.53%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1733233      0.37%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  370854      0.08%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  501765      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           474222964                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2297532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2066915                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30203167                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.277800                       # Inst execution rate
system.cpu1.iew.exec_refs                    45365958                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11521649                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              312310696                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34363234                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100667                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2053031                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11959317                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137046616                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33844309                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1975530                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132377381                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1689666                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6509166                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1977563                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10856969                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       102804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1062536                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        46353                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1783                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11757                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4187372                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       837721                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1783                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       531804                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1535111                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77517280                       # num instructions consuming a value
system.cpu1.iew.wb_count                    130850849                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.830140                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64350159                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.274596                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     130915618                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               167904846                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88103263                       # number of integer regfile writes
system.cpu1.ipc                              0.251962                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251962                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      3.13%      3.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84213537     62.68%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36431637     27.12%     92.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9507361      7.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134352911                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2871554                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021373                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 570640     19.87%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1836373     63.95%     83.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               464537     16.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133024219                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         745973583                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    130850837                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        151929257                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 130745720                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134352911                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300896                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14881302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           173271                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           209                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6470282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    474222964                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.283312                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.763207                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          391097914     82.47%     82.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53867641     11.36%     93.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17367498      3.66%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5871799      1.24%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3820970      0.81%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             917183      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             872139      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             230312      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             177508      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      474222964                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.281946                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13663317                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1438007                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34363234                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11959317                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       476520496                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2066775413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              337792531                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81689042                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13976903                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30159865                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4065713                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34337                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180040560                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141451324                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95252046                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66159674                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19110843                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1977563                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38098423                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13563004                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180040548                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34908                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               633                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30064993                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           633                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   604539119                       # The number of ROB reads
system.cpu1.rob.rob_writes                  277397790                       # The number of ROB writes
system.cpu1.timesIdled                          78436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6404775                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1179010                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8230582                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5295                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1744944                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8693358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17293339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       320024                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        96230                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65735766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5534676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131471341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5630906                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5591038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3749428                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4850419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3101588                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3101584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5591038                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           267                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25985950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25985950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    796291200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               796291200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              540                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8693481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8693481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8693481                       # Request fanout histogram
system.membus.respLayer1.occupancy        45804599701                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34303106785                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    474204916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   555945488.262241                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1225383000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1268810402000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2845229500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    235417842                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       235417842                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    235417842                       # number of overall hits
system.cpu0.icache.overall_hits::total      235417842                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     37985478                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      37985478                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     37985478                       # number of overall misses
system.cpu0.icache.overall_misses::total     37985478                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 573153524496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 573153524496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 573153524496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 573153524496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273403320                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273403320                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273403320                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273403320                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138936                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138936                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138936                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138936                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15088.753773                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15088.753773                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15088.753773                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15088.753773                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3416                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              134                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.492537                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30680743                       # number of writebacks
system.cpu0.icache.writebacks::total         30680743                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7304702                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7304702                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7304702                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7304702                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30680776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30680776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30680776                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30680776                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 417309363997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 417309363997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 417309363997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 417309363997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112218                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112218                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112218                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112218                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13601.656099                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13601.656099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13601.656099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13601.656099                       # average overall mshr miss latency
system.cpu0.icache.replacements              30680743                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    235417842                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      235417842                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     37985478                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     37985478                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 573153524496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 573153524496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273403320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273403320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138936                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138936                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15088.753773                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15088.753773                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7304702                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7304702                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30680776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30680776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 417309363997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 417309363997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13601.656099                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13601.656099                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          266097189                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30680743                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.673101                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        577487415                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       577487415                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    535116906                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       535116906                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    535116906                       # number of overall hits
system.cpu0.dcache.overall_hits::total      535116906                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49991643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49991643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49991643                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49991643                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1676007955688                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1676007955688                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1676007955688                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1676007955688                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    585108549                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    585108549                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    585108549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    585108549                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085440                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085440                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085440                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085440                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33525.762610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33525.762610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33525.762610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33525.762610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11931132                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       515507                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           280883                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6024                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.477231                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.575531                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32340493                       # number of writebacks
system.cpu0.dcache.writebacks::total         32340493                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18559953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18559953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18559953                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18559953                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31431690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31431690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31431690                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31431690                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 678679662453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 678679662453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 678679662453                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 678679662453                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.053719                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053719                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.053719                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053719                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21592.210360                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21592.210360                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21592.210360                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21592.210360                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32340493                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    394798569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      394798569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39128020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39128020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1112435496000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1112435496000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433926589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433926589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28430.661608                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28430.661608                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11492965                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11492965                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27635055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27635055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 534703679500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 534703679500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063686                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063686                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19348.746710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19348.746710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140318337                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140318337                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10863623                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10863623                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 563572459688                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 563572459688                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51877.026632                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51877.026632                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7066988                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7066988                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3796635                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3796635                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 143975982953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 143975982953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025113                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025113                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37921.997493                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37921.997493                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11148000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11148000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6403.216542                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6403.216542                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       770500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       770500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       601000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       601000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038292                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038292                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4060.810811                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4060.810811                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038292                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038292                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3067.567568                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3067.567568                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190624                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190624                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909661                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909661                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92179797000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92179797000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433113                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433113                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101334.230004                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101334.230004                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909661                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909661                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91270136000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91270136000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433113                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433113                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100334.230004                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100334.230004                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999356                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568654909                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32341111                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.583036                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999356                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1206774415                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1206774415                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30546687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29427151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               77753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              547456                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60599047                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30546687                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29427151                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              77753                       # number of overall hits
system.l2.overall_hits::.cpu1.data             547456                       # number of overall hits
system.l2.overall_hits::total                60599047                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            134089                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2912808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2073079                       # number of demand (read+write) misses
system.l2.demand_misses::total                5133965                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           134089                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2912808                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13989                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2073079                       # number of overall misses
system.l2.overall_misses::total               5133965                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11793775998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 309290115075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1296529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 223932580079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     546313000152                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11793775998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 309290115075                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1296529000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 223932580079                       # number of overall miss cycles
system.l2.overall_miss_latency::total    546313000152                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30680776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32339959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           91742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2620535                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65733012                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30680776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32339959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          91742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2620535                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65733012                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.090068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.152482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.791090                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078103                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.090068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.152482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.791090                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078103                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87954.835952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106182.801982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92682.035885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108019.318163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106411.516275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87954.835952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106182.801982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92682.035885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108019.318163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106411.516275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             241880                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3885                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.259974                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2716216                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3749428                       # number of writebacks
system.l2.writebacks::total                   3749428                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          83042                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28152                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              111667                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         83042                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28152                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             111667                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       133863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2829766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2044927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5022298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       133863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2829766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2044927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3721882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8744180                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10442709499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 274874744640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1146883500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201125517140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 487589854779                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10442709499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 274874744640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1146883500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201125517140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 358784950072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 846374804851                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.087501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.149790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.780347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076405                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.087501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.149790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.780347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133026                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78010.424830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97136.916848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83458.266628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98353.397036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97085.010642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78010.424830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97136.916848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83458.266628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98353.397036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96398.797724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96792.930252                       # average overall mshr miss latency
system.l2.replacements                       14153046                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8596311                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8596311                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8596311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8596311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56819853                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56819853                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56819853                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56819853                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3721882                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3721882                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 358784950072                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 358784950072                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96398.797724                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96398.797724                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       269000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       481500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.634146                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.689655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.657143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        10625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10467.391304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       389000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       913000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.634146                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.689655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.657143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19847.826087                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2869864                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           236511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3106375                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1835484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1339493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3174977                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 195114502297                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 145300546792                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340415049089                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4705348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1576004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6281352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.390085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.849930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.505461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106301.390967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108474.286011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107218.114994                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54721                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19825                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            74546                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1780763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1319668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3100431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172840143337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 130373105834                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 303213249171                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.378455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.837351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97059.599361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98792.352193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97797.128583                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30546687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         77753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30624440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       134089                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           148078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11793775998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1296529000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13090304998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30680776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        91742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30772518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.152482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87954.835952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92682.035885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88401.416807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          247                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           473                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       133863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       147605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10442709499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1146883500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11589592999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.149790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78010.424830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83458.266628                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78517.617960                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26557287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       310945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26868232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1077324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       733586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1810910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 114175612778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78632033287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 192807646065                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27634611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1044531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28679142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.702311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105980.756744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107188.568603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106470.032230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8327                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        36648                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1049003                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       725259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1774262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 102034601303                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70752411306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172787012609                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.694339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97268.169207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97554.682267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97385.286169                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           57                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               140                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          210                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           88                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             298                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1072495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1387745                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2460240                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          293                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          145                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           438                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.716724                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.606897                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.680365                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5107.119048                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15769.829545                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8255.838926                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          266                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3848486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1552985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5401471                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.655290                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.510345                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.607306                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20044.197917                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20986.283784                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20306.281955                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   134707911                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14153217                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.517830                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.035195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.298847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.808668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.060162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.948952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.848096                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.082794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.294501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1063350793                       # Number of tag accesses
system.l2.tags.data_accesses               1063350793                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8567168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     181167680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        879488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130895808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    234817664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          556327808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8567168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       879488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9446656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239963392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239963392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         133862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2830745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2045247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3669026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8692622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3749428                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3749428                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6737019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        142465991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           691609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102933377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    184655073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             437483069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6737019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       691609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7428628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188701553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188701553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188701553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6737019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       142465991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          691609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102933377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    184655073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            626184621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3716579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    133862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2781362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2038853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3668647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006064698750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227633                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16933555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3500190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8692622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3749428                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8692622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3749428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  56156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 32849                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            467054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            472113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            525624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1319135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            486494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            517001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            493779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            472002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            467765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            467246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           551675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           474831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           503765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           474291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           466939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           476752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            229582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           239701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           244309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           231692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232455                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 358876106736                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43182330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            520809844236                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41553.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60303.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5186634                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1709349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8692622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3749428                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2840177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1727083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  698848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  546951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  447858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  375748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  329568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  292422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  252981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  218567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 214312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 271576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 135835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  96633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  73170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  54257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  37228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  19586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 158106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 202432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 219681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 227860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 232252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 241039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 247517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 242814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 238392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 232569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 235421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5457037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.875514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.586564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.171598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4067246     74.53%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       815041     14.94%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92851      1.70%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        61297      1.12%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62281      1.14%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58162      1.07%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47863      0.88%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34751      0.64%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217545      3.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5457037                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.940303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.392650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    325.681735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227628    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195656     85.95%     85.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4603      2.02%     87.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17987      7.90%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6221      2.73%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1910      0.84%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              670      0.29%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              282      0.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              145      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               63      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               41      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227633                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              552733824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3593984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237860032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               556327808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239963392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       434.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    437.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1271655613500                       # Total gap between requests
system.mem_ctrls.avgGap                     102206.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8567168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    178007168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       879488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130486592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    234793408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237860032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6737018.881357424892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 139980639.090182811022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 691608.622817631112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102611578.770018592477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 184635999.073936372995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187047519.869375884533                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       133862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2830745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2045247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3669026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3749428                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4897809582                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 157426024954                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    569452810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 115995415743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 241921141147                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30499095793234                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36588.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55612.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41438.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56714.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65936.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8134332.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19220594400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10215973020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27726504960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9774147240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100383004800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     255652612350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     273029352480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       696002189250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.319708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 706474459626                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42463200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 522717971874                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19742714040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10493482395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33937862280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9626311620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100383004800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     385301205960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     163851589440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       723336170535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.814507                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 421125920274                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42463200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 808066511226                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11874210655.172413                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59795296809.257111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 492018878500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238599304500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1033056327000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24920399                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24920399                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24920399                       # number of overall hits
system.cpu1.icache.overall_hits::total       24920399                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       105948                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        105948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       105948                       # number of overall misses
system.cpu1.icache.overall_misses::total       105948                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2661506500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2661506500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2661506500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2661506500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25026347                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25026347                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25026347                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25026347                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004233                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004233                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004233                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004233                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25120.875335                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25120.875335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25120.875335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25120.875335                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        91710                       # number of writebacks
system.cpu1.icache.writebacks::total            91710                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        14206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        14206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        14206                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        14206                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        91742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        91742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        91742                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        91742                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2307736500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2307736500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2307736500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2307736500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003666                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003666                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003666                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003666                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25154.634737                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25154.634737                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25154.634737                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25154.634737                       # average overall mshr miss latency
system.cpu1.icache.replacements                 91710                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24920399                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24920399                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       105948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       105948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2661506500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2661506500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25026347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25026347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25120.875335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25120.875335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        14206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        14206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        91742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        91742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2307736500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2307736500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25154.634737                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25154.634737                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.610040                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24040512                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            91710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           262.136212                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339114000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.610040                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.987814                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.987814                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50144436                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50144436                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32107727                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32107727                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32107727                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32107727                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9283579                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9283579                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9283579                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9283579                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 788296177326                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 788296177326                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 788296177326                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 788296177326                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41391306                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41391306                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41391306                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41391306                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.224288                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.224288                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.224288                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.224288                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84912.960543                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84912.960543                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84912.960543                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84912.960543                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7329550                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       470046                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           112942                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5637                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.896584                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.385844                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2620577                       # number of writebacks
system.cpu1.dcache.writebacks::total          2620577                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7433817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7433817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7433817                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7433817                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1849762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1849762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1849762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1849762                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 160417821165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 160417821165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 160417821165                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 160417821165                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044690                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044690                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044690                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044690                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86723.492625                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86723.492625                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86723.492625                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86723.492625                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2620577                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27044805                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27044805                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5325362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5325362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 425870662500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 425870662500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32370167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32370167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164515                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164515                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79970.274791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79970.274791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4280449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4280449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1044913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1044913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84105454500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84105454500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80490.389631                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80490.389631                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5062922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5062922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3958217                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3958217                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 362425514826                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 362425514826                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9021139                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9021139                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.438771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.438771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91562.821044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91562.821044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3153368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3153368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804849                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804849                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  76312366665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  76312366665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94815.756328                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94815.756328                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7903000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7903000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348697                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348697                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45419.540230                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45419.540230                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098196                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098196                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60561.224490                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60561.224490                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       518000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       518000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.246696                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.246696                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4625                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4625                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       408000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       408000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3675.675676                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3675.675676                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328190                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328190                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771809                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771809                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75228424500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75228424500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97470.260777                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97470.260777                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771809                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771809                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74456615500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74456615500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96470.260777                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96470.260777                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.912461                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36055906                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2621461                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.754126                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339125500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.912461                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89606006                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89606006                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1271655631500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59452540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12345739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57137212                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10403618                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6768349                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6282170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6282170                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30772518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28680023                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          438                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          438                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     92042294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97022301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       275194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7863021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197202810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3927137152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4139548992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11740928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335431168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8413858240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20923633                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240072320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86658232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259142                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               80706131     93.13%     93.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5855674      6.76%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  96371      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     56      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86658232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131470190741                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48514165856                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       46054001191                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3933953001                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         137836052                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1342680975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 656559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706460                       # Number of bytes of host memory used
host_op_rate                                   658409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2343.63                       # Real time elapsed on the host
host_tick_rate                               30305710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538731406                       # Number of instructions simulated
sim_ops                                    1543065700                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071025                       # Number of seconds simulated
sim_ticks                                 71025343500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.175008                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               27010004                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27234688                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3222807                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         33658426                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             23978                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37420                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13442                       # Number of indirect misses.
system.cpu0.branchPred.lookups               33787773                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6519                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2135                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3192626                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14219631                       # Number of branches committed
system.cpu0.commit.bw_lim_events               647628                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         128540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43086155                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51813716                       # Number of instructions committed
system.cpu0.commit.committedOps              51875583                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    126394862                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.410425                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.007541                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     96510772     76.36%     76.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19464484     15.40%     91.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5862204      4.64%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1582689      1.25%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1204330      0.95%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       828186      0.66%     99.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       262633      0.21%     99.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        31936      0.03%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       647628      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    126394862                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               42186                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51758204                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10948417                       # Number of loads committed
system.cpu0.commit.membars                      92834                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93257      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35691797     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4523      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10950152     21.11%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5132423      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51875583                       # Class of committed instruction
system.cpu0.commit.refs                      16083197                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51813716                       # Number of Instructions Simulated
system.cpu0.committedOps                     51875583                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.709739                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.709739                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             39509320                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                31031                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24079958                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             105472140                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12495552                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 77162813                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3193884                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                56293                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1064181                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   33787773                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8615189                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    119804440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                65862                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          684                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     118567610                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           68                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6448150                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.240651                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10396403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          27033982                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.844489                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         133425750                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.892855                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780757                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                40982245     30.72%     30.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                70999303     53.21%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17271685     12.94%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3799424      2.85%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   82219      0.06%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13634      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  204642      0.15%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16727      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   55871      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           133425750                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1835                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        6975899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3624994                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22003063                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586803                       # Inst execution rate
system.cpu0.iew.exec_refs                    27436525                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8058696                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26216588                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19477001                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             76335                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2058975                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10211945                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94924945                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             19377829                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2344183                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             82388056                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 63131                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2961773                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3193884                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3187911                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5812                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          279                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8528584                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5077165                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           279                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1626895                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1998099                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 41643587                       # num instructions consuming a value
system.cpu0.iew.wb_count                     77530819                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.746107                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31070576                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552207                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      79084608                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               120209772                       # number of integer regfile reads
system.cpu0.int_regfile_writes               48988612                       # number of integer regfile writes
system.cpu0.ipc                              0.369039                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.369039                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94319      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             56534562     66.72%     66.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5739      0.01%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1399      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            19605982     23.14%     89.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8488089     10.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            411      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           226      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              84732239                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2214                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4395                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2138                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2285                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     477962                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005641                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 402207     84.15%     84.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    99      0.02%     84.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    183      0.04%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     84.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 48171     10.08%     94.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27237      5.70%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               48      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              85113668                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         303665231                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     77528681                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137972259                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  94698625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 84732239                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             226320                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43049364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           301436                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         97780                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24408608                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    133425750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635052                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.921571                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           74546948     55.87%     55.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           42168222     31.60%     87.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11559554      8.66%     96.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2570426      1.93%     98.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1811574      1.36%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             263261      0.20%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             388656      0.29%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              97778      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              19331      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      133425750                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.603499                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            90380                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5098                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19477001                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10211945                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3280                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       140401649                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1649044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30382944                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32484245                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                411325                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15707886                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1417953                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12606                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            151408629                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             101063198                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           61630414                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 74309015                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                854651                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3193884                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3452426                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29146173                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1871                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       151406758                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6379595                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             75901                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2371533                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         76043                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   220696934                       # The number of ROB reads
system.cpu0.rob.rob_writes                  196954719                       # The number of ROB writes
system.cpu0.timesIdled                          75222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1048                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.813413                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25953842                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26002359                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2395775                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29410380                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13773                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16697                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2924                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29501288                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          804                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1559                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2342929                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14059212                       # Number of branches committed
system.cpu1.commit.bw_lim_events               967337                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         140624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       35973303                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50287792                       # Number of instructions committed
system.cpu1.commit.committedOps              50356464                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115963842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.434243                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.112118                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     88759522     76.54%     76.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17782568     15.33%     91.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4396928      3.79%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1982135      1.71%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       639865      0.55%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1132027      0.98%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       248876      0.21%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        54584      0.05%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       967337      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115963842                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               10708                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50236941                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10816972                       # Number of loads committed
system.cpu1.commit.membars                     103243                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103243      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35210823     69.92%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10818531     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4223447      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50356464                       # Class of committed instruction
system.cpu1.commit.refs                      15041978                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50287792                       # Number of Instructions Simulated
system.cpu1.committedOps                     50356464                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.448560                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.448560                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             38009068                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                53328                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23306095                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              94210691                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11809921                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 68590609                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2343474                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               127109                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               971609                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29501288                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10339457                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108490870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                61447                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     105382300                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4792640                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.239589                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10837491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          25967615                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.855844                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121724681                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.870098                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.771823                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                39417711     32.38%     32.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62376361     51.24%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17183831     14.12%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2436329      2.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   60230      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9913      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  170444      0.14%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12697      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   57165      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121724681                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1407979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2668085                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20423673                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.617709                       # Inst execution rate
system.cpu1.iew.exec_refs                    24727735                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6648507                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               24881066                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18034011                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             78578                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1306422                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7955068                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           86292468                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18079228                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1783976                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76060148                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 74376                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2640373                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2343474                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2865162                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        77525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              85                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7217039                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3730062                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       953967                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1714118                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 39303240                       # num instructions consuming a value
system.cpu1.iew.wb_count                     72046954                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.737614                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28990639                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.585117                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      73298397                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               110893575                       # number of integer regfile reads
system.cpu1.int_regfile_writes               46169815                       # number of integer regfile writes
system.cpu1.ipc                              0.408403                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.408403                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           103785      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52671274     67.66%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 405      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18266738     23.47%     91.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6801642      8.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77844124                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     540102                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006938                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 475005     87.95%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 63341     11.73%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1756      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              78280441                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         278237447                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     72046954                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        122228476                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  86048775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77844124                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             243693                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       35936004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           284416                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        103069                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19646009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121724681                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.639510                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.953308                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           68700887     56.44%     56.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37657030     30.94%     87.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10423362      8.56%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2023767      1.66%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2073936      1.70%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             242752      0.20%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             480159      0.39%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             103693      0.09%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              19095      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121724681                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.632197                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            95294                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2912                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18034011                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7955068                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    542                       # number of misc regfile reads
system.cpu1.numCycles                       123132660                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18824945                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28455201                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32011698                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                303831                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14181782                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1555629                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8578                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135292814                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90741287                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56961339                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66589036                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                258169                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2343474                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2815875                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24949641                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135292814                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7339313                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             78739                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1999980                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         78818                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   201322580                       # The number of ROB reads
system.cpu1.rob.rob_writes                  178420626                       # The number of ROB writes
system.cpu1.timesIdled                          15351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1559566                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               609259                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2476506                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               8035                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                299001                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2391124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4759282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        39003                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23898                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2125218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1921085                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4250886                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1944983                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2065465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924051                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1444196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2095                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1276                       # Transaction distribution
system.membus.trans_dist::ReadExReq            321183                       # Transaction distribution
system.membus.trans_dist::ReadExResp           321169                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2065466                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7145916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7145916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    211883840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               211883840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2748                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2391035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2391035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2391035                       # Request fanout histogram
system.membus.respLayer1.occupancy        12459924013                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8966537786                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71025343500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71025343500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                242                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6814731.404959                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18743905.532648                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          121    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     95620000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    70200761000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    824582500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8538557                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8538557                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8538557                       # number of overall hits
system.cpu0.icache.overall_hits::total        8538557                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76631                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76631                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76631                       # number of overall misses
system.cpu0.icache.overall_misses::total        76631                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5284217496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5284217496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5284217496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5284217496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8615188                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8615188                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8615188                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8615188                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008895                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008895                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008895                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008895                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68956.655870                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68956.655870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68956.655870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68956.655870                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18494                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              283                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.349823                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71532                       # number of writebacks
system.cpu0.icache.writebacks::total            71532                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5076                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5076                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5076                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5076                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71555                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71555                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4916531997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4916531997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4916531997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4916531997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008306                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008306                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008306                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008306                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68709.831556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68709.831556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68709.831556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68709.831556                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71532                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8538557                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8538557                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76631                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76631                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5284217496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5284217496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8615188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8615188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008895                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008895                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68956.655870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68956.655870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5076                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5076                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4916531997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4916531997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68709.831556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68709.831556                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994056                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8611539                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71586                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           120.296413                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994056                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999814                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17301930                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17301930                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15020039                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15020039                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15020039                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15020039                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9089363                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9089363                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9089363                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9089363                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 601839517818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 601839517818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 601839517818                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 601839517818                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24109402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24109402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24109402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24109402                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.377005                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.377005                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.377005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.377005                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66213.607908                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66213.607908                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66213.607908                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66213.607908                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3125430                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2091347                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            53686                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          27999                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.216854                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.693632                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1042334                       # number of writebacks
system.cpu0.dcache.writebacks::total          1042334                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8044967                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8044967                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8044967                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8044967                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1044396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1044396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1044396                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1044396                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  77035065411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  77035065411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  77035065411                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  77035065411                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043319                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043319                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73760.398748                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73760.398748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73760.398748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73760.398748                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1042334                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12013234                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12013234                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6995622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6995622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 472982954000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 472982954000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19008856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19008856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.368019                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.368019                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67611.279454                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67611.279454                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6207476                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6207476                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788146                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788146                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  58930980000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  58930980000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74771.653983                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74771.653983                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3006805                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3006805                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2093741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2093741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 128856563818                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 128856563818                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5100546                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5100546                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.410494                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.410494                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61543.698011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61543.698011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1837491                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1837491                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256250                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256250                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18104085411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18104085411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050240                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050240                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70650.089409                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70650.089409                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31898                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31898                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          630                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          630                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     21713000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     21713000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34465.079365                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34465.079365                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           74                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002275                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002275                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18702.702703                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18702.702703                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31164                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31164                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          934                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          934                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8783500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8783500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.029098                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029098                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9404.175589                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9404.175589                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          933                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          933                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7852500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7852500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.029067                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.029067                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8416.398714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8416.398714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1409                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1409                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8825000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8825000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2135                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2135                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.340047                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.340047                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12155.647383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12155.647383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8099000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8099000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.340047                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.340047                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11155.647383                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11155.647383                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975711                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16131279                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044061                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.450514                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975711                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999241                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999241                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49396355                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49396355                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              304773                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3870                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              294768                       # number of demand (read+write) hits
system.l2.demand_hits::total                   617922                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14511                       # number of overall hits
system.l2.overall_hits::.cpu0.data             304773                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3870                       # number of overall hits
system.l2.overall_hits::.cpu1.data             294768                       # number of overall hits
system.l2.overall_hits::total                  617922                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57029                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            733423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11025                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            698288                       # number of demand (read+write) misses
system.l2.demand_misses::total                1499765                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57029                       # number of overall misses
system.l2.overall_misses::.cpu0.data           733423                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11025                       # number of overall misses
system.l2.overall_misses::.cpu1.data           698288                       # number of overall misses
system.l2.overall_misses::total               1499765                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4641067496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  72073986415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    943539494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68104242424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     145762835829                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4641067496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  72073986415                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    943539494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68104242424                       # number of overall miss cycles
system.l2.overall_miss_latency::total    145762835829                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1038196                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993056                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2117687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1038196                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993056                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2117687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.797162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.706440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.740181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.703171                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.708209                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.797162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.706440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.740181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.703171                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.708209                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81380.832489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98270.692922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85581.813515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97530.306154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97190.450390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81380.832489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98270.692922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85581.813515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97530.306154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97190.450390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              37808                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       825                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.827879                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    382479                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              924051                       # number of writebacks
system.l2.writebacks::total                    924051                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          27084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               55218                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         27084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              55218                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       706339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       671967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1444547                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       706339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       671967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       942428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2386975                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3989978997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  63335807934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    814111496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  59912026936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 128051925363                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3989978997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  63335807934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    814111496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  59912026936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  83944445619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 211996370982                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.777579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.680352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.712521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.676666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.682134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.777579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.680352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.712521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.676666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.127161                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71726.091123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89667.720364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76708.894375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89159.180341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88645.039146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71726.091123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89667.720364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76708.894375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89159.180341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89072.529274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88813.821252                       # average overall mshr miss latency
system.l2.replacements                        4309915                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934383                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154266                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154266                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       942428                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         942428                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  83944445619                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  83944445619                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89072.529274                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89072.529274                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   78                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           162                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                377                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1307000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       891000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2198000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          180                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              455                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.781818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.828571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8067.901235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4144.186047                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5830.238727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          215                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           377                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3232500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4220500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7453000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.781818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.828571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19953.703704                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19630.232558                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19769.230769                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           188                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                210                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              160                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       331000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       360000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       691000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            370                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.369128                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.694444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.432432                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3009.090909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         7200                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4318.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          160                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2233000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1017500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3250500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.369128                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.694444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.432432                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20350                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20315.625000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            77953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            66521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144474                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         174089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         154255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              328344                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16799611463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14655741975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31455353438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            472818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.690714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.698695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.694441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96500.131904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95009.834203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95799.994634                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5367                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1861                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             7228                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       168722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       152394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         321116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14674466973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13018790478                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27693257451                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.669420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.690265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.679154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86974.235565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85428.497697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86240.665214                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11025                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4641067496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    943539494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5584606990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.797162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.740181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.787343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81380.832489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85581.813515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82061.406971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1401                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          412                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1813                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3989978997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    814111496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4804090493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.777579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.712521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.766368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71726.091123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76708.894375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72524.425854                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       226820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       228247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            455067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       559334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       544033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1103367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55274374952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53448500449                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 108722875401                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.711481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.704450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.707997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98821.768303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98244.960230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98537.363725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21717                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        24460                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        46177                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       537617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       519573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1057190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  48661340961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46893236458                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95554577419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.683857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.672778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.678367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90513.024999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90253.412818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90385.434424                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2225                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           53                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2278                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1253                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           60                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1313                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     25440999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        28500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     25469499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3478                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          113                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3591                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.360265                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.530973                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.365636                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20304.069433                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data          475                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19397.942879                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          318                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          320                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          935                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           58                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          993                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     18413978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1147497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19561475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.268833                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.513274                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.276525                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19694.094118                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19784.431034                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19699.370594                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997485                       # Cycle average of tags in use
system.l2.tags.total_refs                     5096078                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4312555                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.181684                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.130938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.571236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.403990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.230956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.839194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.821172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.138112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.278456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999961                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37998507                       # Number of tag accesses
system.l2.tags.data_accesses                 37998507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3560192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      45208832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        679232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      43006912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     60289408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          152744576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3560192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       679232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4239424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59139264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59139264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         706388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         671983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       942022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2386634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       924051                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             924051                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         50125657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        636516908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9563234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        605515016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    848843596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2150564411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     50125657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9563234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         59688891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      832650165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            832650165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      832650165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        50125657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       636516908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9563234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       605515016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    848843596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2983214576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    702433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    670643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    941942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000112866500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53025                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53025                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4764486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             873720                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2386635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     924051                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2386635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   924051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1391                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            142794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            153503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            147956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            144236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            151881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            153134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            144445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            150023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            145546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           165189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           150330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           141435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           140327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           143229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56302                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77662698608                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11906300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122311323608                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32614.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51364.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1774965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  837366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2386635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               924051                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  647765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  517287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  274104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  177788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  136382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  115264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  102130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   90819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   78993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   65390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  52771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  28108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  14435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   9304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  53605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  56775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  58434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  63912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       691584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.749028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.133576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.259802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       326121     47.16%     47.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176913     25.58%     72.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12920      1.87%     74.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9971      1.44%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8893      1.29%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8885      1.28%     78.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9153      1.32%     79.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8575      1.24%     81.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130153     18.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       691584                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.907798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.024506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.867243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           4141      7.81%      7.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         17716     33.41%     41.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          9728     18.35%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          8669     16.35%     75.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          7152     13.49%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3543      6.68%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1132      2.13%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          411      0.78%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          183      0.35%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           85      0.16%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           66      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           59      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           35      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           44      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           47      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53025                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.400434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.251366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.482545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34632     65.31%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1405      2.65%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4575      8.63%     76.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4154      7.83%     84.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2745      5.18%     89.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1722      3.25%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1059      2.00%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              730      1.38%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              557      1.05%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              443      0.84%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              344      0.65%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              219      0.41%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              187      0.35%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               92      0.17%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               74      0.14%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               38      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               21      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53025                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              152400640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  344000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59050112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               152744640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59139264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2145.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       831.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2150.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    832.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71025315000                       # Total gap between requests
system.mem_ctrls.avgGap                      21453.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3560256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     44955712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       679232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     42921152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     60284288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59050112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 50126557.994048982859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 632953109.195452094078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9563234.284111557528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 604307559.596667051315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 848771509.285273551941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 831394951.296504378319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       706388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       671983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       942022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       924051                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1692007592                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34120291049                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    374615083                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32109101699                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  54015308185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1769935519158                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30415.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48302.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35297.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47782.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57339.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1915408.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2460493980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1307775975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8432297160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2422424520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5606746080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30271048140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1782322560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52283108415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        736.119050                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4164658328                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2371720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64488965172                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2477437200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1316785305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8569899240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2393850240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5606746080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28508396670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3266660640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52139775375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        734.100996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7645003659                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2371720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61008619841                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                516                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          259                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    36521785.714286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59340372.956346                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          259    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    323229500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            259                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61566201000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9459142500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10323571                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10323571                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10323571                       # number of overall hits
system.cpu1.icache.overall_hits::total       10323571                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15886                       # number of overall misses
system.cpu1.icache.overall_misses::total        15886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1092496000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1092496000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1092496000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1092496000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10339457                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10339457                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10339457                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10339457                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001536                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001536                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001536                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001536                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68770.993327                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68770.993327                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68770.993327                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68770.993327                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14895                       # number of writebacks
system.cpu1.icache.writebacks::total            14895                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          991                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          991                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14895                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14895                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1011320500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1011320500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1011320500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1011320500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001441                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001441                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001441                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001441                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67896.643169                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67896.643169                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67896.643169                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67896.643169                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14895                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10323571                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10323571                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1092496000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1092496000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10339457                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10339457                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001536                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001536                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68770.993327                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68770.993327                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1011320500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1011320500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67896.643169                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67896.643169                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11310095                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14927                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           757.693776                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20693809                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20693809                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12805843                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12805843                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12805843                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12805843                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8997130                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8997130                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8997130                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8997130                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 589523202688                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 589523202688                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 589523202688                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 589523202688                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21802973                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21802973                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21802973                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21802973                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.412656                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.412656                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.412656                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.412656                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65523.472784                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65523.472784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65523.472784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65523.472784                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2590182                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3288478                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38136                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          44030                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.919604                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.687213                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992524                       # number of writebacks
system.cpu1.dcache.writebacks::total           992524                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8001987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8001987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8001987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8001987                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       995143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       995143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       995143                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       995143                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  72789334437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  72789334437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  72789334437                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  72789334437                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045643                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045643                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045643                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045643                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73144.597748                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73144.597748                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73144.597748                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73144.597748                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992524                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10528301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10528301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7086505                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7086505                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 471357199500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 471357199500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17614806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17614806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.402304                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.402304                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66514.762849                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66514.762849                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6312743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6312743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  57086693000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  57086693000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043927                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043927                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73778.103603                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73778.103603                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2277542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2277542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1910625                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1910625                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 118166003188                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 118166003188                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.456196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.456196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 61846.779555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61846.779555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1689244                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1689244                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221381                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221381                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15702641437                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15702641437                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052859                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052859                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70930.393471                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70930.393471                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35031                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35031                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27576500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27576500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012516                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012516                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 62109.234234                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 62109.234234                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14979000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14979000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006653                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006653                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63470.338983                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63470.338983                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          562                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          562                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3894500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3894500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.015941                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015941                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6929.715302                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6929.715302                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          560                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          560                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3339500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3339500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.015884                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.015884                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5963.392857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5963.392857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        77500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        77500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          835                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            835                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          724                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          724                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7273500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7273500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1559                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1559                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.464400                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.464400                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10046.270718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10046.270718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          724                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          724                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6549500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6549500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.464400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.464400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9046.270718                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9046.270718                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.715573                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13875741                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           995246                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.942021                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.715573                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44745743                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44745743                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71025343500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1648667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1858434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186901                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3385864                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1721648                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2073                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1486                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3559                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562218                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3591                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3591                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       214626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3130617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6372641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9156608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1906560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127077056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271294144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6038714                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59421952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8160997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.246446                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.437684                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6173652     75.65%     75.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1963447     24.06%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23898      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8160997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4246905143                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1564470793                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108057045                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1494127630                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22573537                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
