$date
	Thu Sep  1 11:49:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_4_1_tb $end
$var wire 1 ! Y $end
$var reg 1 " EN $end
$var reg 4 # IN [3:0] $end
$var reg 2 $ S [1:0] $end
$scope module uut $end
$var wire 1 " EN $end
$var wire 4 % IN [3:0] $end
$var wire 2 & S [1:0] $end
$var wire 1 ! Y $end
$var wire 1 ' x0 $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
0'
b11 &
b1111 %
b11 $
b1111 #
1"
1!
$end
#1000
0!
0*
0"
b1 $
b1 &
b1 #
b1 %
#2000
1"
#3000
1!
1'
b0 $
b0 &
b11 #
b11 %
#4000
0!
0'
b10 $
b10 &
b1010 #
b1010 %
#5000
0!
0*
b1 $
b1 &
b1100 #
b1100 %
#6000
