#-----------------------------------------------------------
# PlanAhead v14.6
# Build 269223 by xbuild on Wed Jun  5 11:17:50 MDT 2013
# Start of session at: Tue Aug 19 12:00:21 2014
# Process ID: 5944
# Log file: C:/Users/Franco/Documents/GitHub/ArquitecturaComputadoras/UART_Final/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Franco/Documents/GitHub/ArquitecturaComputadoras/UART_Final/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/Franco/Documents/GitHub/ArquitecturaComputadoras/UART_Final/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {btn[2]} {btn[1]} {btn[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {sseg[7]} {sseg[6]} {sseg[5]} {sseg[4]} {sseg[3]} {sseg[2]} {sseg[1]} {sseg[0]}]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list rx]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list tx]]
undo
undo
undo
undo
save_constraints
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list rx]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list tx]]
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin N18 [get_ports rx]
endgroup
startgroup
set_property package_pin N17 [get_ports tx]
endgroup
save_constraints
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin B8 [get_ports reset]
endgroup
startgroup
set_property package_pin A8 [get_ports reset]
endgroup
startgroup
set_property package_pin C4 [get_ports {btn[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {btn[1]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {btn[2]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {led[7]}]
endgroup
save_constraints
set_property package_pin "" [get_ports [list  {sseg[7]}]]
startgroup
set_property package_pin M13 [get_ports {sseg[0]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {sseg[1]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[6]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {sseg[7]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
save_constraints
