Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct 16 08:50:09 2025
| Host         : DESKTOP-P1L7F6G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (114)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (114)
--------------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  125          inf        0.000                      0                  125           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 4.532ns (53.722%)  route 3.904ns (46.278%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.067     1.585    u2/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.709 r  u2/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.011     2.720    u2/u3/salida_mux__31[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     2.872 r  u2/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826     4.698    seven_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     8.435 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.435    seven_seg[3]
    V8                                                                r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.502ns (54.318%)  route 3.787ns (45.683%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.067     1.585    u2/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.709 f  u2/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.846     2.555    u2/u3/salida_mux__31[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.153     2.708 r  u2/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.582    seven_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.289 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.289    seven_seg[1]
    V5                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.531ns (54.767%)  route 3.742ns (45.233%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.067     1.585    u2/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.709 r  u2/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.013     2.722    u2/u3/salida_mux__31[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     2.874 r  u2/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.536    seven_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737     8.274 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.274    seven_seg[5]
    W6                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.297ns (51.977%)  route 3.971ns (48.023%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.067     1.585    u2/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.709 r  u2/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.841     2.550    u2/u3/salida_mux__31[3]
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  u2/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     4.737    seven_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.268 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.268    seven_seg[0]
    U7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 4.286ns (52.168%)  route 3.930ns (47.832%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.067     1.585    u2/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.709 f  u2/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.011     2.720    u2/u3/salida_mux__31[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.844 r  u2/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852     4.696    seven_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.216 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.216    seven_seg[2]
    U5                                                                r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 4.301ns (53.448%)  route 3.746ns (46.552%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.067     1.585    u2/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.709 r  u2/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.013     2.722    u2/u3/salida_mux__31[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.846 r  u2/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.512    seven_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.047 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.047    seven_seg[4]
    U8                                                                r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.860ns  (logic 4.277ns (54.412%)  route 3.583ns (45.588%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.067     1.585    u2/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.709 f  u2/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.846     2.555    u2/u3/salida_mux__31[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.679 r  u2/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.349    seven_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.860 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.860    seven_seg[6]
    W7                                                                r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 4.381ns (61.452%)  route 2.748ns (38.548%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[17]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[17]/Q
                         net (fo=9, routed)           0.884     1.402    u3/p_0_in[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     1.554 r  u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.418    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.129 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.129    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 4.393ns (63.330%)  route 2.544ns (36.670%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           0.737     1.255    u3/p_0_in[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.150     1.405 r  u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.212    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.937 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.937    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.141ns (61.543%)  route 2.588ns (38.457%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u3/state_reg_reg[16]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u3/state_reg_reg[16]/Q
                         net (fo=9, routed)           0.737     1.255    u3/p_0_in[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.379 r  u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     3.230    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.729 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.729    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a2/state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.808%)  route 0.142ns (50.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  a1/FSM_sequential_state_reg_reg[2]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.142     0.283    a2/Q[0]
    SLICE_X63Y19         FDCE                                         r  a2/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a1/FSM_sequential_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  a1/FSM_sequential_state_reg_reg[1]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  a1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.068     0.196    a1/state_reg_0[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I1_O)        0.099     0.295 r  a1/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    a1/state_next[2]
    SLICE_X63Y18         FDCE                                         r  a1/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/state_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  u2/state_reg_reg[3]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/state_reg_reg[3]/Q
                         net (fo=5, routed)           0.121     0.262    u2/bit_in[3]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  u2/state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.307    u2/p_0_in__0[5]
    SLICE_X63Y24         FDCE                                         r  u2/state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  u2/state_reg_reg[1]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/state_reg_reg[1]/Q
                         net (fo=7, routed)           0.131     0.272    u2/bit_in[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.317 r  u2/state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.317    u2/p_0_in__0[3]
    SLICE_X62Y24         FDCE                                         r  u2/state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  u2/state_reg_reg[1]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/state_reg_reg[1]/Q
                         net (fo=7, routed)           0.131     0.272    u2/bit_in[1]
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.048     0.320 r  u2/state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.320    u2/p_0_in__0[4]
    SLICE_X62Y24         FDCE                                         r  u2/state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a1/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  a1/FSM_sequential_state_reg_reg[0]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    a1/state_reg_0[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I2_O)        0.042     0.350 r  a1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    a1/state_next[1]
    SLICE_X63Y18         FDCE                                         r  a1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/state_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u2/state_reg_reg[6]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/state_reg_reg[6]/Q
                         net (fo=3, routed)           0.168     0.309    u2/bit_in[6]
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  u2/state_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.351    u2/p_0_in__0[7]
    SLICE_X63Y25         FDCE                                         r  u2/state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a1/FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  a1/FSM_sequential_state_reg_reg[0]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    a1/state_reg_0[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.353 r  a1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    a1/state_next[0]
    SLICE_X63Y18         FDCE                                         r  a1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  u2/state_reg_reg[0]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u2/state_reg_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    u2/bit_in[0]
    SLICE_X63Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  u2/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u2/p_0_in__0[0]
    SLICE_X63Y23         FDCE                                         r  u2/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u2/state_reg_reg[6]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/state_reg_reg[6]/Q
                         net (fo=3, routed)           0.168     0.309    u2/bit_in[6]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  u2/state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u2/p_0_in__0[6]
    SLICE_X63Y25         FDCE                                         r  u2/state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





