$date
	Sun Oct 23 02:58:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#67282
b10011 &
b10011 %
1$
b10011 !
1"
#67283
0"
#67286
b111010 &
b111010 %
#67290
b11101 &
b11101 %
#67294
b1011000 &
b1011000 %
#67298
b101100 &
b101100 %
#67302
b10110 &
b10110 %
#67306
b1011 &
b1011 %
#67310
b100010 &
b100010 %
#67314
b10001 &
b10001 %
#67318
b110100 &
b110100 %
#67322
b11010 &
b11010 %
#67326
b1101 &
b1101 %
#67330
b101000 &
b101000 %
#67334
b10100 &
b10100 %
#67338
b1010 &
b1010 %
#67342
b101 &
b101 %
#67346
b10000 &
b10000 %
#67350
b1000 &
b1000 %
#67354
b100 &
b100 %
#67358
b10 &
b10 %
#67362
b1 &
b1 %
1#
#67366
b0 &
0#
b0 %
0$
#1074934
b100 &
b100 %
1$
b100 !
1"
#1074935
0"
#1074938
b10 &
b10 %
#1074942
b1 &
1#
b1 %
#1074946
b0 &
b0 %
0#
0$
#2087513
b101 !
1"
#2087514
b101 &
b101 %
1$
#2087515
0"
#2087518
b10000 &
b10000 %
#2087522
b1000 &
b1000 %
#2087526
b100 &
b100 %
#2087530
b10 &
b10 %
#2087534
b1 &
1#
b1 %
#2087538
b0 &
b0 %
0#
0$
#4500012
