INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:22:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_port_idx_2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.355ns period=6.710ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_data_1_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.355ns period=6.710ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.710ns  (clk rise@6.710ns - clk rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 2.470ns (37.380%)  route 4.138ns (62.620%))
  Logic Levels:           20  (CARRY4=12 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.193 - 6.710 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1980, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X23Y137        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y137        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_2_q_reg[0]/Q
                         net (fo=29, routed)          0.359     1.083    lsq3/handshake_lsq_lsq3_core/ldq_port_idx_2_q[0]
    SLICE_X23Y138        LUT3 (Prop_lut3_I1_O)        0.043     1.126 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_16__1/O
                         net (fo=1, routed)           0.422     1.548    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_2[0]
    SLICE_X23Y142        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     1.739 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.739    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.788 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.788    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_10_n_0
    SLICE_X23Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.837 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.837    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.990 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_11/O[1]
                         net (fo=2, routed)           0.259     2.249    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[13]
    SLICE_X21Y143        LUT5 (Prop_lut5_I1_O)        0.119     2.368 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_6/O
                         net (fo=33, routed)          0.542     2.911    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5_0
    SLICE_X14Y141        LUT4 (Prop_lut4_I1_O)        0.043     2.954 r  lsq3/handshake_lsq_lsq3_core/dataReg[6]_i_4__1/O
                         net (fo=1, routed)           0.307     3.260    lsq3/handshake_lsq_lsq3_core/dataReg[6]_i_4__1_n_0
    SLICE_X14Y141        LUT5 (Prop_lut5_I4_O)        0.043     3.303 r  lsq3/handshake_lsq_lsq3_core/dataReg[6]_i_3__2/O
                         net (fo=1, routed)           0.229     3.533    lsq3/handshake_lsq_lsq3_core/dataReg[6]_i_3__2_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I5_O)        0.043     3.576 r  lsq3/handshake_lsq_lsq3_core/dataReg[6]_i_1__2/O
                         net (fo=3, routed)           0.404     3.980    load0/data_tehb/control/D[6]
    SLICE_X19Y137        LUT3 (Prop_lut3_I2_O)        0.043     4.023 r  load0/data_tehb/control/result_carry__0_i_2/O
                         net (fo=1, routed)           0.267     4.290    addi1/outs_reg[8]_0[2]
    SLICE_X18Y137        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.486 r  addi1/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.486    addi1/result_carry__0_n_0
    SLICE_X18Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.536 r  addi1/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.536    addi1/result_carry__1_n_0
    SLICE_X18Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     4.683 r  addi1/result_carry__2/O[3]
                         net (fo=2, routed)           0.318     5.001    load2/data_tehb/control/outs_reg[16][3]
    SLICE_X17Y139        LUT4 (Prop_lut4_I0_O)        0.120     5.121 r  load2/data_tehb/control/result__93_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.121    addi1/outs_reg[16]_2[3]
    SLICE_X17Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.308 r  addi1/result__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.308    addi1/result__93_carry__2_n_0
    SLICE_X17Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.467 r  addi1/result__93_carry__3/O[1]
                         net (fo=3, routed)           0.340     5.807    addi7/O181[16]
    SLICE_X15Y140        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     6.145 r  addi7/result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.145    addi7/result_carry__3_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.194 r  addi7/result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.194    addi7/result_carry__4_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.114     6.308 r  addi7/result_carry__5/O[2]
                         net (fo=2, routed)           0.266     6.574    buffer11/fifo/Memory_reg[0][31]_0[27]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.118     6.692 r  buffer11/fifo/stq_data_0_q[27]_i_1/O
                         net (fo=8, routed)           0.424     7.116    lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[31]_0[27]
    SLICE_X13Y143        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_1_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.710     6.710 r  
                                                      0.000     6.710 r  clk (IN)
                         net (fo=1980, unset)         0.483     7.193    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X13Y143        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_1_q_reg[27]/C
                         clock pessimism              0.000     7.193    
                         clock uncertainty           -0.035     7.157    
    SLICE_X13Y143        FDRE (Setup_fdre_C_D)       -0.022     7.135    lsq2/handshake_lsq_lsq2_core/stq_data_1_q_reg[27]
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.020    




