digraph "CFG for 'memcoll0' function" {
	label="CFG for 'memcoll0' function";

	Node0x28f8340 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = alloca i32, align 4\l  %6 = alloca i8*, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i8*, align 8\l  %9 = alloca i64, align 8\l  store i8* %0, i8** %6, align 8, !tbaa !1787\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !1783, metadata\l... !DIExpression()), !dbg !1791\l  store i64 %1, i64* %7, align 8, !tbaa !1792\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !1784, metadata\l... !DIExpression()), !dbg !1794\l  store i8* %2, i8** %8, align 8, !tbaa !1787\l  call void @llvm.dbg.declare(metadata i8** %8, metadata !1785, metadata\l... !DIExpression()), !dbg !1795\l  store i64 %3, i64* %9, align 8, !tbaa !1792\l  call void @llvm.dbg.declare(metadata i64* %9, metadata !1786, metadata\l... !DIExpression()), !dbg !1796\l  %10 = load i64, i64* %7, align 8, !dbg !1797, !tbaa !1792\l  %11 = load i64, i64* %9, align 8, !dbg !1799, !tbaa !1792\l  %12 = icmp eq i64 %10, %11, !dbg !1800\l  br i1 %12, label %13, label %21, !dbg !1801\l|{<s0>T|<s1>F}}"];
	Node0x28f8340:s0 -> Node0x28f83c0;
	Node0x28f8340:s1 -> Node0x28f8460;
	Node0x28f83c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%13:\l13:                                               \l  %14 = load i8*, i8** %6, align 8, !dbg !1802, !tbaa !1787\l  %15 = load i8*, i8** %8, align 8, !dbg !1803, !tbaa !1787\l  %16 = load i64, i64* %7, align 8, !dbg !1804, !tbaa !1792\l  %17 = call i32 @memcmp(i8* noundef %14, i8* noundef %15, i64 noundef %16)\l... #24, !dbg !1805\l  %18 = icmp eq i32 %17, 0, !dbg !1806\l  br i1 %18, label %19, label %21, !dbg !1807\l|{<s0>T|<s1>F}}"];
	Node0x28f83c0:s0 -> Node0x28f8410;
	Node0x28f83c0:s1 -> Node0x28f8460;
	Node0x28f8410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%19:\l19:                                               \l  %20 = call i32* @__errno_location() #25, !dbg !1808\l  store i32 0, i32* %20, align 4, !dbg !1810, !tbaa !1811\l  store i32 0, i32* %5, align 4, !dbg !1813\l  br label %27, !dbg !1813\l}"];
	Node0x28f8410 -> Node0x28f84b0;
	Node0x28f8460 [shape=record,color="#b70d28ff", style=filled, fillcolor="#cc403a70",label="{%21:\l21:                                               \l  %22 = load i8*, i8** %6, align 8, !dbg !1814, !tbaa !1787\l  %23 = load i64, i64* %7, align 8, !dbg !1815, !tbaa !1792\l  %24 = load i8*, i8** %8, align 8, !dbg !1816, !tbaa !1787\l  %25 = load i64, i64* %9, align 8, !dbg !1817, !tbaa !1792\l  %26 = call i32 @strcoll_loop(i8* noundef %22, i64 noundef %23, i8* noundef\l... %24, i64 noundef %25), !dbg !1818\l  store i32 %26, i32* %5, align 4, !dbg !1819\l  br label %27, !dbg !1819\l}"];
	Node0x28f8460 -> Node0x28f84b0;
	Node0x28f84b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = load i32, i32* %5, align 4, !dbg !1820\l  ret i32 %28, !dbg !1820\l}"];
}
