
SMCONTROLLER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001440c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e10  080145a0  080145a0  000155a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080173b0  080173b0  00019100  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080173b0  080173b0  000183b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080173b8  080173b8  00019100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080173b8  080173b8  000183b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080173bc  080173bc  000183bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  080173c0  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00019100  2**0
                  CONTENTS
 10 .bss          00008b7c  20000100  20000100  00019100  2**2
                  ALLOC
 11 ._user_heap_stack 00006004  20008c7c  20008c7c  00019100  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00019100  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002c888  00000000  00000000  00019130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000675e  00000000  00000000  000459b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002600  00000000  00000000  0004c118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001e5c  00000000  00000000  0004e718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000fc04  00000000  00000000  00050574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00036eeb  00000000  00000000  00060178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fc99a  00000000  00000000  00097063  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001939fd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b1b8  00000000  00000000  00193a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0019ebf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000100 	.word	0x20000100
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014584 	.word	0x08014584

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000104 	.word	0x20000104
 80001cc:	08014584 	.word	0x08014584

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2f>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b90:	bf24      	itt	cs
 8000b92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9a:	d90d      	bls.n	8000bb8 <__aeabi_d2f+0x30>
 8000b9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb0:	bf08      	it	eq
 8000bb2:	f020 0001 	biceq.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bbc:	d121      	bne.n	8000c02 <__aeabi_d2f+0x7a>
 8000bbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc2:	bfbc      	itt	lt
 8000bc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	4770      	bxlt	lr
 8000bca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd2:	f1c2 0218 	rsb	r2, r2, #24
 8000bd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bde:	fa20 f002 	lsr.w	r0, r0, r2
 8000be2:	bf18      	it	ne
 8000be4:	f040 0001 	orrne.w	r0, r0, #1
 8000be8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf4:	ea40 000c 	orr.w	r0, r0, ip
 8000bf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c00:	e7cc      	b.n	8000b9c <__aeabi_d2f+0x14>
 8000c02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c06:	d107      	bne.n	8000c18 <__aeabi_d2f+0x90>
 8000c08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c0c:	bf1e      	ittt	ne
 8000c0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c16:	4770      	bxne	lr
 8000c18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <fifoInit>:

/**   fifo 
 * 	    
 */
void fifoInit(uint16_t size, FIFO_StructDef* buf)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	6039      	str	r1, [r7, #0]
 8000f5e:	80fb      	strh	r3, [r7, #6]
	buf->size = size;
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	88fa      	ldrh	r2, [r7, #6]
 8000f64:	811a      	strh	r2, [r3, #8]

	if(size <= FIFO_SIZE_MAX)
 8000f66:	88fb      	ldrh	r3, [r7, #6]
 8000f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f6c:	d809      	bhi.n	8000f82 <fifoInit+0x2e>
	{
		buf->data = (int*)calloc(size, sizeof(int16_t));
 8000f6e:	88fb      	ldrh	r3, [r7, #6]
 8000f70:	2102      	movs	r1, #2
 8000f72:	4618      	mov	r0, r3
 8000f74:	f011 ff2c 	bl	8012dd0 <calloc>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	e008      	b.n	8000f94 <fifoInit+0x40>
	}
	else buf->data = (int*)calloc(FIFO_SIZE_MAX, sizeof(int16_t));
 8000f82:	2102      	movs	r1, #2
 8000f84:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f88:	f011 ff22 	bl	8012dd0 <calloc>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	601a      	str	r2, [r3, #0]

	buf->head = 1;
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	2201      	movs	r2, #1
 8000f98:	80da      	strh	r2, [r3, #6]
	buf->tail = 0;
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	809a      	strh	r2, [r3, #4]
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <cellsForRead>:
}

/**      ( )
 */
uint16_t cellsForRead(FIFO_StructDef* buf)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    if (buf->head < buf->tail)  return buf->size - buf->tail + buf->head - 1;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	88db      	ldrh	r3, [r3, #6]
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	889b      	ldrh	r3, [r3, #4]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d20f      	bcs.n	8000fe0 <cellsForRead+0x38>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	891b      	ldrh	r3, [r3, #8]
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	889b      	ldrh	r3, [r3, #4]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	88db      	ldrh	r3, [r3, #6]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	4413      	add	r3, r2
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	e009      	b.n	8000ff4 <cellsForRead+0x4c>
    else return buf->head - buf->tail - 1;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	88db      	ldrh	r3, [r3, #6]
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	889b      	ldrh	r3, [r3, #4]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	b29b      	uxth	r3, r3
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <availableForRead>:

/**        ( )
 */
bool availableForRead(FIFO_StructDef* buf)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	if(cellsForRead(buf) > 0) return true;
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ffcd 	bl	8000fa8 <cellsForRead>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <availableForRead+0x18>
 8001014:	2301      	movs	r3, #1
 8001016:	e000      	b.n	800101a <availableForRead+0x1a>
	else return false;
 8001018:	2300      	movs	r3, #0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <cellsForWrite>:

/**      ( )
 */
uint16_t cellsForWrite(FIFO_StructDef* buf)
{
 8001022:	b590      	push	{r4, r7, lr}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
	return buf->size - cellsForRead(buf) - 2;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	891b      	ldrh	r3, [r3, #8]
 800102e:	b29c      	uxth	r4, r3
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ffb9 	bl	8000fa8 <cellsForRead>
 8001036:	4603      	mov	r3, r0
 8001038:	1ae3      	subs	r3, r4, r3
 800103a:	b29b      	uxth	r3, r3
 800103c:	3b02      	subs	r3, #2
 800103e:	b29b      	uxth	r3, r3
}
 8001040:	4618      	mov	r0, r3
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}

08001048 <availableForWrite>:

/**        ( )
 */
bool availableForWrite(FIFO_StructDef* buf)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	if(cellsForWrite(buf) == 0) return false;
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff ffe6 	bl	8001022 <cellsForWrite>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <availableForWrite+0x18>
 800105c:	2300      	movs	r3, #0
 800105e:	e000      	b.n	8001062 <availableForWrite+0x1a>
	else return true;
 8001060:	2301      	movs	r3, #1
}
 8001062:	4618      	mov	r0, r3
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <fifoWrite>:

/**         ""   
 */
fifo_state_t fifoWrite(FIFO_StructDef* buf, int32_t value)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	6039      	str	r1, [r7, #0]
	if(availableForWrite(buf) == false) return FIFO_OVERFLOW;
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff ffe7 	bl	8001048 <availableForWrite>
 800107a:	4603      	mov	r3, r0
 800107c:	f083 0301 	eor.w	r3, r3, #1
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <fifoWrite+0x20>
 8001086:	2302      	movs	r3, #2
 8001088:	e01b      	b.n	80010c2 <fifoWrite+0x58>

	if (buf->head >= buf->size) buf->head = 0;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	88db      	ldrh	r3, [r3, #6]
 800108e:	b29a      	uxth	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	891b      	ldrh	r3, [r3, #8]
 8001094:	b29b      	uxth	r3, r3
 8001096:	429a      	cmp	r2, r3
 8001098:	d302      	bcc.n	80010a0 <fifoWrite+0x36>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	80da      	strh	r2, [r3, #6]

	buf->data[buf->head] = value;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	88db      	ldrh	r3, [r3, #6]
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	4413      	add	r3, r2
 80010ae:	683a      	ldr	r2, [r7, #0]
 80010b0:	601a      	str	r2, [r3, #0]
	buf->head++;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	88db      	ldrh	r3, [r3, #6]
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	3301      	adds	r3, #1
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	80da      	strh	r2, [r3, #6]

	return FIFO_OK;
 80010c0:	2303      	movs	r3, #3
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <fifoRead>:
/**         ""   
 * 	    ,     
 * 	 fifo 
 */
fifo_state_t fifoRead(FIFO_StructDef* buf, int32_t* ptr_value)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	6039      	str	r1, [r7, #0]
	if(ptr_value == NULL) return FIFO_ERR;
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <fifoRead+0x14>
 80010da:	2300      	movs	r3, #0
 80010dc:	e027      	b.n	800112e <fifoRead+0x64>

	if(availableForRead(buf) == false) return FIFO_EMPTY;
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ff8e 	bl	8001000 <availableForRead>
 80010e4:	4603      	mov	r3, r0
 80010e6:	f083 0301 	eor.w	r3, r3, #1
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <fifoRead+0x2a>
 80010f0:	2301      	movs	r3, #1
 80010f2:	e01c      	b.n	800112e <fifoRead+0x64>

	buf->tail++;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	889b      	ldrh	r3, [r3, #4]
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	3301      	adds	r3, #1
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	809a      	strh	r2, [r3, #4]
	if (buf->tail >= buf->size) buf->tail = 0;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	889b      	ldrh	r3, [r3, #4]
 8001106:	b29a      	uxth	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	891b      	ldrh	r3, [r3, #8]
 800110c:	b29b      	uxth	r3, r3
 800110e:	429a      	cmp	r2, r3
 8001110:	d302      	bcc.n	8001118 <fifoRead+0x4e>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	809a      	strh	r2, [r3, #4]

	*ptr_value = buf->data[buf->tail];
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	889b      	ldrh	r3, [r3, #4]
 8001120:	b29b      	uxth	r3, r3
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4413      	add	r3, r2
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	601a      	str	r2, [r3, #0]

	return FIFO_OK;
 800112c:	2303      	movs	r3, #3
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <udpSocketInit>:
/* ---------------------------------------    net.h --------------------------------------- */

/**   UDP  
 */
void udpSocketInit(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
	/*    UDP  */
	err_t err;

	/*  UDP   */
	upcb = udp_new();
 800113e:	f00f fb39 	bl	80107b4 <udp_new>
 8001142:	4603      	mov	r3, r0
 8001144:	4a15      	ldr	r2, [pc, #84]	@ (800119c <udpSocketInit+0x64>)
 8001146:	6013      	str	r3, [r2, #0]

	/*  IP    */
	ip_addr_t myIPaddr;

	/* IP   */
	IP_ADDR4(&myIPaddr, 192, 168, 1, 156);
 8001148:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <udpSocketInit+0x68>)
 800114a:	60bb      	str	r3, [r7, #8]
	udp_bind(upcb, &myIPaddr, 1556);
 800114c:	4b13      	ldr	r3, [pc, #76]	@ (800119c <udpSocketInit+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f107 0108 	add.w	r1, r7, #8
 8001154:	f240 6214 	movw	r2, #1556	@ 0x614
 8001158:	4618      	mov	r0, r3
 800115a:	f00f fa15 	bl	8010588 <udp_bind>

	/*  IP     -  */
	ip_addr_t DestIPaddr;
	IP_ADDR4(&DestIPaddr, 192, 168, 1, 2);
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <udpSocketInit+0x6c>)
 8001160:	607b      	str	r3, [r7, #4]
	err = udp_connect(upcb, &DestIPaddr, 1555);
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <udpSocketInit+0x64>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	1d39      	adds	r1, r7, #4
 8001168:	f240 6213 	movw	r2, #1555	@ 0x613
 800116c:	4618      	mov	r0, r3
 800116e:	f00f fa93 	bl	8010698 <udp_connect>
 8001172:	4603      	mov	r3, r0
 8001174:	73fb      	strb	r3, [r7, #15]

	if (err == ERR_OK)
 8001176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d106      	bne.n	800118c <udpSocketInit+0x54>
	{
		/*          UDP  */
		udp_recv(upcb, udpReceiveCallback, NULL);
 800117e:	4b07      	ldr	r3, [pc, #28]	@ (800119c <udpSocketInit+0x64>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	4908      	ldr	r1, [pc, #32]	@ (80011a8 <udpSocketInit+0x70>)
 8001186:	4618      	mov	r0, r3
 8001188:	f00f faf4 	bl	8010774 <udp_recv>
	}

	/*       5*(sizeof(int16_t)) = 10 */
	fifoInit(5, &netBuf);
 800118c:	4907      	ldr	r1, [pc, #28]	@ (80011ac <udpSocketInit+0x74>)
 800118e:	2005      	movs	r0, #5
 8001190:	f7ff fee0 	bl	8000f54 <fifoInit>
}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	2000011c 	.word	0x2000011c
 80011a0:	9c01a8c0 	.word	0x9c01a8c0
 80011a4:	0201a8c0 	.word	0x0201a8c0
 80011a8:	080011b1 	.word	0x080011b1
 80011ac:	200001a4 	.word	0x200001a4

080011b0 <udpReceiveCallback>:

/**     UDP
 */
void udpReceiveCallback(void *arg, struct udp_pcb *upcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
 80011bc:	603b      	str	r3, [r7, #0]
	strncpy(rxBuf, (char *)p->payload, p->len);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6859      	ldr	r1, [r3, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	895b      	ldrh	r3, [r3, #10]
 80011c6:	461a      	mov	r2, r3
 80011c8:	4808      	ldr	r0, [pc, #32]	@ (80011ec <udpReceiveCallback+0x3c>)
 80011ca:	f012 f8f8 	bl	80133be <strncpy>
	counter ++;
 80011ce:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <udpReceiveCallback+0x40>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3301      	adds	r3, #1
 80011d4:	4a06      	ldr	r2, [pc, #24]	@ (80011f0 <udpReceiveCallback+0x40>)
 80011d6:	6013      	str	r3, [r2, #0]
	pbuf_free(p);
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f009 f857 	bl	800a28c <pbuf_free>

	/*     */
	udpReceiveHandler();
 80011de:	f001 fd0d 	bl	8002bfc <udpReceiveHandler>
}
 80011e2:	bf00      	nop
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000120 	.word	0x20000120
 80011f0:	200001a0 	.word	0x200001a0

080011f4 <udpClientSend>:

/**     UDP
 */
void udpClientSend(char *buf)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b0c4      	sub	sp, #272	@ 0x110
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80011fe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001202:	6018      	str	r0, [r3, #0]
	struct pbuf *txBuf;
	char data[256];

	int len = sprintf(data, "%s\n", (char *)buf);
 8001204:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001208:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800120c:	f107 0008 	add.w	r0, r7, #8
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	4917      	ldr	r1, [pc, #92]	@ (8001270 <udpClientSend+0x7c>)
 8001214:	f012 f83c 	bl	8013290 <siprintf>
 8001218:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

	/*       */
	txBuf = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM);
 800121c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001220:	b29b      	uxth	r3, r3
 8001222:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001226:	4619      	mov	r1, r3
 8001228:	2036      	movs	r0, #54	@ 0x36
 800122a:	f008 fd4b 	bl	8009cc4 <pbuf_alloc>
 800122e:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108

	if (txBuf != NULL)
 8001232:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001236:	2b00      	cmp	r3, #0
 8001238:	d014      	beq.n	8001264 <udpClientSend+0x70>
	{
		pbuf_take(txBuf, data, len);
 800123a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800123e:	b29a      	uxth	r2, r3
 8001240:	f107 0308 	add.w	r3, r7, #8
 8001244:	4619      	mov	r1, r3
 8001246:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 800124a:	f009 fa8b 	bl	800a764 <pbuf_take>
		udp_send(upcb, txBuf);
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <udpClientSend+0x80>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 8001256:	4618      	mov	r0, r3
 8001258:	f00e ffac 	bl	80101b4 <udp_send>
    	pbuf_free(txBuf);
 800125c:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8001260:	f009 f814 	bl	800a28c <pbuf_free>
	}
}
 8001264:	bf00      	nop
 8001266:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	080145a0 	.word	0x080145a0
 8001274:	2000011c 	.word	0x2000011c

08001278 <DWT_Init>:
  * @brief  This function initializes the DWT counter.
  * @param[in] None
  * @return None
  */
void DWT_Init()
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
	/* Allow the use of the counter DWT */
	SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800127c:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <DWT_Init+0x28>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a07      	ldr	r2, [pc, #28]	@ (80012a0 <DWT_Init+0x28>)
 8001282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001286:	6013      	str	r3, [r2, #0]
	/* Turn on the counter */
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;
 8001288:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <DWT_Init+0x2c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a05      	ldr	r2, [pc, #20]	@ (80012a4 <DWT_Init+0x2c>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6013      	str	r3, [r2, #0]

}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000edfc 	.word	0xe000edfc
 80012a4:	e0001000 	.word	0xe0001000

080012a8 <DWT_usDelay>:
  * @brief  This function produces a time delay in us.
  * @param[in] Time in us
  * @return None
  */
void DWT_usDelay(uint32_t us)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	/* Convert microseconds to processor ticks */
	uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 80012b0:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <DWT_usDelay+0x3c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a0c      	ldr	r2, [pc, #48]	@ (80012e8 <DWT_usDelay+0x40>)
 80012b6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ba:	0c9a      	lsrs	r2, r3, #18
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	fb02 f303 	mul.w	r3, r2, r3
 80012c2:	60fb      	str	r3, [r7, #12]
	/* Reset the counter */
	DWT_CYCCNT = 0;
 80012c4:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <DWT_usDelay+0x44>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
	while(DWT_CYCCNT < us_count_tic);
 80012ca:	bf00      	nop
 80012cc:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <DWT_usDelay+0x44>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d8fa      	bhi.n	80012cc <DWT_usDelay+0x24>
}
 80012d6:	bf00      	nop
 80012d8:	bf00      	nop
 80012da:	3714      	adds	r7, #20
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	20000078 	.word	0x20000078
 80012e8:	431bde83 	.word	0x431bde83
 80012ec:	e0001004 	.word	0xe0001004

080012f0 <stepperFunctionsInit>:

/**	        
 * 	    
 */
void stepperFunctionsInit(writePinFunction_void_ptr function)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	setPin = function;
 80012f8:	4a04      	ldr	r2, [pc, #16]	@ (800130c <stepperFunctionsInit+0x1c>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6013      	str	r3, [r2, #0]
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	200001b0 	.word	0x200001b0

08001310 <stepperInit>:
 *
 * 	          -
 * 	, ,  ,     DIR, EN
 */
void stepperInit(STEPPER_StructDef* stepper, STEPPER_PINS_StructDef* pins)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
	stepper->stepper_pins.GPIOx_step = pins->GPIOx_step;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	601a      	str	r2, [r3, #0]
	stepper->stepper_pins.GPIO_Pin_step = pins->GPIO_Pin_step;
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	889a      	ldrh	r2, [r3, #4]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	809a      	strh	r2, [r3, #4]

	stepper->stepper_pins.GPIOx_dir = pins->GPIOx_dir;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	609a      	str	r2, [r3, #8]
	stepper->stepper_pins.GPIO_Pin_dir = pins->GPIO_Pin_dir;
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	899a      	ldrh	r2, [r3, #12]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	819a      	strh	r2, [r3, #12]

	stepper->stepper_pins.GPIOx_en = 0x0;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
	stepper->stepper_pins.GPIO_Pin_en = 0x0;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2200      	movs	r2, #0
 8001344:	829a      	strh	r2, [r3, #20]

	stepper->pos = 0;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
	stepper->dir = 1;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2201      	movs	r2, #1
 8001350:	771a      	strb	r2, [r3, #28]
	stepper->en = OFF;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	775a      	strb	r2, [r3, #29]

	stepper->_globEn = false;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	779a      	strb	r2, [r3, #30]
	stepper->_globDir = false;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	77da      	strb	r2, [r3, #31]
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <doStep>:

/**   
 */
void doStep(STEPPER_StructDef* stepper)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	stepper->pos += stepper->dir;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	7f1b      	ldrb	r3, [r3, #28]
 800137c:	b25a      	sxtb	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	441a      	add	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	619a      	str	r2, [r3, #24]
	setDir(stepper, stepper->dir); /*   DIR         */
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	7f1b      	ldrb	r3, [r3, #28]
 800138c:	b25b      	sxtb	r3, r3
 800138e:	4619      	mov	r1, r3
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f000 f819 	bl	80013c8 <setDir>

	setPin(stepper->stepper_pins.GPIOx_step, stepper->stepper_pins.GPIO_Pin_step, PIN_SET);
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <doStep+0x54>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6810      	ldr	r0, [r2, #0]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	8891      	ldrh	r1, [r2, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	4798      	blx	r3
	DWT_usDelay(STEP_TIME);
 80013a6:	2005      	movs	r0, #5
 80013a8:	f7ff ff7e 	bl	80012a8 <DWT_usDelay>
	setPin(stepper->stepper_pins.GPIOx_step, stepper->stepper_pins.GPIO_Pin_step, PIN_RESET);
 80013ac:	4b05      	ldr	r3, [pc, #20]	@ (80013c4 <doStep+0x54>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6810      	ldr	r0, [r2, #0]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	8891      	ldrh	r1, [r2, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	4798      	blx	r3
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	200001b0 	.word	0x200001b0

080013c8 <setDir>:
 * 	dir = -1 -      _globDir
 * 	       ,
 * 	..     !
 */
void setDir(STEPPER_StructDef* stepper, int8_t dir)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	70fb      	strb	r3, [r7, #3]
	if(stepper->_globDir == false)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	7fdb      	ldrb	r3, [r3, #31]
 80013d8:	f083 0301 	eor.w	r3, r3, #1
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d01b      	beq.n	800141a <setDir+0x52>
	{
		if(dir == 1)
 80013e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d10b      	bne.n	8001402 <setDir+0x3a>
		{
			stepper->dir = 1;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2201      	movs	r2, #1
 80013ee:	771a      	strb	r2, [r3, #28]
			setPin(stepper->stepper_pins.GPIOx_dir, stepper->stepper_pins.GPIO_Pin_dir, PIN_SET);
 80013f0:	4b19      	ldr	r3, [pc, #100]	@ (8001458 <setDir+0x90>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	6890      	ldr	r0, [r2, #8]
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	8991      	ldrh	r1, [r2, #12]
 80013fc:	2201      	movs	r2, #1
 80013fe:	4798      	blx	r3
		else
		{
			stepper->dir = -1;
			setPin(stepper->stepper_pins.GPIOx_dir, stepper->stepper_pins.GPIO_Pin_dir, PIN_SET);
		}
}
 8001400:	e026      	b.n	8001450 <setDir+0x88>
			stepper->dir = -1;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	22ff      	movs	r2, #255	@ 0xff
 8001406:	771a      	strb	r2, [r3, #28]
			setPin(stepper->stepper_pins.GPIOx_dir, stepper->stepper_pins.GPIO_Pin_dir, PIN_RESET);
 8001408:	4b13      	ldr	r3, [pc, #76]	@ (8001458 <setDir+0x90>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	6890      	ldr	r0, [r2, #8]
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	8991      	ldrh	r1, [r2, #12]
 8001414:	2200      	movs	r2, #0
 8001416:	4798      	blx	r3
}
 8001418:	e01a      	b.n	8001450 <setDir+0x88>
	else if(dir == 1)
 800141a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d10b      	bne.n	800143a <setDir+0x72>
		stepper->dir = 1;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2201      	movs	r2, #1
 8001426:	771a      	strb	r2, [r3, #28]
		setPin(stepper->stepper_pins.GPIOx_dir, stepper->stepper_pins.GPIO_Pin_dir, PIN_RESET);
 8001428:	4b0b      	ldr	r3, [pc, #44]	@ (8001458 <setDir+0x90>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	6890      	ldr	r0, [r2, #8]
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	8991      	ldrh	r1, [r2, #12]
 8001434:	2200      	movs	r2, #0
 8001436:	4798      	blx	r3
}
 8001438:	e00a      	b.n	8001450 <setDir+0x88>
			stepper->dir = -1;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	22ff      	movs	r2, #255	@ 0xff
 800143e:	771a      	strb	r2, [r3, #28]
			setPin(stepper->stepper_pins.GPIOx_dir, stepper->stepper_pins.GPIO_Pin_dir, PIN_SET);
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <setDir+0x90>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	6890      	ldr	r0, [r2, #8]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	8991      	ldrh	r1, [r2, #12]
 800144c:	2201      	movs	r2, #1
 800144e:	4798      	blx	r3
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200001b0 	.word	0x200001b0

0800145c <enableStepper>:

/**  
 */
void enableStepper(STEPPER_StructDef* stepper)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	stepper->en = ON;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2201      	movs	r2, #1
 8001468:	775a      	strb	r2, [r3, #29]

	if(stepper->_globEn == false)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	7f9b      	ldrb	r3, [r3, #30]
 800146e:	f083 0301 	eor.w	r3, r3, #1
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2b00      	cmp	r3, #0
 8001476:	d008      	beq.n	800148a <enableStepper+0x2e>
	{
		setPin(stepper->stepper_pins.GPIOx_en, stepper->stepper_pins.GPIO_Pin_en, PIN_SET);
 8001478:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <enableStepper+0x48>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6910      	ldr	r0, [r2, #16]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	8a91      	ldrh	r1, [r2, #20]
 8001484:	2201      	movs	r2, #1
 8001486:	4798      	blx	r3
	}
	else setPin(stepper->stepper_pins.GPIOx_en, stepper->stepper_pins.GPIO_Pin_en, PIN_RESET);
}
 8001488:	e007      	b.n	800149a <enableStepper+0x3e>
	else setPin(stepper->stepper_pins.GPIOx_en, stepper->stepper_pins.GPIO_Pin_en, PIN_RESET);
 800148a:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <enableStepper+0x48>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6910      	ldr	r0, [r2, #16]
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	8a91      	ldrh	r1, [r2, #20]
 8001496:	2200      	movs	r2, #0
 8001498:	4798      	blx	r3
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200001b0 	.word	0x200001b0

080014a8 <disableStepper>:

/**  
 */
void disableStepper(STEPPER_StructDef* stepper)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	stepper->en = OFF;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	775a      	strb	r2, [r3, #29]

	if(stepper->_globEn == false)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	7f9b      	ldrb	r3, [r3, #30]
 80014ba:	f083 0301 	eor.w	r3, r3, #1
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d008      	beq.n	80014d6 <disableStepper+0x2e>
	{
		setPin(stepper->stepper_pins.GPIOx_en, stepper->stepper_pins.GPIO_Pin_en, PIN_RESET);
 80014c4:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <disableStepper+0x48>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6910      	ldr	r0, [r2, #16]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	8a91      	ldrh	r1, [r2, #20]
 80014d0:	2200      	movs	r2, #0
 80014d2:	4798      	blx	r3
	}
	else setPin(stepper->stepper_pins.GPIOx_en, stepper->stepper_pins.GPIO_Pin_en, PIN_SET);
}
 80014d4:	e007      	b.n	80014e6 <disableStepper+0x3e>
	else setPin(stepper->stepper_pins.GPIOx_en, stepper->stepper_pins.GPIO_Pin_en, PIN_SET);
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <disableStepper+0x48>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	6910      	ldr	r0, [r2, #16]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	8a91      	ldrh	r1, [r2, #20]
 80014e2:	2201      	movs	r2, #1
 80014e4:	4798      	blx	r3
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200001b0 	.word	0x200001b0

080014f4 <driverFunctionsInit>:
/**         .
 *         - TIMx->CNT
 *  function       main.c
 */
void driverFunctionsInit(timeFunction_void_ptr function1, timeFunction_void_ptr function2, timeFunction_uint32_t_ptr function3, timeFunction_void_ptr function4)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
 8001500:	603b      	str	r3, [r7, #0]
	startTimer = function1;
 8001502:	4a09      	ldr	r2, [pc, #36]	@ (8001528 <driverFunctionsInit+0x34>)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6013      	str	r3, [r2, #0]
	stopTimer = function2;
 8001508:	4a08      	ldr	r2, [pc, #32]	@ (800152c <driverFunctionsInit+0x38>)
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	6013      	str	r3, [r2, #0]
	getMicros = function3;
 800150e:	4a08      	ldr	r2, [pc, #32]	@ (8001530 <driverFunctionsInit+0x3c>)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6013      	str	r3, [r2, #0]
	resetTimer = function4;
 8001514:	4a07      	ldr	r2, [pc, #28]	@ (8001534 <driverFunctionsInit+0x40>)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	6013      	str	r3, [r2, #0]
}
 800151a:	bf00      	nop
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	200001b4 	.word	0x200001b4
 800152c:	200001b8 	.word	0x200001b8
 8001530:	200001bc 	.word	0x200001bc
 8001534:	200001c0 	.word	0x200001c0

08001538 <driverInit>:

/**     
 */
void driverInit(DRIVER_StructDef* driver, STEPPER_StructDef* stepper, DRIVER_LIMIT_SWITCH_PINS_StructDef* pins, uint32_t stepsPerRev, movement_type_t type)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
 8001544:	603b      	str	r3, [r7, #0]
	driver->stepper = stepper;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	68ba      	ldr	r2, [r7, #8]
 800154a:	601a      	str	r2, [r3, #0]

	driver->driver_pins = pins;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	605a      	str	r2, [r3, #4]

	driver->_moveType = type;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	7e3a      	ldrb	r2, [r7, #24]
 8001556:	721a      	strb	r2, [r3, #8]

	/*      VELOCITY_MODE */
	driver->_accelTime = 0;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	60da      	str	r2, [r3, #12]
	driver->_speedPlannerTime = 0;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2200      	movs	r2, #0
 8001564:	611a      	str	r2, [r3, #16]

	/*      POSITION_MODE */
	driver->_plannerTime = 0;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]

	driver->_stopFlag = false;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2200      	movs	r2, #0
 8001570:	761a      	strb	r2, [r3, #24]
	driver->_stepsPerDeg = stepsPerRev / 360.0;
 8001572:	6838      	ldr	r0, [r7, #0]
 8001574:	f7fe ffbe 	bl	80004f4 <__aeabi_ui2d>
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	4b27      	ldr	r3, [pc, #156]	@ (800161c <driverInit+0xe4>)
 800157e:	f7ff f95d 	bl	800083c <__aeabi_ddiv>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f7ff fafd 	bl	8000b88 <__aeabi_d2f>
 800158e:	4602      	mov	r2, r0
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	61da      	str	r2, [r3, #28]
	driver->_prevTime = 0;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2200      	movs	r2, #0
 8001598:	621a      	str	r2, [r3, #32]
	driver->_curSpeed = 0;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	f04f 0200 	mov.w	r2, #0
 80015a0:	625a      	str	r2, [r3, #36]	@ 0x24
	driver->_target = 0;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2200      	movs	r2, #0
 80015a6:	629a      	str	r2, [r3, #40]	@ 0x28
	driver->tickUs = 0;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2200      	movs	r2, #0
 80015ac:	62da      	str	r2, [r3, #44]	@ 0x2c
	driver->_workState = DRIVER_INIT;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2200      	movs	r2, #0
 80015b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	driver->_autoPower = false;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	driver->_stopSpeed = 0;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	635a      	str	r2, [r3, #52]	@ 0x34
	driver->_maxSpeed = 5000;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	4a15      	ldr	r2, [pc, #84]	@ (8001620 <driverInit+0xe8>)
 80015ca:	639a      	str	r2, [r3, #56]	@ 0x38
	driver->_targetSpeed = 1000;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4a15      	ldr	r2, [pc, #84]	@ (8001624 <driverInit+0xec>)
 80015d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	driver->_accel = 0;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	driver->_accelInv = 0;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	645a      	str	r2, [r3, #68]	@ 0x44
	driver->_curMode = POSITION_MODE;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

	driver->stepTime = 0;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2200      	movs	r2, #0
 80015ee:	64da      	str	r2, [r3, #76]	@ 0x4c

	driver->_c0 = 0;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f04f 0200 	mov.w	r2, #0
 80015f6:	651a      	str	r2, [r3, #80]	@ 0x50
	driver->_cn = 0;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	655a      	str	r2, [r3, #84]	@ 0x54
	driver->_n = 0;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2200      	movs	r2, #0
 8001604:	659a      	str	r2, [r3, #88]	@ 0x58
	driver->N = 0;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2200      	movs	r2, #0
 800160a:	65da      	str	r2, [r3, #92]	@ 0x5c
	driver->_cmin = 1.0;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001612:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40768000 	.word	0x40768000
 8001620:	459c4000 	.word	0x459c4000
 8001624:	447a0000 	.word	0x447a0000

08001628 <setRunMode>:
/**   , mode:
 * 	FOLLOW_POS -    setTarget(...)
 * 	KEEP_SPEED -   setSpeed(...)
 */
void setRunMode(DRIVER_StructDef* driver, runMode_t mode)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	70fb      	strb	r3, [r7, #3]
	driver->_curMode = mode;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	78fa      	ldrb	r2, [r7, #3]
 8001638:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <resetTimers>:

/**    
 */
void resetTimers(DRIVER_StructDef* driver)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	driver->_speedPlannerTime = driver->_plannerTime = driver->_prevTime = getMicros();
 8001650:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <resetTimers+0x2c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4798      	blx	r3
 8001656:	4602      	mov	r2, r0
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	621a      	str	r2, [r3, #32]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a1a      	ldr	r2, [r3, #32]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	615a      	str	r2, [r3, #20]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	695a      	ldr	r2, [r3, #20]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	611a      	str	r2, [r3, #16]
}
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200001bc 	.word	0x200001bc

08001678 <resetMotor>:

/**      
 */
void resetMotor(DRIVER_StructDef* driver)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	driver->_curSpeed = 0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <tickDriver>:
/**    ,      ,
 * 	     
 * 	 BUSY,      POSITION_MODE  VELOCITY_MODE
 */
driver_state_t tickDriver(DRIVER_StructDef* driver)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	if (driver->_workState == DRIVER_BUSY)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d152      	bne.n	800174c <tickDriver+0xb8>
	{
		driver->tickUs = getMicros();
 80016a6:	4b2d      	ldr	r3, [pc, #180]	@ (800175c <tickDriver+0xc8>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4798      	blx	r3
 80016ac:	4602      	mov	r2, r0
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	62da      	str	r2, [r3, #44]	@ 0x2c

		/* POSITION_MODE */
		if (driver->_curMode == POSITION_MODE && driver->_accel != 0 && driver->_maxSpeed >= MIN_SPEED_POS_MODE) plannerPositionMode(driver);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d112      	bne.n	80016e2 <tickDriver+0x4e>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d00c      	beq.n	80016e2 <tickDriver+0x4e>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80016ce:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80016d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016da:	db02      	blt.n	80016e2 <tickDriver+0x4e>
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 f8a3 	bl	8001828 <plannerPositionMode>

		/* VELOCITY_MODE */
		if (driver->_curMode == VELOCITY_MODE && driver->_accel != 0) plannerVelocityMode(driver);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d108      	bne.n	80016fe <tickDriver+0x6a>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <tickDriver+0x6a>
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f000 fb19 	bl	8001d30 <plannerVelocityMode>

		/*    */
		if (driver->stepTime != 0 && driver->tickUs - driver->_prevTime >= driver->stepTime)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	2b00      	cmp	r3, #0
 8001704:	d022      	beq.n	800174c <tickDriver+0xb8>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a1b      	ldr	r3, [r3, #32]
 800170e:	1ad2      	subs	r2, r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001714:	429a      	cmp	r2, r3
 8001716:	d319      	bcc.n	800174c <tickDriver+0xb8>
		{
			driver->_prevTime = driver->tickUs;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	621a      	str	r2, [r3, #32]

			/*    ,     ,      */
			if (driver->_curMode == POSITION_MODE && driver->_target == driver->stepper->pos)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10d      	bne.n	8001746 <tickDriver+0xb2>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	429a      	cmp	r2, r3
 8001736:	d106      	bne.n	8001746 <tickDriver+0xb2>
            {
				brake(driver);
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f000 f83a 	bl	80017b2 <brake>
				return driver->_workState;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001744:	e005      	b.n	8001752 <tickDriver+0xbe>
            }

			step(driver);  //  
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 f854 	bl	80017f4 <step>
		}
	}

	return driver->_workState;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	200001bc 	.word	0x200001bc

08001760 <enableDriver>:

/**   ( EN)
 */
void enableDriver(DRIVER_StructDef* driver)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	driver->_workState = DRIVER_READY;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	driver->_stopSpeed = 0;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	635a      	str	r2, [r3, #52]	@ 0x34

	resetTimers(driver);
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ff65 	bl	8001648 <resetTimers>

	enableStepper(driver->stepper);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fe6a 	bl	800145c <enableStepper>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <disableDriver>:

/**   ( EN)
 */
void disableDriver(DRIVER_StructDef* driver)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	driver->_workState = DRIVER_BRAKE;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2203      	movs	r2, #3
 800179c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	disableStepper(driver->stepper);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff fe7f 	bl	80014a8 <disableStepper>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <brake>:
}

/*   +  
 */
void brake(DRIVER_StructDef* driver)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
	driver->_workState = DRIVER_READY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2201      	movs	r2, #1
 80017be:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
//	driver->_stopSpeed = 0;
	driver->stepTime = 0;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	64da      	str	r2, [r3, #76]	@ 0x4c
	driver->_curSpeed = 0;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	625a      	str	r2, [r3, #36]	@ 0x24
	driver->_n = 0;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	659a      	str	r2, [r3, #88]	@ 0x58

	resetMotor(driver);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff ff4e 	bl	8001678 <resetMotor>

	if(driver->_autoPower == true) disableDriver(driver);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d002      	beq.n	80017ec <brake+0x3a>
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ffd2 	bl	8001790 <disableDriver>
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <step>:
}

/**   
 */
void step(DRIVER_StructDef* driver)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
	doStep(driver->stepper);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fdb5 	bl	8001370 <doStep>
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <getStatusDriver>:
 * 	BUSY -  
 * 	BRAKE -  
 * 	ERR -  
 */
driver_state_t getStatusDriver(DRIVER_StructDef* driver)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
	return driver->_workState;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
}
 800181c:	4618      	mov	r0, r3
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <plannerPositionMode>:
uint16_t _plannerPrd = 15000;

/**	   POSITION_MODE    
 */
void plannerPositionMode(DRIVER_StructDef* driver)
{
 8001828:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800182c:	b085      	sub	sp, #20
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
	if (driver->tickUs - driver->_plannerTime >= _plannerPrd)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	4a92      	ldr	r2, [pc, #584]	@ (8001a88 <plannerPositionMode+0x260>)
 800183e:	8812      	ldrh	r2, [r2, #0]
 8001840:	4293      	cmp	r3, r2
 8001842:	f0c0 8118 	bcc.w	8001a76 <plannerPositionMode+0x24e>
	{
		driver->_plannerTime += _plannerPrd; // ~110 us
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	4a8f      	ldr	r2, [pc, #572]	@ (8001a88 <plannerPositionMode+0x260>)
 800184c:	8812      	ldrh	r2, [r2, #0]
 800184e:	441a      	add	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	615a      	str	r2, [r3, #20]

		int32_t err = driver->_target - driver->stepper->pos; // ""
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	60fb      	str	r3, [r7, #12]

		bool thisDir = (driver->_curSpeed * driver->_curSpeed * driver->_accel / 1000000.0 >= abs(err)); //  
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800186e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001878:	b29b      	uxth	r3, r3
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001886:	ee17 0a90 	vmov	r0, s15
 800188a:	f7fe fe55 	bl	8000538 <__aeabi_f2d>
 800188e:	a37c      	add	r3, pc, #496	@ (adr r3, 8001a80 <plannerPositionMode+0x258>)
 8001890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001894:	f7fe ffd2 	bl	800083c <__aeabi_ddiv>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4690      	mov	r8, r2
 800189e:	4699      	mov	r9, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	bfb8      	it	lt
 80018a6:	425b      	neglt	r3, r3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fe33 	bl	8000514 <__aeabi_i2d>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	2101      	movs	r1, #1
 80018b4:	460e      	mov	r6, r1
 80018b6:	4640      	mov	r0, r8
 80018b8:	4649      	mov	r1, r9
 80018ba:	f7ff f91b 	bl	8000af4 <__aeabi_dcmpge>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <plannerPositionMode+0xa0>
 80018c4:	2300      	movs	r3, #0
 80018c6:	461e      	mov	r6, r3
 80018c8:	72fe      	strb	r6, [r7, #11]

		driver->_curSpeed += (driver->_accel * (_plannerPrd / 1000000.0) * (thisDir ? -_sign(driver->_curSpeed) : _sign(err))); // /
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fe1e 	bl	8000514 <__aeabi_i2d>
 80018d8:	4680      	mov	r8, r0
 80018da:	4689      	mov	r9, r1
 80018dc:	4b6a      	ldr	r3, [pc, #424]	@ (8001a88 <plannerPositionMode+0x260>)
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7fe fe17 	bl	8000514 <__aeabi_i2d>
 80018e6:	a366      	add	r3, pc, #408	@ (adr r3, 8001a80 <plannerPositionMode+0x258>)
 80018e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ec:	f7fe ffa6 	bl	800083c <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4640      	mov	r0, r8
 80018f6:	4649      	mov	r1, r9
 80018f8:	f7fe fe76 	bl	80005e8 <__aeabi_dmul>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4690      	mov	r8, r2
 8001902:	4699      	mov	r9, r3
 8001904:	7afb      	ldrb	r3, [r7, #11]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00f      	beq.n	800192a <plannerPositionMode+0x102>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001910:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001918:	db03      	blt.n	8001922 <plannerPositionMode+0xfa>
 800191a:	f04f 0000 	mov.w	r0, #0
 800191e:	495b      	ldr	r1, [pc, #364]	@ (8001a8c <plannerPositionMode+0x264>)
 8001920:	e00d      	b.n	800193e <plannerPositionMode+0x116>
 8001922:	f04f 0000 	mov.w	r0, #0
 8001926:	495a      	ldr	r1, [pc, #360]	@ (8001a90 <plannerPositionMode+0x268>)
 8001928:	e009      	b.n	800193e <plannerPositionMode+0x116>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db03      	blt.n	8001938 <plannerPositionMode+0x110>
 8001930:	f04f 0000 	mov.w	r0, #0
 8001934:	4956      	ldr	r1, [pc, #344]	@ (8001a90 <plannerPositionMode+0x268>)
 8001936:	e002      	b.n	800193e <plannerPositionMode+0x116>
 8001938:	f04f 0000 	mov.w	r0, #0
 800193c:	4953      	ldr	r1, [pc, #332]	@ (8001a8c <plannerPositionMode+0x264>)
 800193e:	4642      	mov	r2, r8
 8001940:	464b      	mov	r3, r9
 8001942:	f7fe fe51 	bl	80005e8 <__aeabi_dmul>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4690      	mov	r8, r2
 800194c:	4699      	mov	r9, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fdf0 	bl	8000538 <__aeabi_f2d>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4640      	mov	r0, r8
 800195e:	4649      	mov	r1, r9
 8001960:	f7fe fc8c 	bl	800027c <__adddf3>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4610      	mov	r0, r2
 800196a:	4619      	mov	r1, r3
 800196c:	f7ff f90c 	bl	8000b88 <__aeabi_d2f>
 8001970:	4602      	mov	r2, r0
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	625a      	str	r2, [r3, #36]	@ 0x24

		if (driver->_stopSpeed == 0) driver->_curSpeed = constrain(driver->_curSpeed, -driver->_maxSpeed, driver->_maxSpeed); // 
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800197c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001984:	d120      	bne.n	80019c8 <plannerPositionMode+0x1a0>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800198c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001996:	eef1 7a67 	vneg.f32	s15, s15
 800199a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80019a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a8:	ee17 2a90 	vmov	r2, s15
 80019ac:	ee16 1a90 	vmov	r1, s13
 80019b0:	ee17 0a10 	vmov	r0, s14
 80019b4:	f000 fc2d 	bl	8002212 <constrain>
 80019b8:	ee07 0a90 	vmov	s15, r0
 80019bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 80019c6:	e01f      	b.n	8001a08 <plannerPositionMode+0x1e0>
		else driver->_curSpeed = constrain(driver->_curSpeed, -driver->_stopSpeed, driver->_stopSpeed);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80019ce:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80019d8:	eef1 7a67 	vneg.f32	s15, s15
 80019dc:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80019e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019ea:	ee17 2a90 	vmov	r2, s15
 80019ee:	ee16 1a90 	vmov	r1, s13
 80019f2:	ee17 0a10 	vmov	r0, s14
 80019f6:	f000 fc0c 	bl	8002212 <constrain>
 80019fa:	ee07 0a90 	vmov	s15, r0
 80019fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		/*   .  */
		if (fabs(driver->_curSpeed) > MIN_SPEED_POS_MODE)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001a0e:	eef0 7ae7 	vabs.f32	s15, s15
 8001a12:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001a16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1e:	dd18      	ble.n	8001a52 <plannerPositionMode+0x22a>
		{
			driver->stepTime = fabs(1000000.0 / driver->_curSpeed);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fd87 	bl	8000538 <__aeabi_f2d>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	a114      	add	r1, pc, #80	@ (adr r1, 8001a80 <plannerPositionMode+0x258>)
 8001a30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a34:	f7fe ff02 	bl	800083c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4614      	mov	r4, r2
 8001a3e:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001a42:	4620      	mov	r0, r4
 8001a44:	4629      	mov	r1, r5
 8001a46:	f7ff f87f 	bl	8000b48 <__aeabi_d2uiz>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001a50:	e002      	b.n	8001a58 <plannerPositionMode+0x230>
		}
		else driver->stepTime = MAX_PERIOD_POS_MODE;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a0f      	ldr	r2, [pc, #60]	@ (8001a94 <plannerPositionMode+0x26c>)
 8001a56:	64da      	str	r2, [r3, #76]	@ 0x4c

		driver->stepper->dir = _sign(driver->_curSpeed); /*    */
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001a5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a66:	db01      	blt.n	8001a6c <plannerPositionMode+0x244>
 8001a68:	2201      	movs	r2, #1
 8001a6a:	e001      	b.n	8001a70 <plannerPositionMode+0x248>
 8001a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	771a      	strb	r2, [r3, #28]
	}
}
 8001a76:	bf00      	nop
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a80:	00000000 	.word	0x00000000
 8001a84:	412e8480 	.word	0x412e8480
 8001a88:	20000000 	.word	0x20000000
 8001a8c:	bff00000 	.word	0xbff00000
 8001a90:	3ff00000 	.word	0x3ff00000
 8001a94:	00030d40 	.word	0x00030d40

08001a98 <setTarget>:

/**        (  POSITION_MODE)
 *        
 */
void setTarget(DRIVER_StructDef* driver, int32_t target_pos)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
	driver->_target = target_pos;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	629a      	str	r2, [r3, #40]	@ 0x28

	if(driver->_target != driver->stepper->pos)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d036      	beq.n	8001b24 <setTarget+0x8c>
	{
		if (driver->_accel == 0 || driver->_maxSpeed < MIN_SPEED_POS_MODE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d009      	beq.n	8001ad6 <setTarget+0x3e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ac8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001acc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad4:	d522      	bpl.n	8001b1c <setTarget+0x84>
		{
			driver->stepTime = 1000000.0 / driver->_maxSpeed;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd2c 	bl	8000538 <__aeabi_f2d>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	a112      	add	r1, pc, #72	@ (adr r1, 8001b30 <setTarget+0x98>)
 8001ae6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001aea:	f7fe fea7 	bl	800083c <__aeabi_ddiv>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4610      	mov	r0, r2
 8001af4:	4619      	mov	r1, r3
 8001af6:	f7ff f827 	bl	8000b48 <__aeabi_d2uiz>
 8001afa:	4602      	mov	r2, r0
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	64da      	str	r2, [r3, #76]	@ 0x4c
			driver->stepper->dir = (driver->_target > driver->stepper->pos) ? 1 : -1;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	dd01      	ble.n	8001b12 <setTarget+0x7a>
 8001b0e:	2201      	movs	r2, #1
 8001b10:	e001      	b.n	8001b16 <setTarget+0x7e>
 8001b12:	f04f 32ff 	mov.w	r2, #4294967295
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	771a      	strb	r2, [r3, #28]
		}

		driver->_workState = DRIVER_BUSY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2202      	movs	r2, #2
 8001b20:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	}
}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	f3af 8000 	nop.w
 8001b30:	00000000 	.word	0x00000000
 8001b34:	412e8480 	.word	0x412e8480

08001b38 <setMaxSpeed>:

/**    ( )  / (  POSITION_MODE)
 *    300
 */
param_change_t setMaxSpeed(DRIVER_StructDef* driver, float speed)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af02      	add	r7, sp, #8
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	ed87 0a00 	vstr	s0, [r7]
	if(driver->_curMode != POSITION_MODE) return PARAM_CHANGE_ERR; /*     VELOCITY_MODE */
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <setMaxSpeed+0x1a>
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e068      	b.n	8001c24 <setMaxSpeed+0xec>

	if(driver->_workState == DRIVER_BUSY) return PARAM_CHANGE_ERR;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d101      	bne.n	8001b60 <setMaxSpeed+0x28>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	e061      	b.n	8001c24 <setMaxSpeed+0xec>

	/*    - 1 / */
	driver->_maxSpeed = fmax(fabs(speed), MIN_STEP_SPEED);
 8001b60:	edd7 7a00 	vldr	s15, [r7]
 8001b64:	eef0 7ae7 	vabs.f32	s15, s15
 8001b68:	ee17 0a90 	vmov	r0, s15
 8001b6c:	f7fe fce4 	bl	8000538 <__aeabi_f2d>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	ed9f 1b2e 	vldr	d1, [pc, #184]	@ 8001c30 <setMaxSpeed+0xf8>
 8001b78:	ec43 2b10 	vmov	d0, r2, r3
 8001b7c:	f012 fbde 	bl	801433c <fmax>
 8001b80:	ec53 2b10 	vmov	r2, r3, d0
 8001b84:	4610      	mov	r0, r2
 8001b86:	4619      	mov	r1, r3
 8001b88:	f7fe fffe 	bl	8000b88 <__aeabi_d2f>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	639a      	str	r2, [r3, #56]	@ 0x38

	/* C stepTime       */
	if (driver->_accel == 0 || driver->_maxSpeed < MIN_SPEED_POS_MODE) driver->stepTime = 1000000.0 / driver->_maxSpeed;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d009      	beq.n	8001bb2 <setMaxSpeed+0x7a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ba4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb0:	d514      	bpl.n	8001bdc <setMaxSpeed+0xa4>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe fcbe 	bl	8000538 <__aeabi_f2d>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	a11e      	add	r1, pc, #120	@ (adr r1, 8001c3c <setMaxSpeed+0x104>)
 8001bc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001bc6:	f7fe fe39 	bl	800083c <__aeabi_ddiv>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f7fe ffb9 	bl	8000b48 <__aeabi_d2uiz>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	64da      	str	r2, [r3, #76]	@ 0x4c

	//  !!!
	/*      .  */
	_plannerPrd = map((int)driver->_maxSpeed, 1000, 20000, 15000, 1000);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001be2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8001bf0:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001bf4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001bf8:	ee17 0a90 	vmov	r0, s15
 8001bfc:	f000 faed 	bl	80021da <map>
 8001c00:	4603      	mov	r3, r0
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	4b0c      	ldr	r3, [pc, #48]	@ (8001c38 <setMaxSpeed+0x100>)
 8001c06:	801a      	strh	r2, [r3, #0]
	_plannerPrd = constrain(_plannerPrd, 15000, 1000);
 8001c08:	4b0b      	ldr	r3, [pc, #44]	@ (8001c38 <setMaxSpeed+0x100>)
 8001c0a:	881b      	ldrh	r3, [r3, #0]
 8001c0c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c10:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 fafc 	bl	8002212 <constrain>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <setMaxSpeed+0x100>)
 8001c20:	801a      	strh	r2, [r3, #0]

	return PARAM_CHANGE_OK;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	f3af 8000 	nop.w
 8001c30:	789abcdf 	.word	0x789abcdf
 8001c34:	3f323456 	.word	0x3f323456
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	00000000 	.word	0x00000000
 8001c40:	412e8480 	.word	0x412e8480
 8001c44:	00000000 	.word	0x00000000

08001c48 <setAcceleration>:
 * 	  0     
 * 	     setMaxSpeed().
 * 	  500 /^2
 */
param_change_t setAcceleration(DRIVER_StructDef* driver, uint16_t accel)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
	if(driver->_workState == DRIVER_BUSY) return PARAM_CHANGE_ERR;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d101      	bne.n	8001c62 <setAcceleration+0x1a>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e035      	b.n	8001cce <setAcceleration+0x86>

	driver->_accel = abs(accel);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	887a      	ldrh	r2, [r7, #2]
 8001c66:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

	/*    _c0     */
	if(accel != 0) driver->_c0 = 1000000.0 * sqrt(2.0 / driver->_accel);
 8001c6a:	887b      	ldrh	r3, [r7, #2]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d029      	beq.n	8001cc4 <setAcceleration+0x7c>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fc4b 	bl	8000514 <__aeabi_i2d>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	f04f 0000 	mov.w	r0, #0
 8001c86:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c8a:	f7fe fdd7 	bl	800083c <__aeabi_ddiv>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	ec43 2b17 	vmov	d7, r2, r3
 8001c96:	eeb0 0a47 	vmov.f32	s0, s14
 8001c9a:	eef0 0a67 	vmov.f32	s1, s15
 8001c9e:	f012 fb21 	bl	80142e4 <sqrt>
 8001ca2:	ec51 0b10 	vmov	r0, r1, d0
 8001ca6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001cd8 <setAcceleration+0x90>)
 8001ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cac:	f7fe fc9c 	bl	80005e8 <__aeabi_dmul>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4610      	mov	r0, r2
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	f7fe ff66 	bl	8000b88 <__aeabi_d2f>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	651a      	str	r2, [r3, #80]	@ 0x50
 8001cc2:	e003      	b.n	8001ccc <setAcceleration+0x84>
	else driver->_c0 = 0;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f04f 0200 	mov.w	r2, #0
 8001cca:	651a      	str	r2, [r3, #80]	@ 0x50

	return PARAM_CHANGE_OK;
 8001ccc:	2301      	movs	r3, #1
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	00000000 	.word	0x00000000
 8001cdc:	412e8480 	.word	0x412e8480

08001ce0 <setAccelerationDeg>:
/**      ^2 (  POSITION_MODE)
 * 	  0     
 * 	     setMaxSpeedDeg().
 */
param_change_t setAccelerationDeg(DRIVER_StructDef* driver, float accel)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	ed87 0a00 	vstr	s0, [r7]
	return setAcceleration(driver, accel * driver->_stepsPerDeg);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	ed93 7a07 	vldr	s14, [r3, #28]
 8001cf2:	edd7 7a00 	vldr	s15, [r7]
 8001cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cfe:	ee17 3a90 	vmov	r3, s15
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	4619      	mov	r1, r3
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff ff9e 	bl	8001c48 <setAcceleration>
 8001d0c:	4603      	mov	r3, r0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <getCurrent>:
}

/**      
 */
int32_t getCurrent(DRIVER_StructDef* driver)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
	return driver->stepper->pos;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	699b      	ldr	r3, [r3, #24]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <plannerVelocityMode>:
 * 	  ,   _accel = 0;
 * 	  _accel = 0,  setSpeed(...)    
 * 	   !
 */
void plannerVelocityMode(DRIVER_StructDef* driver)
{
 8001d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d34:	b084      	sub	sp, #16
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
	float err = driver->_targetSpeed - driver->_curSpeed;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001d46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d4a:	edc7 7a03 	vstr	s15, [r7, #12]
	int8_t dir = driver->stepper->dir;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	7f1b      	ldrb	r3, [r3, #28]
 8001d54:	72fb      	strb	r3, [r7, #11]

	if (driver->_stopFlag == true && fabs(driver->_curSpeed) <= MIN_STEP_SPEED)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7e1b      	ldrb	r3, [r3, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d014      	beq.n	8001d88 <plannerVelocityMode+0x58>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001d64:	eef0 7ae7 	vabs.f32	s15, s15
 8001d68:	ee17 0a90 	vmov	r0, s15
 8001d6c:	f7fe fbe4 	bl	8000538 <__aeabi_f2d>
 8001d70:	a39c      	add	r3, pc, #624	@ (adr r3, 8001fe4 <plannerVelocityMode+0x2b4>)
 8001d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d76:	f7fe feb3 	bl	8000ae0 <__aeabi_dcmple>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d003      	beq.n	8001d88 <plannerVelocityMode+0x58>
	{
		brake(driver);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff fd16 	bl	80017b2 <brake>
		return;
 8001d86:	e119      	b.n	8001fbc <plannerVelocityMode+0x28c>
	}

	if (driver->tickUs - driver->_speedPlannerTime >= driver->stepTime)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	1ad2      	subs	r2, r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d96:	429a      	cmp	r2, r3
 8001d98:	f0c0 8110 	bcc.w	8001fbc <plannerVelocityMode+0x28c>
	{
		/*     */
		driver->_speedPlannerTime = driver->tickUs;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	611a      	str	r2, [r3, #16]

		if(driver->_n == 0) driver->_cn = driver->_c0;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d104      	bne.n	8001db6 <plannerVelocityMode+0x86>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	655a      	str	r2, [r3, #84]	@ 0x54
 8001db4:	e0b7      	b.n	8001f26 <plannerVelocityMode+0x1f6>
		else if(driver->_n == 1) driver->_cn = 0.4056 * driver->_c0;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d113      	bne.n	8001de6 <plannerVelocityMode+0xb6>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe fbb8 	bl	8000538 <__aeabi_f2d>
 8001dc8:	a388      	add	r3, pc, #544	@ (adr r3, 8001fec <plannerVelocityMode+0x2bc>)
 8001dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dce:	f7fe fc0b 	bl	80005e8 <__aeabi_dmul>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	4610      	mov	r0, r2
 8001dd8:	4619      	mov	r1, r3
 8001dda:	f7fe fed5 	bl	8000b88 <__aeabi_d2f>
 8001dde:	4602      	mov	r2, r0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	655a      	str	r2, [r3, #84]	@ 0x54
 8001de4:	e09f      	b.n	8001f26 <plannerVelocityMode+0x1f6>
		else if(driver->_n > 1)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	dd77      	ble.n	8001ede <plannerVelocityMode+0x1ae>
		{
			driver->_cn = driver->_cn * (1 - _signf(err * dir) * 2.0 / (4.0 * driver->_n + _signf(err * dir)));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7fe fba0 	bl	8000538 <__aeabi_f2d>
 8001df8:	4604      	mov	r4, r0
 8001dfa:	460d      	mov	r5, r1
 8001dfc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001e00:	ee07 3a90 	vmov	s15, r3
 8001e04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e08:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e10:	ee17 0a90 	vmov	r0, s15
 8001e14:	f7fe fb90 	bl	8000538 <__aeabi_f2d>
 8001e18:	a36b      	add	r3, pc, #428	@ (adr r3, 8001fc8 <plannerVelocityMode+0x298>)
 8001e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1e:	f7fe fe73 	bl	8000b08 <__aeabi_dcmpgt>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d003      	beq.n	8001e30 <plannerVelocityMode+0x100>
 8001e28:	f04f 0000 	mov.w	r0, #0
 8001e2c:	496a      	ldr	r1, [pc, #424]	@ (8001fd8 <plannerVelocityMode+0x2a8>)
 8001e2e:	e002      	b.n	8001e36 <plannerVelocityMode+0x106>
 8001e30:	f04f 0000 	mov.w	r0, #0
 8001e34:	4969      	ldr	r1, [pc, #420]	@ (8001fdc <plannerVelocityMode+0x2ac>)
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	f7fe fa1f 	bl	800027c <__adddf3>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4690      	mov	r8, r2
 8001e44:	4699      	mov	r9, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fb62 	bl	8000514 <__aeabi_i2d>
 8001e50:	f04f 0200 	mov.w	r2, #0
 8001e54:	4b62      	ldr	r3, [pc, #392]	@ (8001fe0 <plannerVelocityMode+0x2b0>)
 8001e56:	f7fe fbc7 	bl	80005e8 <__aeabi_dmul>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4692      	mov	sl, r2
 8001e60:	469b      	mov	fp, r3
 8001e62:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001e66:	ee07 3a90 	vmov	s15, r3
 8001e6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e76:	ee17 0a90 	vmov	r0, s15
 8001e7a:	f7fe fb5d 	bl	8000538 <__aeabi_f2d>
 8001e7e:	a352      	add	r3, pc, #328	@ (adr r3, 8001fc8 <plannerVelocityMode+0x298>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	f7fe fe40 	bl	8000b08 <__aeabi_dcmpgt>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <plannerVelocityMode+0x166>
 8001e8e:	f04f 0000 	mov.w	r0, #0
 8001e92:	4951      	ldr	r1, [pc, #324]	@ (8001fd8 <plannerVelocityMode+0x2a8>)
 8001e94:	e002      	b.n	8001e9c <plannerVelocityMode+0x16c>
 8001e96:	f04f 0000 	mov.w	r0, #0
 8001e9a:	4950      	ldr	r1, [pc, #320]	@ (8001fdc <plannerVelocityMode+0x2ac>)
 8001e9c:	4652      	mov	r2, sl
 8001e9e:	465b      	mov	r3, fp
 8001ea0:	f7fe f9ec 	bl	800027c <__adddf3>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	4640      	mov	r0, r8
 8001eaa:	4649      	mov	r1, r9
 8001eac:	f7fe fcc6 	bl	800083c <__aeabi_ddiv>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	f04f 0000 	mov.w	r0, #0
 8001eb8:	4947      	ldr	r1, [pc, #284]	@ (8001fd8 <plannerVelocityMode+0x2a8>)
 8001eba:	f7fe f9dd 	bl	8000278 <__aeabi_dsub>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4620      	mov	r0, r4
 8001ec4:	4629      	mov	r1, r5
 8001ec6:	f7fe fb8f 	bl	80005e8 <__aeabi_dmul>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	4610      	mov	r0, r2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f7fe fe59 	bl	8000b88 <__aeabi_d2f>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	655a      	str	r2, [r3, #84]	@ 0x54
 8001edc:	e023      	b.n	8001f26 <plannerVelocityMode+0x1f6>
		}
		else if(driver->_n < 0)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	da1f      	bge.n	8001f26 <plannerVelocityMode+0x1f6>
		{
			driver->_curSpeed = 0;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	625a      	str	r2, [r3, #36]	@ 0x24

			if(driver->_stopFlag == true)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7e1b      	ldrb	r3, [r3, #24]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <plannerVelocityMode+0x1ce>
			{
				brake(driver);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff fc5b 	bl	80017b2 <brake>
				return;
 8001efc:	e05e      	b.n	8001fbc <plannerVelocityMode+0x28c>
			}
			else
			{
				driver->stepper->dir = _signf(driver->_targetSpeed);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7fe fb18 	bl	8000538 <__aeabi_f2d>
 8001f08:	a32f      	add	r3, pc, #188	@ (adr r3, 8001fc8 <plannerVelocityMode+0x298>)
 8001f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0e:	f7fe fdfb 	bl	8000b08 <__aeabi_dcmpgt>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <plannerVelocityMode+0x1ec>
 8001f18:	2201      	movs	r2, #1
 8001f1a:	e001      	b.n	8001f20 <plannerVelocityMode+0x1f0>
 8001f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	771a      	strb	r2, [r3, #28]
			}
		}

		driver->stepTime = (uint32_t)(driver->_cn) - STEP_TIME;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001f2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f30:	ee17 3a90 	vmov	r3, s15
 8001f34:	1f5a      	subs	r2, r3, #5
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	64da      	str	r2, [r3, #76]	@ 0x4c
		driver->_curSpeed = dir * 1000000.0 / driver->_cn;
 8001f3a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7fe fae8 	bl	8000514 <__aeabi_i2d>
 8001f44:	a322      	add	r3, pc, #136	@ (adr r3, 8001fd0 <plannerVelocityMode+0x2a0>)
 8001f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4a:	f7fe fb4d 	bl	80005e8 <__aeabi_dmul>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4614      	mov	r4, r2
 8001f54:	461d      	mov	r5, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7fe faec 	bl	8000538 <__aeabi_f2d>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4620      	mov	r0, r4
 8001f66:	4629      	mov	r1, r5
 8001f68:	f7fe fc68 	bl	800083c <__aeabi_ddiv>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4610      	mov	r0, r2
 8001f72:	4619      	mov	r1, r3
 8001f74:	f7fe fe08 	bl	8000b88 <__aeabi_d2f>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	625a      	str	r2, [r3, #36]	@ 0x24

		driver->_n += _signf(err * dir);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 8001f82:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001f86:	ee07 3a90 	vmov	s15, r3
 8001f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f96:	ee17 0a90 	vmov	r0, s15
 8001f9a:	f7fe facd 	bl	8000538 <__aeabi_f2d>
 8001f9e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001fc8 <plannerVelocityMode+0x298>)
 8001fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa4:	f7fe fdb0 	bl	8000b08 <__aeabi_dcmpgt>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <plannerVelocityMode+0x282>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e001      	b.n	8001fb6 <plannerVelocityMode+0x286>
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb6:	191a      	adds	r2, r3, r4
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	659a      	str	r2, [r3, #88]	@ 0x58
	}
}
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fc4:	f3af 8000 	nop.w
 8001fc8:	812dea11 	.word	0x812dea11
 8001fcc:	3d719799 	.word	0x3d719799
 8001fd0:	00000000 	.word	0x00000000
 8001fd4:	412e8480 	.word	0x412e8480
 8001fd8:	3ff00000 	.word	0x3ff00000
 8001fdc:	bff00000 	.word	0xbff00000
 8001fe0:	40100000 	.word	0x40100000
 8001fe4:	789abcdf 	.word	0x789abcdf
 8001fe8:	3f323456 	.word	0x3f323456
 8001fec:	b3d07c85 	.word	0xb3d07c85
 8001ff0:	3fd9f559 	.word	0x3fd9f559
 8001ff4:	00000000 	.word	0x00000000

08001ff8 <setSpeed>:

/**     / (  VELOCITY_MODE)
 * 	    ,   
 */
param_change_t setSpeed(DRIVER_StructDef* driver, float speed)
{
 8001ff8:	b5b0      	push	{r4, r5, r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	ed87 0a00 	vstr	s0, [r7]
	/*     POSITION_MODE */
	if(driver->_curMode != VELOCITY_MODE) return PARAM_CHANGE_ERR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800200a:	2b01      	cmp	r3, #1
 800200c:	d001      	beq.n	8002012 <setSpeed+0x1a>
 800200e:	2300      	movs	r3, #0
 8002010:	e0ba      	b.n	8002188 <setSpeed+0x190>

	driver->_targetSpeed = speed;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	63da      	str	r2, [r3, #60]	@ 0x3c
	driver->_stopFlag = (driver->_targetSpeed == 0);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800201e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002026:	bf0c      	ite	eq
 8002028:	2301      	moveq	r3, #1
 800202a:	2300      	movne	r3, #0
 800202c:	b2da      	uxtb	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	761a      	strb	r2, [r3, #24]

	if(driver->_targetSpeed == 0 && driver->_accel == 0)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002038:	eef5 7a40 	vcmp.f32	s15, #0.0
 800203c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002040:	d10d      	bne.n	800205e <setSpeed+0x66>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002048:	b29b      	uxth	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d107      	bne.n	800205e <setSpeed+0x66>
	{
		driver->stepTime = 0;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	64da      	str	r2, [r3, #76]	@ 0x4c
		brake(driver);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff fbac 	bl	80017b2 <brake>

		return PARAM_CHANGE_OK;
 800205a:	2301      	movs	r3, #1
 800205c:	e094      	b.n	8002188 <setSpeed+0x190>
	}

	driver->stepper->dir = (speed > 0) ? 1 : -1;
 800205e:	edd7 7a00 	vldr	s15, [r7]
 8002062:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206a:	dd01      	ble.n	8002070 <setSpeed+0x78>
 800206c:	2201      	movs	r2, #1
 800206e:	e001      	b.n	8002074 <setSpeed+0x7c>
 8002070:	f04f 32ff 	mov.w	r2, #4294967295
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	771a      	strb	r2, [r3, #28]

	/*    */
	if (fabs(speed) < MIN_STEP_SPEED) driver->_targetSpeed = MIN_STEP_SPEED * driver->stepper->dir;
 800207a:	edd7 7a00 	vldr	s15, [r7]
 800207e:	eef0 7ae7 	vabs.f32	s15, s15
 8002082:	ee17 0a90 	vmov	r0, s15
 8002086:	f7fe fa57 	bl	8000538 <__aeabi_f2d>
 800208a:	a344      	add	r3, pc, #272	@ (adr r3, 800219c <setSpeed+0x1a4>)
 800208c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002090:	f7fe fd1c 	bl	8000acc <__aeabi_dcmplt>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d014      	beq.n	80020c4 <setSpeed+0xcc>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	7f1b      	ldrb	r3, [r3, #28]
 80020a0:	b25b      	sxtb	r3, r3
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe fa36 	bl	8000514 <__aeabi_i2d>
 80020a8:	a33c      	add	r3, pc, #240	@ (adr r3, 800219c <setSpeed+0x1a4>)
 80020aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ae:	f7fe fa9b 	bl	80005e8 <__aeabi_dmul>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4610      	mov	r0, r2
 80020b8:	4619      	mov	r1, r3
 80020ba:	f7fe fd65 	bl	8000b88 <__aeabi_d2f>
 80020be:	4602      	mov	r2, r0
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	63da      	str	r2, [r3, #60]	@ 0x3c

	if(driver->_accel == 0)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d125      	bne.n	800211c <setSpeed+0x124>
	{
		driver->_curSpeed = driver->_targetSpeed;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	625a      	str	r2, [r3, #36]	@ 0x24
		driver->stepTime = fabs(1000000.0 / driver->_targetSpeed) - STEP_TIME;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020dc:	4618      	mov	r0, r3
 80020de:	f7fe fa2b 	bl	8000538 <__aeabi_f2d>
 80020e2:	4602      	mov	r2, r0
 80020e4:	460b      	mov	r3, r1
 80020e6:	a12f      	add	r1, pc, #188	@ (adr r1, 80021a4 <setSpeed+0x1ac>)
 80020e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80020ec:	f7fe fba6 	bl	800083c <__aeabi_ddiv>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4614      	mov	r4, r2
 80020f6:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	4b26      	ldr	r3, [pc, #152]	@ (8002198 <setSpeed+0x1a0>)
 8002100:	4620      	mov	r0, r4
 8002102:	4629      	mov	r1, r5
 8002104:	f7fe f8b8 	bl	8000278 <__aeabi_dsub>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4610      	mov	r0, r2
 800210e:	4619      	mov	r1, r3
 8002110:	f7fe fd1a 	bl	8000b48 <__aeabi_d2uiz>
 8002114:	4602      	mov	r2, r0
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	64da      	str	r2, [r3, #76]	@ 0x4c
 800211a:	e030      	b.n	800217e <setSpeed+0x186>
	}
	else
	{
		if(driver->_curSpeed == 0)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002122:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212a:	d114      	bne.n	8002156 <setSpeed+0x15e>
		{
			driver->stepper->dir = _signf(driver->_targetSpeed);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fa01 	bl	8000538 <__aeabi_f2d>
 8002136:	a316      	add	r3, pc, #88	@ (adr r3, 8002190 <setSpeed+0x198>)
 8002138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213c:	f7fe fce4 	bl	8000b08 <__aeabi_dcmpgt>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <setSpeed+0x152>
 8002146:	2201      	movs	r2, #1
 8002148:	e001      	b.n	800214e <setSpeed+0x156>
 800214a:	f04f 32ff 	mov.w	r2, #4294967295
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	771a      	strb	r2, [r3, #28]
 8002154:	e013      	b.n	800217e <setSpeed+0x186>
		}
		else driver->stepper->dir = _signf(driver->_curSpeed);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215a:	4618      	mov	r0, r3
 800215c:	f7fe f9ec 	bl	8000538 <__aeabi_f2d>
 8002160:	a30b      	add	r3, pc, #44	@ (adr r3, 8002190 <setSpeed+0x198>)
 8002162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002166:	f7fe fccf 	bl	8000b08 <__aeabi_dcmpgt>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <setSpeed+0x17c>
 8002170:	2201      	movs	r2, #1
 8002172:	e001      	b.n	8002178 <setSpeed+0x180>
 8002174:	f04f 32ff 	mov.w	r2, #4294967295
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	771a      	strb	r2, [r3, #28]
	}

	driver->_workState = DRIVER_BUSY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2202      	movs	r2, #2
 8002182:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	return PARAM_CHANGE_OK;
 8002186:	2301      	movs	r3, #1
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bdb0      	pop	{r4, r5, r7, pc}
 8002190:	812dea11 	.word	0x812dea11
 8002194:	3d719799 	.word	0x3d719799
 8002198:	40140000 	.word	0x40140000
 800219c:	789abcdf 	.word	0x789abcdf
 80021a0:	3f323456 	.word	0x3f323456
 80021a4:	00000000 	.word	0x00000000
 80021a8:	412e8480 	.word	0x412e8480

080021ac <setSpeedDeg>:

/**     / (  VELOCITY_MODE)
 */
param_change_t setSpeedDeg(DRIVER_StructDef* driver, float speed)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	ed87 0a00 	vstr	s0, [r7]
	return setSpeed(driver, speed * driver->_stepsPerDeg);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	ed93 7a07 	vldr	s14, [r3, #28]
 80021be:	edd7 7a00 	vldr	s15, [r7]
 80021c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ff14 	bl	8001ff8 <setSpeed>
 80021d0:	4603      	mov	r3, r0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <map>:
 * 	, out_min    out_max
 * 	      
 * 	  [out_min, out_max]
 */
int32_t map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max)
{
 80021da:	b480      	push	{r7}
 80021dc:	b085      	sub	sp, #20
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
 80021e6:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	69b9      	ldr	r1, [r7, #24]
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	1a8a      	subs	r2, r1, r2
 80021f4:	fb03 f202 	mul.w	r2, r3, r2
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	1acb      	subs	r3, r1, r3
 80021fe:	fb92 f2f3 	sdiv	r2, r2, r3
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	4413      	add	r3, r2
}
 8002206:	4618      	mov	r0, r3
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <constrain>:
/**       
 * 	 [in_min, in_max],    in_min < in_max
 * 	   
 */
int32_t constrain(int32_t x, int32_t in_min, int32_t in_max)
{
 8002212:	b480      	push	{r7}
 8002214:	b085      	sub	sp, #20
 8002216:	af00      	add	r7, sp, #0
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
	if(in_min < in_max)
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	429a      	cmp	r2, r3
 8002224:	da0b      	bge.n	800223e <constrain+0x2c>
	{
		return (x < in_min) ? in_min : ((x > in_max) ? in_max : x);
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	429a      	cmp	r2, r3
 800222c:	db05      	blt.n	800223a <constrain+0x28>
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4293      	cmp	r3, r2
 8002234:	bfa8      	it	ge
 8002236:	4613      	movge	r3, r2
 8002238:	e00c      	b.n	8002254 <constrain+0x42>
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	e00a      	b.n	8002254 <constrain+0x42>
	}
	else return (x < in_max) ? in_max : ((x > in_min) ? in_min : x);
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	429a      	cmp	r2, r3
 8002244:	db05      	blt.n	8002252 <constrain+0x40>
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	4293      	cmp	r3, r2
 800224c:	bfa8      	it	ge
 800224e:	4613      	movge	r3, r2
 8002250:	e000      	b.n	8002254 <constrain+0x42>
 8002252:	687b      	ldr	r3, [r7, #4]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <plannerInit>:

/**  
 *
 */
void plannerInit(PLANNER_StructDef* planner)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	planner->status = 0;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
	planner->speedAxis = 0;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
	planner->shift = 0;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
	planner->readyF = true;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
	planner->changeSett = 0;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022a2:	f001 fa97 	bl	80037d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022a6:	f000 f88d 	bl	80023c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022aa:	f000 fb2f 	bl	800290c <MX_GPIO_Init>
  MX_ADC1_Init();
 80022ae:	f000 f8f3 	bl	8002498 <MX_ADC1_Init>
  MX_CAN1_Init();
 80022b2:	f000 f943 	bl	800253c <MX_CAN1_Init>
  MX_DAC_Init();
 80022b6:	f000 f975 	bl	80025a4 <MX_DAC_Init>
  MX_I2C1_Init();
 80022ba:	f000 f9a7 	bl	800260c <MX_I2C1_Init>
  MX_TIM13_Init();
 80022be:	f000 fa55 	bl	800276c <MX_TIM13_Init>
  MX_USART1_UART_Init();
 80022c2:	f000 faa1 	bl	8002808 <MX_USART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80022c6:	f000 faf3 	bl	80028b0 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI3_Init();
 80022ca:	f000 f9cd 	bl	8002668 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 80022ce:	f000 fac5 	bl	800285c <MX_USART3_UART_Init>
  MX_LWIP_Init();
 80022d2:	f005 ff81 	bl	80081d8 <MX_LWIP_Init>
  MX_TIM2_Init();
 80022d6:	f000 f9fd 	bl	80026d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /*   DWT      stepper.h */
  DWT_Init();
 80022da:	f7fe ffcd 	bl	8001278 <DWT_Init>

  /*     HAL    stepper.h  driver.h */
  stepperFunctionsInit(function_pin_1);
 80022de:	4b29      	ldr	r3, [pc, #164]	@ (8002384 <main+0xe8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff f804 	bl	80012f0 <stepperFunctionsInit>
  driverFunctionsInit(function_time_1, function_time_2, function_time_3, function_time_4);
 80022e8:	4b27      	ldr	r3, [pc, #156]	@ (8002388 <main+0xec>)
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	4b27      	ldr	r3, [pc, #156]	@ (800238c <main+0xf0>)
 80022ee:	6819      	ldr	r1, [r3, #0]
 80022f0:	4b27      	ldr	r3, [pc, #156]	@ (8002390 <main+0xf4>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	4b27      	ldr	r3, [pc, #156]	@ (8002394 <main+0xf8>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f7ff f8fc 	bl	80014f4 <driverFunctionsInit>

  /*    */
  stepperInit(&stepper1, &stepper1_pins);
 80022fc:	4926      	ldr	r1, [pc, #152]	@ (8002398 <main+0xfc>)
 80022fe:	4827      	ldr	r0, [pc, #156]	@ (800239c <main+0x100>)
 8002300:	f7ff f806 	bl	8001310 <stepperInit>
  stepperInit(&stepper2, &stepper2_pins);
 8002304:	4926      	ldr	r1, [pc, #152]	@ (80023a0 <main+0x104>)
 8002306:	4827      	ldr	r0, [pc, #156]	@ (80023a4 <main+0x108>)
 8002308:	f7ff f802 	bl	8001310 <stepperInit>

  /*     */
  driverInit(&driver1, &stepper1, &driver1_pins, 1600, ROTATIONAL);
 800230c:	2301      	movs	r3, #1
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8002314:	4a24      	ldr	r2, [pc, #144]	@ (80023a8 <main+0x10c>)
 8002316:	4921      	ldr	r1, [pc, #132]	@ (800239c <main+0x100>)
 8002318:	4824      	ldr	r0, [pc, #144]	@ (80023ac <main+0x110>)
 800231a:	f7ff f90d 	bl	8001538 <driverInit>
  driverInit(&driver2, &stepper2, &driver2_pins, 1600, ROTATIONAL);
 800231e:	2301      	movs	r3, #1
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8002326:	4a22      	ldr	r2, [pc, #136]	@ (80023b0 <main+0x114>)
 8002328:	491e      	ldr	r1, [pc, #120]	@ (80023a4 <main+0x108>)
 800232a:	4822      	ldr	r0, [pc, #136]	@ (80023b4 <main+0x118>)
 800232c:	f7ff f904 	bl	8001538 <driverInit>

  /*  */
  plannerInit(&planner);
 8002330:	4821      	ldr	r0, [pc, #132]	@ (80023b8 <main+0x11c>)
 8002332:	f7ff ff95 	bl	8002260 <plannerInit>
  /*     */
//  addDriver(&planner, &driver1, 0);
//  addDriver(&planner, &driver2, 1);

  /*  UDP  */
  udpSocketInit();
 8002336:	f7fe feff 	bl	8001138 <udpSocketInit>

  /*   TIM2 */
  startTimerTIM2();
 800233a:	f000 fc35 	bl	8002ba8 <startTimerTIM2>

  /*    */
  enableDriver(&driver1);
 800233e:	481b      	ldr	r0, [pc, #108]	@ (80023ac <main+0x110>)
 8002340:	f7ff fa0e 	bl	8001760 <enableDriver>
  enableDriver(&driver2);
 8002344:	481b      	ldr	r0, [pc, #108]	@ (80023b4 <main+0x118>)
 8002346:	f7ff fa0b 	bl	8001760 <enableDriver>

  setRunMode(&driver1, VELOCITY_MODE);
 800234a:	2101      	movs	r1, #1
 800234c:	4817      	ldr	r0, [pc, #92]	@ (80023ac <main+0x110>)
 800234e:	f7ff f96b 	bl	8001628 <setRunMode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(getStatusDriver(&driver1) == DRIVER_READY)
 8002352:	4816      	ldr	r0, [pc, #88]	@ (80023ac <main+0x110>)
 8002354:	f7ff fa5b 	bl	800180e <getStatusDriver>
 8002358:	4603      	mov	r3, r0
 800235a:	2b01      	cmp	r3, #1
 800235c:	d10c      	bne.n	8002378 <main+0xdc>
	  {
		  if(fifoRead(&netBuf, &target) == FIFO_OK )
 800235e:	4917      	ldr	r1, [pc, #92]	@ (80023bc <main+0x120>)
 8002360:	4817      	ldr	r0, [pc, #92]	@ (80023c0 <main+0x124>)
 8002362:	f7fe feb2 	bl	80010ca <fifoRead>
 8002366:	4603      	mov	r3, r0
 8002368:	2b03      	cmp	r3, #3
 800236a:	d105      	bne.n	8002378 <main+0xdc>
		  {
			  setTarget(&driver1, target);
 800236c:	4b13      	ldr	r3, [pc, #76]	@ (80023bc <main+0x120>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4619      	mov	r1, r3
 8002372:	480e      	ldr	r0, [pc, #56]	@ (80023ac <main+0x110>)
 8002374:	f7ff fb90 	bl	8001a98 <setTarget>
		  }
	  }

	  /*     */
	  tickDriver(&driver1);
 8002378:	480c      	ldr	r0, [pc, #48]	@ (80023ac <main+0x110>)
 800237a:	f7ff f98b 	bl	8001694 <tickDriver>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /* Ethernet */
	  MX_LWIP_Process();
 800237e:	f006 f86b 	bl	8008458 <MX_LWIP_Process>
	  if(getStatusDriver(&driver1) == DRIVER_READY)
 8002382:	e7e6      	b.n	8002352 <main+0xb6>
 8002384:	20000004 	.word	0x20000004
 8002388:	20000008 	.word	0x20000008
 800238c:	2000000c 	.word	0x2000000c
 8002390:	20000010 	.word	0x20000010
 8002394:	20000014 	.word	0x20000014
 8002398:	20000018 	.word	0x20000018
 800239c:	200008f8 	.word	0x200008f8
 80023a0:	20000030 	.word	0x20000030
 80023a4:	20000918 	.word	0x20000918
 80023a8:	20000048 	.word	0x20000048
 80023ac:	20000938 	.word	0x20000938
 80023b0:	20000060 	.word	0x20000060
 80023b4:	2000099c 	.word	0x2000099c
 80023b8:	20000a00 	.word	0x20000a00
 80023bc:	20000a74 	.word	0x20000a74
 80023c0:	200001a4 	.word	0x200001a4

080023c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b094      	sub	sp, #80	@ 0x50
 80023c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ca:	f107 0320 	add.w	r3, r7, #32
 80023ce:	2230      	movs	r2, #48	@ 0x30
 80023d0:	2100      	movs	r1, #0
 80023d2:	4618      	mov	r0, r3
 80023d4:	f010 ffeb 	bl	80133ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	60da      	str	r2, [r3, #12]
 80023e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023e8:	2300      	movs	r3, #0
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	4b28      	ldr	r3, [pc, #160]	@ (8002490 <SystemClock_Config+0xcc>)
 80023ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f0:	4a27      	ldr	r2, [pc, #156]	@ (8002490 <SystemClock_Config+0xcc>)
 80023f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80023f8:	4b25      	ldr	r3, [pc, #148]	@ (8002490 <SystemClock_Config+0xcc>)
 80023fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002404:	2300      	movs	r3, #0
 8002406:	607b      	str	r3, [r7, #4]
 8002408:	4b22      	ldr	r3, [pc, #136]	@ (8002494 <SystemClock_Config+0xd0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a21      	ldr	r2, [pc, #132]	@ (8002494 <SystemClock_Config+0xd0>)
 800240e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	4b1f      	ldr	r3, [pc, #124]	@ (8002494 <SystemClock_Config+0xd0>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002420:	2301      	movs	r3, #1
 8002422:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002424:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002428:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800242a:	2302      	movs	r3, #2
 800242c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800242e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002432:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002434:	2304      	movs	r3, #4
 8002436:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002438:	23a8      	movs	r3, #168	@ 0xa8
 800243a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800243c:	2302      	movs	r3, #2
 800243e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002440:	2307      	movs	r3, #7
 8002442:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002444:	f107 0320 	add.w	r3, r7, #32
 8002448:	4618      	mov	r0, r3
 800244a:	f003 fd9d 	bl	8005f88 <HAL_RCC_OscConfig>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002454:	f000 fcae 	bl	8002db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002458:	230f      	movs	r3, #15
 800245a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800245c:	2302      	movs	r3, #2
 800245e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002460:	2300      	movs	r3, #0
 8002462:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002464:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002468:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800246a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800246e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002470:	f107 030c 	add.w	r3, r7, #12
 8002474:	2105      	movs	r1, #5
 8002476:	4618      	mov	r0, r3
 8002478:	f003 fffe 	bl	8006478 <HAL_RCC_ClockConfig>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002482:	f000 fc97 	bl	8002db4 <Error_Handler>
  }
}
 8002486:	bf00      	nop
 8002488:	3750      	adds	r7, #80	@ 0x50
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800
 8002494:	40007000 	.word	0x40007000

08002498 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800249e:	463b      	mov	r3, r7
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80024aa:	4b21      	ldr	r3, [pc, #132]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024ac:	4a21      	ldr	r2, [pc, #132]	@ (8002534 <MX_ADC1_Init+0x9c>)
 80024ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80024b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024b2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80024b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80024b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80024be:	4b1c      	ldr	r3, [pc, #112]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024ca:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024d2:	4b17      	ldr	r3, [pc, #92]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024d8:	4b15      	ldr	r3, [pc, #84]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024da:	4a17      	ldr	r2, [pc, #92]	@ (8002538 <MX_ADC1_Init+0xa0>)
 80024dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024de:	4b14      	ldr	r3, [pc, #80]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80024e4:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80024ea:	4b11      	ldr	r3, [pc, #68]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024f8:	480d      	ldr	r0, [pc, #52]	@ (8002530 <MX_ADC1_Init+0x98>)
 80024fa:	f001 fa01 	bl	8003900 <HAL_ADC_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002504:	f000 fc56 	bl	8002db4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002508:	2300      	movs	r3, #0
 800250a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800250c:	2301      	movs	r3, #1
 800250e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002510:	2300      	movs	r3, #0
 8002512:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002514:	463b      	mov	r3, r7
 8002516:	4619      	mov	r1, r3
 8002518:	4805      	ldr	r0, [pc, #20]	@ (8002530 <MX_ADC1_Init+0x98>)
 800251a:	f001 fa35 	bl	8003988 <HAL_ADC_ConfigChannel>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002524:	f000 fc46 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002528:	bf00      	nop
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	200001c4 	.word	0x200001c4
 8002534:	40012000 	.word	0x40012000
 8002538:	0f000001 	.word	0x0f000001

0800253c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002540:	4b16      	ldr	r3, [pc, #88]	@ (800259c <MX_CAN1_Init+0x60>)
 8002542:	4a17      	ldr	r2, [pc, #92]	@ (80025a0 <MX_CAN1_Init+0x64>)
 8002544:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8002546:	4b15      	ldr	r3, [pc, #84]	@ (800259c <MX_CAN1_Init+0x60>)
 8002548:	2210      	movs	r2, #16
 800254a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800254c:	4b13      	ldr	r3, [pc, #76]	@ (800259c <MX_CAN1_Init+0x60>)
 800254e:	2200      	movs	r2, #0
 8002550:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002552:	4b12      	ldr	r3, [pc, #72]	@ (800259c <MX_CAN1_Init+0x60>)
 8002554:	2200      	movs	r2, #0
 8002556:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8002558:	4b10      	ldr	r3, [pc, #64]	@ (800259c <MX_CAN1_Init+0x60>)
 800255a:	2200      	movs	r2, #0
 800255c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800255e:	4b0f      	ldr	r3, [pc, #60]	@ (800259c <MX_CAN1_Init+0x60>)
 8002560:	2200      	movs	r2, #0
 8002562:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002564:	4b0d      	ldr	r3, [pc, #52]	@ (800259c <MX_CAN1_Init+0x60>)
 8002566:	2200      	movs	r2, #0
 8002568:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800256a:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <MX_CAN1_Init+0x60>)
 800256c:	2200      	movs	r2, #0
 800256e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002570:	4b0a      	ldr	r3, [pc, #40]	@ (800259c <MX_CAN1_Init+0x60>)
 8002572:	2200      	movs	r2, #0
 8002574:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002576:	4b09      	ldr	r3, [pc, #36]	@ (800259c <MX_CAN1_Init+0x60>)
 8002578:	2200      	movs	r2, #0
 800257a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800257c:	4b07      	ldr	r3, [pc, #28]	@ (800259c <MX_CAN1_Init+0x60>)
 800257e:	2200      	movs	r2, #0
 8002580:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <MX_CAN1_Init+0x60>)
 8002584:	2200      	movs	r2, #0
 8002586:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002588:	4804      	ldr	r0, [pc, #16]	@ (800259c <MX_CAN1_Init+0x60>)
 800258a:	f001 fc1b 	bl	8003dc4 <HAL_CAN_Init>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8002594:	f000 fc0e 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}
 800259c:	2000020c 	.word	0x2000020c
 80025a0:	40006400 	.word	0x40006400

080025a4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80025aa:	463b      	mov	r3, r7
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80025b2:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <MX_DAC_Init+0x60>)
 80025b4:	4a14      	ldr	r2, [pc, #80]	@ (8002608 <MX_DAC_Init+0x64>)
 80025b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80025b8:	4812      	ldr	r0, [pc, #72]	@ (8002604 <MX_DAC_Init+0x60>)
 80025ba:	f001 fe10 	bl	80041de <HAL_DAC_Init>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80025c4:	f000 fbf6 	bl	8002db4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80025cc:	2300      	movs	r3, #0
 80025ce:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80025d0:	463b      	mov	r3, r7
 80025d2:	2200      	movs	r2, #0
 80025d4:	4619      	mov	r1, r3
 80025d6:	480b      	ldr	r0, [pc, #44]	@ (8002604 <MX_DAC_Init+0x60>)
 80025d8:	f001 fe23 	bl	8004222 <HAL_DAC_ConfigChannel>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80025e2:	f000 fbe7 	bl	8002db4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80025e6:	463b      	mov	r3, r7
 80025e8:	2210      	movs	r2, #16
 80025ea:	4619      	mov	r1, r3
 80025ec:	4805      	ldr	r0, [pc, #20]	@ (8002604 <MX_DAC_Init+0x60>)
 80025ee:	f001 fe18 	bl	8004222 <HAL_DAC_ConfigChannel>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80025f8:	f000 fbdc 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20000234 	.word	0x20000234
 8002608:	40007400 	.word	0x40007400

0800260c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002610:	4b12      	ldr	r3, [pc, #72]	@ (800265c <MX_I2C1_Init+0x50>)
 8002612:	4a13      	ldr	r2, [pc, #76]	@ (8002660 <MX_I2C1_Init+0x54>)
 8002614:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002616:	4b11      	ldr	r3, [pc, #68]	@ (800265c <MX_I2C1_Init+0x50>)
 8002618:	4a12      	ldr	r2, [pc, #72]	@ (8002664 <MX_I2C1_Init+0x58>)
 800261a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800261c:	4b0f      	ldr	r3, [pc, #60]	@ (800265c <MX_I2C1_Init+0x50>)
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002622:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <MX_I2C1_Init+0x50>)
 8002624:	2200      	movs	r2, #0
 8002626:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002628:	4b0c      	ldr	r3, [pc, #48]	@ (800265c <MX_I2C1_Init+0x50>)
 800262a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800262e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002630:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <MX_I2C1_Init+0x50>)
 8002632:	2200      	movs	r2, #0
 8002634:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <MX_I2C1_Init+0x50>)
 8002638:	2200      	movs	r2, #0
 800263a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800263c:	4b07      	ldr	r3, [pc, #28]	@ (800265c <MX_I2C1_Init+0x50>)
 800263e:	2200      	movs	r2, #0
 8002640:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002642:	4b06      	ldr	r3, [pc, #24]	@ (800265c <MX_I2C1_Init+0x50>)
 8002644:	2200      	movs	r2, #0
 8002646:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002648:	4804      	ldr	r0, [pc, #16]	@ (800265c <MX_I2C1_Init+0x50>)
 800264a:	f003 fa49 	bl	8005ae0 <HAL_I2C_Init>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002654:	f000 fbae 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20000248 	.word	0x20000248
 8002660:	40005400 	.word	0x40005400
 8002664:	000186a0 	.word	0x000186a0

08002668 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800266c:	4b17      	ldr	r3, [pc, #92]	@ (80026cc <MX_SPI3_Init+0x64>)
 800266e:	4a18      	ldr	r2, [pc, #96]	@ (80026d0 <MX_SPI3_Init+0x68>)
 8002670:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002672:	4b16      	ldr	r3, [pc, #88]	@ (80026cc <MX_SPI3_Init+0x64>)
 8002674:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002678:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800267a:	4b14      	ldr	r3, [pc, #80]	@ (80026cc <MX_SPI3_Init+0x64>)
 800267c:	2200      	movs	r2, #0
 800267e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <MX_SPI3_Init+0x64>)
 8002682:	2200      	movs	r2, #0
 8002684:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002686:	4b11      	ldr	r3, [pc, #68]	@ (80026cc <MX_SPI3_Init+0x64>)
 8002688:	2200      	movs	r2, #0
 800268a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800268c:	4b0f      	ldr	r3, [pc, #60]	@ (80026cc <MX_SPI3_Init+0x64>)
 800268e:	2200      	movs	r2, #0
 8002690:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002692:	4b0e      	ldr	r3, [pc, #56]	@ (80026cc <MX_SPI3_Init+0x64>)
 8002694:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002698:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800269a:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <MX_SPI3_Init+0x64>)
 800269c:	2200      	movs	r2, #0
 800269e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026a0:	4b0a      	ldr	r3, [pc, #40]	@ (80026cc <MX_SPI3_Init+0x64>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80026a6:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <MX_SPI3_Init+0x64>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026ac:	4b07      	ldr	r3, [pc, #28]	@ (80026cc <MX_SPI3_Init+0x64>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80026b2:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <MX_SPI3_Init+0x64>)
 80026b4:	220a      	movs	r2, #10
 80026b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80026b8:	4804      	ldr	r0, [pc, #16]	@ (80026cc <MX_SPI3_Init+0x64>)
 80026ba:	f004 f8fd 	bl	80068b8 <HAL_SPI_Init>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80026c4:	f000 fb76 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80026c8:	bf00      	nop
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	2000029c 	.word	0x2000029c
 80026d0:	40003c00 	.word	0x40003c00

080026d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026da:	f107 0308 	add.w	r3, r7, #8
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	609a      	str	r2, [r3, #8]
 80026e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e8:	463b      	mov	r3, r7
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <MX_TIM2_Init+0x94>)
 80026f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80026f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002768 <MX_TIM2_Init+0x94>)
 80026fa:	2253      	movs	r2, #83	@ 0x53
 80026fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002768 <MX_TIM2_Init+0x94>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002704:	4b18      	ldr	r3, [pc, #96]	@ (8002768 <MX_TIM2_Init+0x94>)
 8002706:	f04f 32ff 	mov.w	r2, #4294967295
 800270a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800270c:	4b16      	ldr	r3, [pc, #88]	@ (8002768 <MX_TIM2_Init+0x94>)
 800270e:	2200      	movs	r2, #0
 8002710:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002712:	4b15      	ldr	r3, [pc, #84]	@ (8002768 <MX_TIM2_Init+0x94>)
 8002714:	2200      	movs	r2, #0
 8002716:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002718:	4813      	ldr	r0, [pc, #76]	@ (8002768 <MX_TIM2_Init+0x94>)
 800271a:	f004 f956 	bl	80069ca <HAL_TIM_Base_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002724:	f000 fb46 	bl	8002db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002728:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800272c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800272e:	f107 0308 	add.w	r3, r7, #8
 8002732:	4619      	mov	r1, r3
 8002734:	480c      	ldr	r0, [pc, #48]	@ (8002768 <MX_TIM2_Init+0x94>)
 8002736:	f004 fb51 	bl	8006ddc <HAL_TIM_ConfigClockSource>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002740:	f000 fb38 	bl	8002db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002744:	2300      	movs	r3, #0
 8002746:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002748:	2300      	movs	r3, #0
 800274a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800274c:	463b      	mov	r3, r7
 800274e:	4619      	mov	r1, r3
 8002750:	4805      	ldr	r0, [pc, #20]	@ (8002768 <MX_TIM2_Init+0x94>)
 8002752:	f004 ff01 	bl	8007558 <HAL_TIMEx_MasterConfigSynchronization>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800275c:	f000 fb2a 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002760:	bf00      	nop
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	200002f4 	.word	0x200002f4

0800276c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002772:	1d3b      	adds	r3, r7, #4
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
 800277e:	611a      	str	r2, [r3, #16]
 8002780:	615a      	str	r2, [r3, #20]
 8002782:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002784:	4b1e      	ldr	r3, [pc, #120]	@ (8002800 <MX_TIM13_Init+0x94>)
 8002786:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <MX_TIM13_Init+0x98>)
 8002788:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 800278a:	4b1d      	ldr	r3, [pc, #116]	@ (8002800 <MX_TIM13_Init+0x94>)
 800278c:	2200      	movs	r2, #0
 800278e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002790:	4b1b      	ldr	r3, [pc, #108]	@ (8002800 <MX_TIM13_Init+0x94>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002796:	4b1a      	ldr	r3, [pc, #104]	@ (8002800 <MX_TIM13_Init+0x94>)
 8002798:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800279c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800279e:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <MX_TIM13_Init+0x94>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a4:	4b16      	ldr	r3, [pc, #88]	@ (8002800 <MX_TIM13_Init+0x94>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80027aa:	4815      	ldr	r0, [pc, #84]	@ (8002800 <MX_TIM13_Init+0x94>)
 80027ac:	f004 f90d 	bl	80069ca <HAL_TIM_Base_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80027b6:	f000 fafd 	bl	8002db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80027ba:	4811      	ldr	r0, [pc, #68]	@ (8002800 <MX_TIM13_Init+0x94>)
 80027bc:	f004 f9f3 	bl	8006ba6 <HAL_TIM_PWM_Init>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80027c6:	f000 faf5 	bl	8002db4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027ca:	2360      	movs	r3, #96	@ 0x60
 80027cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027da:	1d3b      	adds	r3, r7, #4
 80027dc:	2200      	movs	r2, #0
 80027de:	4619      	mov	r1, r3
 80027e0:	4807      	ldr	r0, [pc, #28]	@ (8002800 <MX_TIM13_Init+0x94>)
 80027e2:	f004 fa39 	bl	8006c58 <HAL_TIM_PWM_ConfigChannel>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80027ec:	f000 fae2 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80027f0:	4803      	ldr	r0, [pc, #12]	@ (8002800 <MX_TIM13_Init+0x94>)
 80027f2:	f000 fca3 	bl	800313c <HAL_TIM_MspPostInit>

}
 80027f6:	bf00      	nop
 80027f8:	3720      	adds	r7, #32
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	2000033c 	.word	0x2000033c
 8002804:	40001c00 	.word	0x40001c00

08002808 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800280c:	4b11      	ldr	r3, [pc, #68]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800280e:	4a12      	ldr	r2, [pc, #72]	@ (8002858 <MX_USART1_UART_Init+0x50>)
 8002810:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002812:	4b10      	ldr	r3, [pc, #64]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002814:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002818:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800281a:	4b0e      	ldr	r3, [pc, #56]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002820:	4b0c      	ldr	r3, [pc, #48]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002822:	2200      	movs	r2, #0
 8002824:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002826:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800282c:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800282e:	220c      	movs	r2, #12
 8002830:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002832:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002838:	4b06      	ldr	r3, [pc, #24]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 800283a:	2200      	movs	r2, #0
 800283c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800283e:	4805      	ldr	r0, [pc, #20]	@ (8002854 <MX_USART1_UART_Init+0x4c>)
 8002840:	f004 ff06 	bl	8007650 <HAL_UART_Init>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800284a:	f000 fab3 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000384 	.word	0x20000384
 8002858:	40011000 	.word	0x40011000

0800285c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002860:	4b11      	ldr	r3, [pc, #68]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002862:	4a12      	ldr	r2, [pc, #72]	@ (80028ac <MX_USART3_UART_Init+0x50>)
 8002864:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002866:	4b10      	ldr	r3, [pc, #64]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002868:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800286c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800286e:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002874:	4b0c      	ldr	r3, [pc, #48]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002876:	2200      	movs	r2, #0
 8002878:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800287a:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 800287c:	2200      	movs	r2, #0
 800287e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002880:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002882:	220c      	movs	r2, #12
 8002884:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002886:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002888:	2200      	movs	r2, #0
 800288a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800288c:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 800288e:	2200      	movs	r2, #0
 8002890:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002892:	4805      	ldr	r0, [pc, #20]	@ (80028a8 <MX_USART3_UART_Init+0x4c>)
 8002894:	f004 fedc 	bl	8007650 <HAL_UART_Init>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800289e:	f000 fa89 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	200003cc 	.word	0x200003cc
 80028ac:	40004800 	.word	0x40004800

080028b0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80028b4:	4b14      	ldr	r3, [pc, #80]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80028ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80028bc:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028be:	2204      	movs	r2, #4
 80028c0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80028c2:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028c4:	2202      	movs	r2, #2
 80028c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80028c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80028ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028d0:	2202      	movs	r2, #2
 80028d2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80028d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80028da:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028dc:	2200      	movs	r2, #0
 80028de:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80028e0:	4b09      	ldr	r3, [pc, #36]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80028e6:	4b08      	ldr	r3, [pc, #32]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80028ec:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80028f2:	4805      	ldr	r0, [pc, #20]	@ (8002908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028f4:	f003 fa38 	bl	8005d68 <HAL_PCD_Init>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80028fe:	f000 fa59 	bl	8002db4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000414 	.word	0x20000414

0800290c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08c      	sub	sp, #48	@ 0x30
 8002910:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002912:	f107 031c 	add.w	r3, r7, #28
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	605a      	str	r2, [r3, #4]
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	60da      	str	r2, [r3, #12]
 8002920:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	4b9a      	ldr	r3, [pc, #616]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292a:	4a99      	ldr	r2, [pc, #612]	@ (8002b90 <MX_GPIO_Init+0x284>)
 800292c:	f043 0310 	orr.w	r3, r3, #16
 8002930:	6313      	str	r3, [r2, #48]	@ 0x30
 8002932:	4b97      	ldr	r3, [pc, #604]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	61bb      	str	r3, [r7, #24]
 800293c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	4b93      	ldr	r3, [pc, #588]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	4a92      	ldr	r2, [pc, #584]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002948:	f043 0304 	orr.w	r3, r3, #4
 800294c:	6313      	str	r3, [r2, #48]	@ 0x30
 800294e:	4b90      	ldr	r3, [pc, #576]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	617b      	str	r3, [r7, #20]
 8002958:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	4b8c      	ldr	r3, [pc, #560]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	4a8b      	ldr	r2, [pc, #556]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002968:	6313      	str	r3, [r2, #48]	@ 0x30
 800296a:	4b89      	ldr	r3, [pc, #548]	@ (8002b90 <MX_GPIO_Init+0x284>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	4b85      	ldr	r3, [pc, #532]	@ (8002b90 <MX_GPIO_Init+0x284>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	4a84      	ldr	r2, [pc, #528]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6313      	str	r3, [r2, #48]	@ 0x30
 8002986:	4b82      	ldr	r3, [pc, #520]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	60bb      	str	r3, [r7, #8]
 8002996:	4b7e      	ldr	r3, [pc, #504]	@ (8002b90 <MX_GPIO_Init+0x284>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	4a7d      	ldr	r2, [pc, #500]	@ (8002b90 <MX_GPIO_Init+0x284>)
 800299c:	f043 0302 	orr.w	r3, r3, #2
 80029a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a2:	4b7b      	ldr	r3, [pc, #492]	@ (8002b90 <MX_GPIO_Init+0x284>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	4b77      	ldr	r3, [pc, #476]	@ (8002b90 <MX_GPIO_Init+0x284>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	4a76      	ldr	r2, [pc, #472]	@ (8002b90 <MX_GPIO_Init+0x284>)
 80029b8:	f043 0308 	orr.w	r3, r3, #8
 80029bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029be:	4b74      	ldr	r3, [pc, #464]	@ (8002b90 <MX_GPIO_Init+0x284>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	607b      	str	r3, [r7, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ZERO_POS2_Pin|DIR1_Pin|DIR2_Pin|STEP1_Pin
 80029ca:	2200      	movs	r2, #0
 80029cc:	f64f 7188 	movw	r1, #65416	@ 0xff88
 80029d0:	4870      	ldr	r0, [pc, #448]	@ (8002b94 <MX_GPIO_Init+0x288>)
 80029d2:	f003 f86b 	bl	8005aac <HAL_GPIO_WritePin>
                          |DIR3_Pin|STEP2_Pin|DIR4_Pin|STEP3_Pin
                          |STEP4_Pin|DIR5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACK_LINE0_Pin|ACK_LINE1_Pin|ACK_LINE2_Pin|STEP6_Pin, GPIO_PIN_RESET);
 80029d6:	2200      	movs	r2, #0
 80029d8:	f24e 0180 	movw	r1, #57472	@ 0xe080
 80029dc:	486e      	ldr	r0, [pc, #440]	@ (8002b98 <MX_GPIO_Init+0x28c>)
 80029de:	f003 f865 	bl	8005aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP7_Pin|STEP8_Pin|DIR6_Pin|DIR7_Pin
 80029e2:	2200      	movs	r2, #0
 80029e4:	f24c 7113 	movw	r1, #50963	@ 0xc713
 80029e8:	486c      	ldr	r0, [pc, #432]	@ (8002b9c <MX_GPIO_Init+0x290>)
 80029ea:	f003 f85f 	bl	8005aac <HAL_GPIO_WritePin>
                          |DIR8_Pin|STEP5_Pin|SPI3_NSS1_Pin|SPI3_NSS0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STATE_Pin|SPI3_NSS2_Pin, GPIO_PIN_RESET);
 80029ee:	2200      	movs	r2, #0
 80029f0:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 80029f4:	486a      	ldr	r0, [pc, #424]	@ (8002ba0 <MX_GPIO_Init+0x294>)
 80029f6:	f003 f859 	bl	8005aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(READY_GPIO_Port, READY_Pin, GPIO_PIN_RESET);
 80029fa:	2200      	movs	r2, #0
 80029fc:	2108      	movs	r1, #8
 80029fe:	4869      	ldr	r0, [pc, #420]	@ (8002ba4 <MX_GPIO_Init+0x298>)
 8002a00:	f003 f854 	bl	8005aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ZERO_POS3_Pin ZERO_POS1_Pin ZERO_POS4_Pin */
  GPIO_InitStruct.Pin = ZERO_POS3_Pin|ZERO_POS1_Pin|ZERO_POS4_Pin;
 8002a04:	2345      	movs	r3, #69	@ 0x45
 8002a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a10:	f107 031c 	add.w	r3, r7, #28
 8002a14:	4619      	mov	r1, r3
 8002a16:	485f      	ldr	r0, [pc, #380]	@ (8002b94 <MX_GPIO_Init+0x288>)
 8002a18:	f002 feac 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : ZERO_POS2_Pin */
  GPIO_InitStruct.Pin = ZERO_POS2_Pin;
 8002a1c:	2308      	movs	r3, #8
 8002a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a20:	2301      	movs	r3, #1
 8002a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ZERO_POS2_GPIO_Port, &GPIO_InitStruct);
 8002a2c:	f107 031c 	add.w	r3, r7, #28
 8002a30:	4619      	mov	r1, r3
 8002a32:	4858      	ldr	r0, [pc, #352]	@ (8002b94 <MX_GPIO_Init+0x288>)
 8002a34:	f002 fe9e 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_4_LS3_P_Pin EXTI_5_LS3_N_Pin EXTI_1_LS1_N_Pin */
  GPIO_InitStruct.Pin = EXTI_4_LS3_P_Pin|EXTI_5_LS3_N_Pin|EXTI_1_LS1_N_Pin;
 8002a38:	2332      	movs	r3, #50	@ 0x32
 8002a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a3c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a46:	f107 031c 	add.w	r3, r7, #28
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4851      	ldr	r0, [pc, #324]	@ (8002b94 <MX_GPIO_Init+0x288>)
 8002a4e:	f002 fe91 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACK_LINE0_Pin ACK_LINE1_Pin ACK_LINE2_Pin */
  GPIO_InitStruct.Pin = ACK_LINE0_Pin|ACK_LINE1_Pin|ACK_LINE2_Pin;
 8002a52:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a60:	2300      	movs	r3, #0
 8002a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a64:	f107 031c 	add.w	r3, r7, #28
 8002a68:	4619      	mov	r1, r3
 8002a6a:	484b      	ldr	r0, [pc, #300]	@ (8002b98 <MX_GPIO_Init+0x28c>)
 8002a6c:	f002 fe82 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_0_LS1_P_Pin EXTI_2_LS2_P_Pin EXTI_3_LS2_N_Pin EXTI_6_LS4_P_Pin
                           EXTI_8_LS5_P_Pin EXTI_9_LS5_N_Pin */
  GPIO_InitStruct.Pin = EXTI_0_LS1_P_Pin|EXTI_2_LS2_P_Pin|EXTI_3_LS2_N_Pin|EXTI_6_LS4_P_Pin
 8002a70:	f240 334d 	movw	r3, #845	@ 0x34d
 8002a74:	61fb      	str	r3, [r7, #28]
                          |EXTI_8_LS5_P_Pin|EXTI_9_LS5_N_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a80:	f107 031c 	add.w	r3, r7, #28
 8002a84:	4619      	mov	r1, r3
 8002a86:	4844      	ldr	r0, [pc, #272]	@ (8002b98 <MX_GPIO_Init+0x28c>)
 8002a88:	f002 fe74 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP7_Pin STEP8_Pin DIR6_Pin DIR7_Pin
                           DIR8_Pin STEP5_Pin */
  GPIO_InitStruct.Pin = STEP7_Pin|STEP8_Pin|DIR6_Pin|DIR7_Pin
 8002a8c:	f24c 4313 	movw	r3, #50195	@ 0xc413
 8002a90:	61fb      	str	r3, [r7, #28]
                          |DIR8_Pin|STEP5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a92:	2301      	movs	r3, #1
 8002a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9e:	f107 031c 	add.w	r3, r7, #28
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	483d      	ldr	r0, [pc, #244]	@ (8002b9c <MX_GPIO_Init+0x290>)
 8002aa6:	f002 fe65 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR1_Pin DIR2_Pin STEP1_Pin DIR3_Pin
                           STEP2_Pin DIR4_Pin STEP3_Pin STEP4_Pin
                           DIR5_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin|DIR2_Pin|STEP1_Pin|DIR3_Pin
 8002aaa:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002aae:	61fb      	str	r3, [r7, #28]
                          |STEP2_Pin|DIR4_Pin|STEP3_Pin|STEP4_Pin
                          |DIR5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002abc:	f107 031c 	add.w	r3, r7, #28
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4834      	ldr	r0, [pc, #208]	@ (8002b94 <MX_GPIO_Init+0x288>)
 8002ac4:	f002 fe56 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_10_LS6_P_Pin EXTI_11_LS6_N_Pin EXTI_12_LS7_P_Pin EXTI_13_LS7_N_Pin
                           EXTI_14_LS8_P_Pin EXTI_15_LS8_N_Pin EXTI_7_LS4_N_Pin */
  GPIO_InitStruct.Pin = EXTI_10_LS6_P_Pin|EXTI_11_LS6_N_Pin|EXTI_12_LS7_P_Pin|EXTI_13_LS7_N_Pin
 8002ac8:	f64f 4380 	movw	r3, #64640	@ 0xfc80
 8002acc:	61fb      	str	r3, [r7, #28]
                          |EXTI_14_LS8_P_Pin|EXTI_15_LS8_N_Pin|EXTI_7_LS4_N_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ace:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ad8:	f107 031c 	add.w	r3, r7, #28
 8002adc:	4619      	mov	r1, r3
 8002ade:	4831      	ldr	r0, [pc, #196]	@ (8002ba4 <MX_GPIO_Init+0x298>)
 8002ae0:	f002 fe48 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP6_Pin */
  GPIO_InitStruct.Pin = STEP6_Pin;
 8002ae4:	2380      	movs	r3, #128	@ 0x80
 8002ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af0:	2303      	movs	r3, #3
 8002af2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP6_GPIO_Port, &GPIO_InitStruct);
 8002af4:	f107 031c 	add.w	r3, r7, #28
 8002af8:	4619      	mov	r1, r3
 8002afa:	4827      	ldr	r0, [pc, #156]	@ (8002b98 <MX_GPIO_Init+0x28c>)
 8002afc:	f002 fe3a 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_STATE_Pin SPI3_NSS2_Pin */
  GPIO_InitStruct.Pin = LED_STATE_Pin|SPI3_NSS2_Pin;
 8002b00:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8002b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b06:	2301      	movs	r3, #1
 8002b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b12:	f107 031c 	add.w	r3, r7, #28
 8002b16:	4619      	mov	r1, r3
 8002b18:	4821      	ldr	r0, [pc, #132]	@ (8002ba0 <MX_GPIO_Init+0x294>)
 8002b1a:	f002 fe2b 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : STARTUP_OPTION1_Pin ZERO_POS8_Pin ZERO_POS7_Pin ZERO_POS6_Pin */
  GPIO_InitStruct.Pin = STARTUP_OPTION1_Pin|ZERO_POS8_Pin|ZERO_POS7_Pin|ZERO_POS6_Pin;
 8002b1e:	2374      	movs	r3, #116	@ 0x74
 8002b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b22:	2300      	movs	r3, #0
 8002b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b2a:	f107 031c 	add.w	r3, r7, #28
 8002b2e:	4619      	mov	r1, r3
 8002b30:	481c      	ldr	r0, [pc, #112]	@ (8002ba4 <MX_GPIO_Init+0x298>)
 8002b32:	f002 fe1f 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_Pin */
  GPIO_InitStruct.Pin = READY_Pin;
 8002b36:	2308      	movs	r3, #8
 8002b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b42:	2300      	movs	r3, #0
 8002b44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(READY_GPIO_Port, &GPIO_InitStruct);
 8002b46:	f107 031c 	add.w	r3, r7, #28
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4815      	ldr	r0, [pc, #84]	@ (8002ba4 <MX_GPIO_Init+0x298>)
 8002b4e:	f002 fe11 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : ZERO_POS5_Pin */
  GPIO_InitStruct.Pin = ZERO_POS5_Pin;
 8002b52:	2320      	movs	r3, #32
 8002b54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b56:	2300      	movs	r3, #0
 8002b58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ZERO_POS5_GPIO_Port, &GPIO_InitStruct);
 8002b5e:	f107 031c 	add.w	r3, r7, #28
 8002b62:	4619      	mov	r1, r3
 8002b64:	480d      	ldr	r0, [pc, #52]	@ (8002b9c <MX_GPIO_Init+0x290>)
 8002b66:	f002 fe05 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI3_NSS1_Pin SPI3_NSS0_Pin */
  GPIO_InitStruct.Pin = SPI3_NSS1_Pin|SPI3_NSS0_Pin;
 8002b6a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b70:	2301      	movs	r3, #1
 8002b72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b7c:	f107 031c 	add.w	r3, r7, #28
 8002b80:	4619      	mov	r1, r3
 8002b82:	4806      	ldr	r0, [pc, #24]	@ (8002b9c <MX_GPIO_Init+0x290>)
 8002b84:	f002 fdf6 	bl	8005774 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b88:	bf00      	nop
 8002b8a:	3730      	adds	r7, #48	@ 0x30
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40023800 	.word	0x40023800
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40020800 	.word	0x40020800
 8002b9c:	40020400 	.word	0x40020400
 8002ba0:	40020000 	.word	0x40020000
 8002ba4:	40020c00 	.word	0x40020c00

08002ba8 <startTimerTIM2>:

/**       
 * 	  TIM2
 */
void startTimerTIM2(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002bac:	4802      	ldr	r0, [pc, #8]	@ (8002bb8 <startTimerTIM2+0x10>)
 8002bae:	f003 ff5b 	bl	8006a68 <HAL_TIM_Base_Start_IT>
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	200002f4 	.word	0x200002f4

08002bbc <stopTimerTIM2>:

/**       
 * 	  TIM2
 */
void stopTimerTIM2(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim2);
 8002bc0:	4802      	ldr	r0, [pc, #8]	@ (8002bcc <stopTimerTIM2+0x10>)
 8002bc2:	f003 ffc1 	bl	8006b48 <HAL_TIM_Base_Stop_IT>
}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	200002f4 	.word	0x200002f4

08002bd0 <resetTimerTIM2>:

/**      0
 * 	  TIM2
 */
void resetTimerTIM2(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
	TIM2->CNT = 0;
 8002bd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002bd8:	2200      	movs	r2, #0
 8002bda:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr

08002be6 <getMicrosecondsTIM2>:
 *   TIM2
 *    1
 * 1   = 1 
 */
uint32_t getMicrosecondsTIM2(void)
{
 8002be6:	b480      	push	{r7}
 8002be8:	af00      	add	r7, sp, #0
	return TIM2->CNT;
 8002bea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
	...

08002bfc <udpReceiveHandler>:

/**
 *
 */
void udpReceiveHandler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b0c4      	sub	sp, #272	@ 0x110
 8002c00:	af00      	add	r7, sp, #0
	if(rxBuf[0] == 'T' && rxBuf[1] == 'S')
 8002c02:	4b61      	ldr	r3, [pc, #388]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	2b54      	cmp	r3, #84	@ 0x54
 8002c08:	d128      	bne.n	8002c5c <udpReceiveHandler+0x60>
 8002c0a:	4b5f      	ldr	r3, [pc, #380]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002c0c:	785b      	ldrb	r3, [r3, #1]
 8002c0e:	2b53      	cmp	r3, #83	@ 0x53
 8002c10:	d124      	bne.n	8002c5c <udpReceiveHandler+0x60>
	{
		int16_t speed = strtol(&rxBuf[2], NULL, 10);
 8002c12:	220a      	movs	r2, #10
 8002c14:	2100      	movs	r1, #0
 8002c16:	485d      	ldr	r0, [pc, #372]	@ (8002d8c <udpReceiveHandler+0x190>)
 8002c18:	f010 fa5c 	bl	80130d4 <strtol>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
		setSpeedDeg(&driver1, speed);
 8002c22:	f9b7 310e 	ldrsh.w	r3, [r7, #270]	@ 0x10e
 8002c26:	ee07 3a90 	vmov	s15, r3
 8002c2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c32:	4857      	ldr	r0, [pc, #348]	@ (8002d90 <udpReceiveHandler+0x194>)
 8002c34:	f7ff faba 	bl	80021ac <setSpeedDeg>

		char data[256];
		sprintf(data, "STM32: Target velocity = %d; Counter received message = %d;\n", speed, counter);
 8002c38:	f9b7 210e 	ldrsh.w	r2, [r7, #270]	@ 0x10e
 8002c3c:	4b55      	ldr	r3, [pc, #340]	@ (8002d94 <udpReceiveHandler+0x198>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	1d38      	adds	r0, r7, #4
 8002c42:	4955      	ldr	r1, [pc, #340]	@ (8002d98 <udpReceiveHandler+0x19c>)
 8002c44:	f010 fb24 	bl	8013290 <siprintf>
		udpClientSend(data);
 8002c48:	1d3b      	adds	r3, r7, #4
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe fad2 	bl	80011f4 <udpClientSend>

		memset(rxBuf, 0, 128);
 8002c50:	2280      	movs	r2, #128	@ 0x80
 8002c52:	2100      	movs	r1, #0
 8002c54:	484c      	ldr	r0, [pc, #304]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002c56:	f010 fbaa 	bl	80133ae <memset>
 8002c5a:	e090      	b.n	8002d7e <udpReceiveHandler+0x182>
		return;
	}

	if(rxBuf[0] == 'M' && rxBuf[1] == 'S')
 8002c5c:	4b4a      	ldr	r3, [pc, #296]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b4d      	cmp	r3, #77	@ 0x4d
 8002c62:	d128      	bne.n	8002cb6 <udpReceiveHandler+0xba>
 8002c64:	4b48      	ldr	r3, [pc, #288]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002c66:	785b      	ldrb	r3, [r3, #1]
 8002c68:	2b53      	cmp	r3, #83	@ 0x53
 8002c6a:	d124      	bne.n	8002cb6 <udpReceiveHandler+0xba>
	{
		uint16_t speed = strtol(&rxBuf[2], NULL, 10);
 8002c6c:	220a      	movs	r2, #10
 8002c6e:	2100      	movs	r1, #0
 8002c70:	4846      	ldr	r0, [pc, #280]	@ (8002d8c <udpReceiveHandler+0x190>)
 8002c72:	f010 fa2f 	bl	80130d4 <strtol>
 8002c76:	4603      	mov	r3, r0
 8002c78:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
		setMaxSpeed(&driver1, speed);
 8002c7c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8002c80:	ee07 3a90 	vmov	s15, r3
 8002c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c88:	eeb0 0a67 	vmov.f32	s0, s15
 8002c8c:	4840      	ldr	r0, [pc, #256]	@ (8002d90 <udpReceiveHandler+0x194>)
 8002c8e:	f7fe ff53 	bl	8001b38 <setMaxSpeed>

		char data[256];
		sprintf(data, "STM32: Max speed = %d; Counter received message = %d;\n", speed, counter);
 8002c92:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8002c96:	4b3f      	ldr	r3, [pc, #252]	@ (8002d94 <udpReceiveHandler+0x198>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	1d38      	adds	r0, r7, #4
 8002c9c:	493f      	ldr	r1, [pc, #252]	@ (8002d9c <udpReceiveHandler+0x1a0>)
 8002c9e:	f010 faf7 	bl	8013290 <siprintf>
		udpClientSend(data);
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fe faa5 	bl	80011f4 <udpClientSend>

		memset(rxBuf, 0, 128);
 8002caa:	2280      	movs	r2, #128	@ 0x80
 8002cac:	2100      	movs	r1, #0
 8002cae:	4836      	ldr	r0, [pc, #216]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002cb0:	f010 fb7d 	bl	80133ae <memset>
 8002cb4:	e063      	b.n	8002d7e <udpReceiveHandler+0x182>
		return;
	}

	if(rxBuf[0] == 'G' && rxBuf[1] == 'P')
 8002cb6:	4b34      	ldr	r3, [pc, #208]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b47      	cmp	r3, #71	@ 0x47
 8002cbc:	d117      	bne.n	8002cee <udpReceiveHandler+0xf2>
 8002cbe:	4b32      	ldr	r3, [pc, #200]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002cc0:	785b      	ldrb	r3, [r3, #1]
 8002cc2:	2b50      	cmp	r3, #80	@ 0x50
 8002cc4:	d113      	bne.n	8002cee <udpReceiveHandler+0xf2>
	{
		char data[256];
		sprintf(data, "STM32: Current position = %ld; Counter received message = %d;\n", getCurrent(&driver1), counter);
 8002cc6:	4832      	ldr	r0, [pc, #200]	@ (8002d90 <udpReceiveHandler+0x194>)
 8002cc8:	f7ff f825 	bl	8001d16 <getCurrent>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	4b31      	ldr	r3, [pc, #196]	@ (8002d94 <udpReceiveHandler+0x198>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	1d38      	adds	r0, r7, #4
 8002cd4:	4932      	ldr	r1, [pc, #200]	@ (8002da0 <udpReceiveHandler+0x1a4>)
 8002cd6:	f010 fadb 	bl	8013290 <siprintf>
		udpClientSend(data);
 8002cda:	1d3b      	adds	r3, r7, #4
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fe fa89 	bl	80011f4 <udpClientSend>

		memset(rxBuf, 0, 128);
 8002ce2:	2280      	movs	r2, #128	@ 0x80
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4828      	ldr	r0, [pc, #160]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002ce8:	f010 fb61 	bl	80133ae <memset>
 8002cec:	e047      	b.n	8002d7e <udpReceiveHandler+0x182>
		return;
	}

	if(rxBuf[0] == 'A')
 8002cee:	4b26      	ldr	r3, [pc, #152]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b41      	cmp	r3, #65	@ 0x41
 8002cf4:	d124      	bne.n	8002d40 <udpReceiveHandler+0x144>
	{
		uint16_t acceleration = strtol(&rxBuf[1], NULL, 10);
 8002cf6:	220a      	movs	r2, #10
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	482a      	ldr	r0, [pc, #168]	@ (8002da4 <udpReceiveHandler+0x1a8>)
 8002cfc:	f010 f9ea 	bl	80130d4 <strtol>
 8002d00:	4603      	mov	r3, r0
 8002d02:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
		setAccelerationDeg(&driver1, acceleration);
 8002d06:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8002d0a:	ee07 3a90 	vmov	s15, r3
 8002d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d12:	eeb0 0a67 	vmov.f32	s0, s15
 8002d16:	481e      	ldr	r0, [pc, #120]	@ (8002d90 <udpReceiveHandler+0x194>)
 8002d18:	f7fe ffe2 	bl	8001ce0 <setAccelerationDeg>

		char data[256];
		sprintf(data, "STM32: Acceleration = %d; Counter received message = %d;\n", acceleration, counter);
 8002d1c:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8002d20:	4b1c      	ldr	r3, [pc, #112]	@ (8002d94 <udpReceiveHandler+0x198>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	1d38      	adds	r0, r7, #4
 8002d26:	4920      	ldr	r1, [pc, #128]	@ (8002da8 <udpReceiveHandler+0x1ac>)
 8002d28:	f010 fab2 	bl	8013290 <siprintf>
		udpClientSend(data);
 8002d2c:	1d3b      	adds	r3, r7, #4
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fe fa60 	bl	80011f4 <udpClientSend>

		memset(rxBuf, 0, 128);
 8002d34:	2280      	movs	r2, #128	@ 0x80
 8002d36:	2100      	movs	r1, #0
 8002d38:	4813      	ldr	r0, [pc, #76]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002d3a:	f010 fb38 	bl	80133ae <memset>
 8002d3e:	e01e      	b.n	8002d7e <udpReceiveHandler+0x182>
		return;
	}

	int target_pos = strtol(rxBuf, NULL, 10);
 8002d40:	220a      	movs	r2, #10
 8002d42:	2100      	movs	r1, #0
 8002d44:	4810      	ldr	r0, [pc, #64]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002d46:	f010 f9c5 	bl	80130d4 <strtol>
 8002d4a:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
	memset(rxBuf, 0, 128);
 8002d4e:	2280      	movs	r2, #128	@ 0x80
 8002d50:	2100      	movs	r1, #0
 8002d52:	480d      	ldr	r0, [pc, #52]	@ (8002d88 <udpReceiveHandler+0x18c>)
 8002d54:	f010 fb2b 	bl	80133ae <memset>

	if(fifoWrite(&netBuf, target_pos) == FIFO_OVERFLOW)
 8002d58:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 8002d5c:	4813      	ldr	r0, [pc, #76]	@ (8002dac <udpReceiveHandler+0x1b0>)
 8002d5e:	f7fe f984 	bl	800106a <fifoWrite>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d10a      	bne.n	8002d7e <udpReceiveHandler+0x182>
	{
		char data[256];
		sprintf(data, "STM32: Fifo-buffer is overflow! Counter received message = %d;\n", counter);
 8002d68:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <udpReceiveHandler+0x198>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	1d3b      	adds	r3, r7, #4
 8002d6e:	4910      	ldr	r1, [pc, #64]	@ (8002db0 <udpReceiveHandler+0x1b4>)
 8002d70:	4618      	mov	r0, r3
 8002d72:	f010 fa8d 	bl	8013290 <siprintf>
		udpClientSend(data);
 8002d76:	1d3b      	adds	r3, r7, #4
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fe fa3b 	bl	80011f4 <udpClientSend>
//	setTarget(&driver1, target_pos);
//	setTarget(&driver2, target_pos);
//
//	sprintf(data, "target = %d;\n", target_pos);
//	udpClientSend(data);
}
 8002d7e:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000120 	.word	0x20000120
 8002d8c:	20000122 	.word	0x20000122
 8002d90:	20000938 	.word	0x20000938
 8002d94:	200001a0 	.word	0x200001a0
 8002d98:	080145a4 	.word	0x080145a4
 8002d9c:	080145e4 	.word	0x080145e4
 8002da0:	0801461c 	.word	0x0801461c
 8002da4:	20000121 	.word	0x20000121
 8002da8:	0801465c 	.word	0x0801465c
 8002dac:	200001a4 	.word	0x200001a4
 8002db0:	08014698 	.word	0x08014698

08002db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002db8:	b672      	cpsid	i
}
 8002dba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dbc:	bf00      	nop
 8002dbe:	e7fd      	b.n	8002dbc <Error_Handler+0x8>

08002dc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	607b      	str	r3, [r7, #4]
 8002dca:	4b10      	ldr	r3, [pc, #64]	@ (8002e0c <HAL_MspInit+0x4c>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dce:	4a0f      	ldr	r2, [pc, #60]	@ (8002e0c <HAL_MspInit+0x4c>)
 8002dd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e0c <HAL_MspInit+0x4c>)
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dde:	607b      	str	r3, [r7, #4]
 8002de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	603b      	str	r3, [r7, #0]
 8002de6:	4b09      	ldr	r3, [pc, #36]	@ (8002e0c <HAL_MspInit+0x4c>)
 8002de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dea:	4a08      	ldr	r2, [pc, #32]	@ (8002e0c <HAL_MspInit+0x4c>)
 8002dec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002df0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002df2:	4b06      	ldr	r3, [pc, #24]	@ (8002e0c <HAL_MspInit+0x4c>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfa:	603b      	str	r3, [r7, #0]
 8002dfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	40023800 	.word	0x40023800

08002e10 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08a      	sub	sp, #40	@ 0x28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a17      	ldr	r2, [pc, #92]	@ (8002e8c <HAL_ADC_MspInit+0x7c>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d127      	bne.n	8002e82 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	613b      	str	r3, [r7, #16]
 8002e36:	4b16      	ldr	r3, [pc, #88]	@ (8002e90 <HAL_ADC_MspInit+0x80>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3a:	4a15      	ldr	r2, [pc, #84]	@ (8002e90 <HAL_ADC_MspInit+0x80>)
 8002e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e42:	4b13      	ldr	r3, [pc, #76]	@ (8002e90 <HAL_ADC_MspInit+0x80>)
 8002e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	4b0f      	ldr	r3, [pc, #60]	@ (8002e90 <HAL_ADC_MspInit+0x80>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e56:	4a0e      	ldr	r2, [pc, #56]	@ (8002e90 <HAL_ADC_MspInit+0x80>)
 8002e58:	f043 0301 	orr.w	r3, r3, #1
 8002e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e90 <HAL_ADC_MspInit+0x80>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002e6a:	2309      	movs	r3, #9
 8002e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e76:	f107 0314 	add.w	r3, r7, #20
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4805      	ldr	r0, [pc, #20]	@ (8002e94 <HAL_ADC_MspInit+0x84>)
 8002e7e:	f002 fc79 	bl	8005774 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e82:	bf00      	nop
 8002e84:	3728      	adds	r7, #40	@ 0x28
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40012000 	.word	0x40012000
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40020000 	.word	0x40020000

08002e98 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	@ 0x28
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea0:	f107 0314 	add.w	r3, r7, #20
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
 8002eae:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a19      	ldr	r2, [pc, #100]	@ (8002f1c <HAL_CAN_MspInit+0x84>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d12b      	bne.n	8002f12 <HAL_CAN_MspInit+0x7a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	4b18      	ldr	r3, [pc, #96]	@ (8002f20 <HAL_CAN_MspInit+0x88>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4a17      	ldr	r2, [pc, #92]	@ (8002f20 <HAL_CAN_MspInit+0x88>)
 8002ec4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eca:	4b15      	ldr	r3, [pc, #84]	@ (8002f20 <HAL_CAN_MspInit+0x88>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <HAL_CAN_MspInit+0x88>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	4a10      	ldr	r2, [pc, #64]	@ (8002f20 <HAL_CAN_MspInit+0x88>)
 8002ee0:	f043 0308 	orr.w	r3, r3, #8
 8002ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <HAL_CAN_MspInit+0x88>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efe:	2303      	movs	r3, #3
 8002f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002f02:	2309      	movs	r3, #9
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f06:	f107 0314 	add.w	r3, r7, #20
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4805      	ldr	r0, [pc, #20]	@ (8002f24 <HAL_CAN_MspInit+0x8c>)
 8002f0e:	f002 fc31 	bl	8005774 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002f12:	bf00      	nop
 8002f14:	3728      	adds	r7, #40	@ 0x28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40006400 	.word	0x40006400
 8002f20:	40023800 	.word	0x40023800
 8002f24:	40020c00 	.word	0x40020c00

08002f28 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b08a      	sub	sp, #40	@ 0x28
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f30:	f107 0314 	add.w	r3, r7, #20
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a17      	ldr	r2, [pc, #92]	@ (8002fa4 <HAL_DAC_MspInit+0x7c>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d127      	bne.n	8002f9a <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	613b      	str	r3, [r7, #16]
 8002f4e:	4b16      	ldr	r3, [pc, #88]	@ (8002fa8 <HAL_DAC_MspInit+0x80>)
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	4a15      	ldr	r2, [pc, #84]	@ (8002fa8 <HAL_DAC_MspInit+0x80>)
 8002f54:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002f58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f5a:	4b13      	ldr	r3, [pc, #76]	@ (8002fa8 <HAL_DAC_MspInit+0x80>)
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f62:	613b      	str	r3, [r7, #16]
 8002f64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa8 <HAL_DAC_MspInit+0x80>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6e:	4a0e      	ldr	r2, [pc, #56]	@ (8002fa8 <HAL_DAC_MspInit+0x80>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f76:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa8 <HAL_DAC_MspInit+0x80>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002f82:	2330      	movs	r3, #48	@ 0x30
 8002f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f86:	2303      	movs	r3, #3
 8002f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f8e:	f107 0314 	add.w	r3, r7, #20
 8002f92:	4619      	mov	r1, r3
 8002f94:	4805      	ldr	r0, [pc, #20]	@ (8002fac <HAL_DAC_MspInit+0x84>)
 8002f96:	f002 fbed 	bl	8005774 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8002f9a:	bf00      	nop
 8002f9c:	3728      	adds	r7, #40	@ 0x28
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40007400 	.word	0x40007400
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40020000 	.word	0x40020000

08002fb0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08a      	sub	sp, #40	@ 0x28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb8:	f107 0314 	add.w	r3, r7, #20
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a19      	ldr	r2, [pc, #100]	@ (8003034 <HAL_I2C_MspInit+0x84>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d12b      	bne.n	800302a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	4b18      	ldr	r3, [pc, #96]	@ (8003038 <HAL_I2C_MspInit+0x88>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fda:	4a17      	ldr	r2, [pc, #92]	@ (8003038 <HAL_I2C_MspInit+0x88>)
 8002fdc:	f043 0302 	orr.w	r3, r3, #2
 8002fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fe2:	4b15      	ldr	r3, [pc, #84]	@ (8003038 <HAL_I2C_MspInit+0x88>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fee:	23c0      	movs	r3, #192	@ 0xc0
 8002ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ff2:	2312      	movs	r3, #18
 8002ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ffe:	2304      	movs	r3, #4
 8003000:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003002:	f107 0314 	add.w	r3, r7, #20
 8003006:	4619      	mov	r1, r3
 8003008:	480c      	ldr	r0, [pc, #48]	@ (800303c <HAL_I2C_MspInit+0x8c>)
 800300a:	f002 fbb3 	bl	8005774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	4b09      	ldr	r3, [pc, #36]	@ (8003038 <HAL_I2C_MspInit+0x88>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003016:	4a08      	ldr	r2, [pc, #32]	@ (8003038 <HAL_I2C_MspInit+0x88>)
 8003018:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800301c:	6413      	str	r3, [r2, #64]	@ 0x40
 800301e:	4b06      	ldr	r3, [pc, #24]	@ (8003038 <HAL_I2C_MspInit+0x88>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800302a:	bf00      	nop
 800302c:	3728      	adds	r7, #40	@ 0x28
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40005400 	.word	0x40005400
 8003038:	40023800 	.word	0x40023800
 800303c:	40020400 	.word	0x40020400

08003040 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b08a      	sub	sp, #40	@ 0x28
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003048:	f107 0314 	add.w	r3, r7, #20
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	605a      	str	r2, [r3, #4]
 8003052:	609a      	str	r2, [r3, #8]
 8003054:	60da      	str	r2, [r3, #12]
 8003056:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a19      	ldr	r2, [pc, #100]	@ (80030c4 <HAL_SPI_MspInit+0x84>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d12c      	bne.n	80030bc <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003062:	2300      	movs	r3, #0
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	4b18      	ldr	r3, [pc, #96]	@ (80030c8 <HAL_SPI_MspInit+0x88>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	4a17      	ldr	r2, [pc, #92]	@ (80030c8 <HAL_SPI_MspInit+0x88>)
 800306c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003070:	6413      	str	r3, [r2, #64]	@ 0x40
 8003072:	4b15      	ldr	r3, [pc, #84]	@ (80030c8 <HAL_SPI_MspInit+0x88>)
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800307a:	613b      	str	r3, [r7, #16]
 800307c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	4b11      	ldr	r3, [pc, #68]	@ (80030c8 <HAL_SPI_MspInit+0x88>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003086:	4a10      	ldr	r2, [pc, #64]	@ (80030c8 <HAL_SPI_MspInit+0x88>)
 8003088:	f043 0304 	orr.w	r3, r3, #4
 800308c:	6313      	str	r3, [r2, #48]	@ 0x30
 800308e:	4b0e      	ldr	r3, [pc, #56]	@ (80030c8 <HAL_SPI_MspInit+0x88>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003092:	f003 0304 	and.w	r3, r3, #4
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800309a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800309e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a0:	2302      	movs	r3, #2
 80030a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030a8:	2303      	movs	r3, #3
 80030aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80030ac:	2306      	movs	r3, #6
 80030ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030b0:	f107 0314 	add.w	r3, r7, #20
 80030b4:	4619      	mov	r1, r3
 80030b6:	4805      	ldr	r0, [pc, #20]	@ (80030cc <HAL_SPI_MspInit+0x8c>)
 80030b8:	f002 fb5c 	bl	8005774 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80030bc:	bf00      	nop
 80030be:	3728      	adds	r7, #40	@ 0x28
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40003c00 	.word	0x40003c00
 80030c8:	40023800 	.word	0x40023800
 80030cc:	40020800 	.word	0x40020800

080030d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e0:	d10e      	bne.n	8003100 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030e2:	2300      	movs	r3, #0
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	4b13      	ldr	r3, [pc, #76]	@ (8003134 <HAL_TIM_Base_MspInit+0x64>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	4a12      	ldr	r2, [pc, #72]	@ (8003134 <HAL_TIM_Base_MspInit+0x64>)
 80030ec:	f043 0301 	orr.w	r3, r3, #1
 80030f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030f2:	4b10      	ldr	r3, [pc, #64]	@ (8003134 <HAL_TIM_Base_MspInit+0x64>)
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	60fb      	str	r3, [r7, #12]
 80030fc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM13_MspInit 1 */

    /* USER CODE END TIM13_MspInit 1 */
  }

}
 80030fe:	e012      	b.n	8003126 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM13)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a0c      	ldr	r2, [pc, #48]	@ (8003138 <HAL_TIM_Base_MspInit+0x68>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d10d      	bne.n	8003126 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	4b09      	ldr	r3, [pc, #36]	@ (8003134 <HAL_TIM_Base_MspInit+0x64>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	4a08      	ldr	r2, [pc, #32]	@ (8003134 <HAL_TIM_Base_MspInit+0x64>)
 8003114:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003118:	6413      	str	r3, [r2, #64]	@ 0x40
 800311a:	4b06      	ldr	r3, [pc, #24]	@ (8003134 <HAL_TIM_Base_MspInit+0x64>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003122:	60bb      	str	r3, [r7, #8]
 8003124:	68bb      	ldr	r3, [r7, #8]
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40023800 	.word	0x40023800
 8003138:	40001c00 	.word	0x40001c00

0800313c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	f107 030c 	add.w	r3, r7, #12
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a12      	ldr	r2, [pc, #72]	@ (80031a4 <HAL_TIM_MspPostInit+0x68>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d11d      	bne.n	800319a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	4b11      	ldr	r3, [pc, #68]	@ (80031a8 <HAL_TIM_MspPostInit+0x6c>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	4a10      	ldr	r2, [pc, #64]	@ (80031a8 <HAL_TIM_MspPostInit+0x6c>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	6313      	str	r3, [r2, #48]	@ 0x30
 800316e:	4b0e      	ldr	r3, [pc, #56]	@ (80031a8 <HAL_TIM_MspPostInit+0x6c>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PA6     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GATE_LASER_TIM13_CH1_Pin;
 800317a:	2340      	movs	r3, #64	@ 0x40
 800317c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317e:	2302      	movs	r3, #2
 8003180:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003186:	2300      	movs	r3, #0
 8003188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800318a:	2309      	movs	r3, #9
 800318c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GATE_LASER_TIM13_CH1_GPIO_Port, &GPIO_InitStruct);
 800318e:	f107 030c 	add.w	r3, r7, #12
 8003192:	4619      	mov	r1, r3
 8003194:	4805      	ldr	r0, [pc, #20]	@ (80031ac <HAL_TIM_MspPostInit+0x70>)
 8003196:	f002 faed 	bl	8005774 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM13_MspPostInit 1 */

    /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 800319a:	bf00      	nop
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40001c00 	.word	0x40001c00
 80031a8:	40023800 	.word	0x40023800
 80031ac:	40020000 	.word	0x40020000

080031b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08c      	sub	sp, #48	@ 0x30
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b8:	f107 031c 	add.w	r3, r7, #28
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	60da      	str	r2, [r3, #12]
 80031c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a33      	ldr	r2, [pc, #204]	@ (800329c <HAL_UART_MspInit+0xec>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d12d      	bne.n	800322e <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	4b32      	ldr	r3, [pc, #200]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 80031d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031da:	4a31      	ldr	r2, [pc, #196]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 80031dc:	f043 0310 	orr.w	r3, r3, #16
 80031e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031e2:	4b2f      	ldr	r3, [pc, #188]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	61bb      	str	r3, [r7, #24]
 80031ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	4b2b      	ldr	r3, [pc, #172]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	4a2a      	ldr	r2, [pc, #168]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 80031f8:	f043 0301 	orr.w	r3, r3, #1
 80031fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80031fe:	4b28      	ldr	r3, [pc, #160]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	617b      	str	r3, [r7, #20]
 8003208:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800320a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800320e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003210:	2302      	movs	r3, #2
 8003212:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003214:	2300      	movs	r3, #0
 8003216:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003218:	2303      	movs	r3, #3
 800321a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800321c:	2307      	movs	r3, #7
 800321e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003220:	f107 031c 	add.w	r3, r7, #28
 8003224:	4619      	mov	r1, r3
 8003226:	481f      	ldr	r0, [pc, #124]	@ (80032a4 <HAL_UART_MspInit+0xf4>)
 8003228:	f002 faa4 	bl	8005774 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800322c:	e031      	b.n	8003292 <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART3)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a1d      	ldr	r2, [pc, #116]	@ (80032a8 <HAL_UART_MspInit+0xf8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d12c      	bne.n	8003292 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003238:	2300      	movs	r3, #0
 800323a:	613b      	str	r3, [r7, #16]
 800323c:	4b18      	ldr	r3, [pc, #96]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 800323e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003240:	4a17      	ldr	r2, [pc, #92]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 8003242:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003246:	6413      	str	r3, [r2, #64]	@ 0x40
 8003248:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 800324a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003250:	613b      	str	r3, [r7, #16]
 8003252:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003254:	2300      	movs	r3, #0
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	4b11      	ldr	r3, [pc, #68]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 800325a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325c:	4a10      	ldr	r2, [pc, #64]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 800325e:	f043 0308 	orr.w	r3, r3, #8
 8003262:	6313      	str	r3, [r2, #48]	@ 0x30
 8003264:	4b0e      	ldr	r3, [pc, #56]	@ (80032a0 <HAL_UART_MspInit+0xf0>)
 8003266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003268:	f003 0308 	and.w	r3, r3, #8
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003270:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003276:	2302      	movs	r3, #2
 8003278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327a:	2300      	movs	r3, #0
 800327c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800327e:	2303      	movs	r3, #3
 8003280:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003282:	2307      	movs	r3, #7
 8003284:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003286:	f107 031c 	add.w	r3, r7, #28
 800328a:	4619      	mov	r1, r3
 800328c:	4807      	ldr	r0, [pc, #28]	@ (80032ac <HAL_UART_MspInit+0xfc>)
 800328e:	f002 fa71 	bl	8005774 <HAL_GPIO_Init>
}
 8003292:	bf00      	nop
 8003294:	3730      	adds	r7, #48	@ 0x30
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	40011000 	.word	0x40011000
 80032a0:	40023800 	.word	0x40023800
 80032a4:	40020000 	.word	0x40020000
 80032a8:	40004800 	.word	0x40004800
 80032ac:	40020c00 	.word	0x40020c00

080032b0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b08a      	sub	sp, #40	@ 0x28
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b8:	f107 0314 	add.w	r3, r7, #20
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	605a      	str	r2, [r3, #4]
 80032c2:	609a      	str	r2, [r3, #8]
 80032c4:	60da      	str	r2, [r3, #12]
 80032c6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032d0:	d132      	bne.n	8003338 <HAL_PCD_MspInit+0x88>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	4a19      	ldr	r2, [pc, #100]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032e2:	4b17      	ldr	r3, [pc, #92]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	613b      	str	r3, [r7, #16]
 80032ec:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80032ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80032f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f4:	2302      	movs	r3, #2
 80032f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f8:	2300      	movs	r3, #0
 80032fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fc:	2303      	movs	r3, #3
 80032fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003300:	230a      	movs	r3, #10
 8003302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003304:	f107 0314 	add.w	r3, r7, #20
 8003308:	4619      	mov	r1, r3
 800330a:	480e      	ldr	r0, [pc, #56]	@ (8003344 <HAL_PCD_MspInit+0x94>)
 800330c:	f002 fa32 	bl	8005774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003310:	4b0b      	ldr	r3, [pc, #44]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 8003312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003314:	4a0a      	ldr	r2, [pc, #40]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 8003316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800331a:	6353      	str	r3, [r2, #52]	@ 0x34
 800331c:	2300      	movs	r3, #0
 800331e:	60fb      	str	r3, [r7, #12]
 8003320:	4b07      	ldr	r3, [pc, #28]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 8003322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003324:	4a06      	ldr	r2, [pc, #24]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 8003326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800332a:	6453      	str	r3, [r2, #68]	@ 0x44
 800332c:	4b04      	ldr	r3, [pc, #16]	@ (8003340 <HAL_PCD_MspInit+0x90>)
 800332e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003330:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003338:	bf00      	nop
 800333a:	3728      	adds	r7, #40	@ 0x28
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40023800 	.word	0x40023800
 8003344:	40020000 	.word	0x40020000

08003348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <NMI_Handler+0x4>

08003350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <HardFault_Handler+0x4>

08003358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <MemManage_Handler+0x4>

08003360 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <BusFault_Handler+0x4>

08003368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800336c:	bf00      	nop
 800336e:	e7fd      	b.n	800336c <UsageFault_Handler+0x4>

08003370 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800337e:	b480      	push	{r7}
 8003380:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003390:	bf00      	nop
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800339e:	f000 fa6b 	bl	8003878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80033ac:	4802      	ldr	r0, [pc, #8]	@ (80033b8 <ETH_IRQHandler+0x10>)
 80033ae:	f001 faf3 	bl	8004998 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80033b2:	bf00      	nop
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	2000559c 	.word	0x2000559c

080033bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return 1;
 80033c0:	2301      	movs	r3, #1
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <_kill>:

int _kill(int pid, int sig)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80033d6:	4b05      	ldr	r3, [pc, #20]	@ (80033ec <_kill+0x20>)
 80033d8:	2216      	movs	r2, #22
 80033da:	601a      	str	r2, [r3, #0]
  return -1;
 80033dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	20008c74 	.word	0x20008c74

080033f0 <_exit>:

void _exit (int status)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80033f8:	f04f 31ff 	mov.w	r1, #4294967295
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff ffe5 	bl	80033cc <_kill>
  while (1) {}    /* Make sure we hang here */
 8003402:	bf00      	nop
 8003404:	e7fd      	b.n	8003402 <_exit+0x12>

08003406 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b086      	sub	sp, #24
 800340a:	af00      	add	r7, sp, #0
 800340c:	60f8      	str	r0, [r7, #12]
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
 8003416:	e00a      	b.n	800342e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003418:	f3af 8000 	nop.w
 800341c:	4601      	mov	r1, r0
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	60ba      	str	r2, [r7, #8]
 8003424:	b2ca      	uxtb	r2, r1
 8003426:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	3301      	adds	r3, #1
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	dbf0      	blt.n	8003418 <_read+0x12>
  }

  return len;
 8003436:	687b      	ldr	r3, [r7, #4]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e009      	b.n	8003466 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	60ba      	str	r2, [r7, #8]
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	3301      	adds	r3, #1
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	429a      	cmp	r2, r3
 800346c:	dbf1      	blt.n	8003452 <_write+0x12>
  }
  return len;
 800346e:	687b      	ldr	r3, [r7, #4]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <_close>:

int _close(int file)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003480:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003484:	4618      	mov	r0, r3
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034a0:	605a      	str	r2, [r3, #4]
  return 0;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <_isatty>:

int _isatty(int file)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034b8:	2301      	movs	r3, #1
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b085      	sub	sp, #20
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	60f8      	str	r0, [r7, #12]
 80034ce:	60b9      	str	r1, [r7, #8]
 80034d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3714      	adds	r7, #20
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b087      	sub	sp, #28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034e8:	4a14      	ldr	r2, [pc, #80]	@ (800353c <_sbrk+0x5c>)
 80034ea:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <_sbrk+0x60>)
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034f4:	4b13      	ldr	r3, [pc, #76]	@ (8003544 <_sbrk+0x64>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d102      	bne.n	8003502 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034fc:	4b11      	ldr	r3, [pc, #68]	@ (8003544 <_sbrk+0x64>)
 80034fe:	4a12      	ldr	r2, [pc, #72]	@ (8003548 <_sbrk+0x68>)
 8003500:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003502:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <_sbrk+0x64>)
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4413      	add	r3, r2
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	429a      	cmp	r2, r3
 800350e:	d205      	bcs.n	800351c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8003510:	4b0e      	ldr	r3, [pc, #56]	@ (800354c <_sbrk+0x6c>)
 8003512:	220c      	movs	r2, #12
 8003514:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003516:	f04f 33ff 	mov.w	r3, #4294967295
 800351a:	e009      	b.n	8003530 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800351c:	4b09      	ldr	r3, [pc, #36]	@ (8003544 <_sbrk+0x64>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003522:	4b08      	ldr	r3, [pc, #32]	@ (8003544 <_sbrk+0x64>)
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4413      	add	r3, r2
 800352a:	4a06      	ldr	r2, [pc, #24]	@ (8003544 <_sbrk+0x64>)
 800352c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800352e:	68fb      	ldr	r3, [r7, #12]
}
 8003530:	4618      	mov	r0, r3
 8003532:	371c      	adds	r7, #28
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	20020000 	.word	0x20020000
 8003540:	00004000 	.word	0x00004000
 8003544:	20000a78 	.word	0x20000a78
 8003548:	20008c80 	.word	0x20008c80
 800354c:	20008c74 	.word	0x20008c74

08003550 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003554:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <SystemInit+0x20>)
 8003556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355a:	4a05      	ldr	r2, [pc, #20]	@ (8003570 <SystemInit+0x20>)
 800355c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003560:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003564:	bf00      	nop
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	e000ed00 	.word	0xe000ed00

08003574 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003574:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003578:	f7ff ffea 	bl	8003550 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800357c:	480c      	ldr	r0, [pc, #48]	@ (80035b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800357e:	490d      	ldr	r1, [pc, #52]	@ (80035b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003580:	4a0d      	ldr	r2, [pc, #52]	@ (80035b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003582:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003584:	e002      	b.n	800358c <LoopCopyDataInit>

08003586 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003586:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003588:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800358a:	3304      	adds	r3, #4

0800358c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800358c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800358e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003590:	d3f9      	bcc.n	8003586 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003592:	4a0a      	ldr	r2, [pc, #40]	@ (80035bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003594:	4c0a      	ldr	r4, [pc, #40]	@ (80035c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003596:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003598:	e001      	b.n	800359e <LoopFillZerobss>

0800359a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800359a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800359c:	3204      	adds	r2, #4

0800359e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800359e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035a0:	d3fb      	bcc.n	800359a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035a2:	f00f ff7b 	bl	801349c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035a6:	f7fe fe79 	bl	800229c <main>
  bx  lr    
 80035aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80035ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035b4:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 80035b8:	080173c0 	.word	0x080173c0
  ldr r2, =_sbss
 80035bc:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 80035c0:	20008c7c 	.word	0x20008c7c

080035c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035c4:	e7fe      	b.n	80035c4 <ADC_IRQHandler>

080035c6 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
 80035ce:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00b      	beq.n	80035ee <LAN8742_RegisterBusIO+0x28>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d007      	beq.n	80035ee <LAN8742_RegisterBusIO+0x28>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <LAN8742_RegisterBusIO+0x28>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80035ee:	f04f 33ff 	mov.w	r3, #4294967295
 80035f2:	e014      	b.n	800361e <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	68da      	ldr	r2, [r3, #12]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800362a:	b580      	push	{r7, lr}
 800362c:	b086      	sub	sp, #24
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d139      	bne.n	80036ba <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2220      	movs	r2, #32
 8003658:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	e01c      	b.n	800369a <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f107 020c 	add.w	r2, r7, #12
 8003668:	2112      	movs	r1, #18
 800366a:	6978      	ldr	r0, [r7, #20]
 800366c:	4798      	blx	r3
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	da03      	bge.n	800367c <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8003674:	f06f 0304 	mvn.w	r3, #4
 8003678:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800367a:	e00b      	b.n	8003694 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 031f 	and.w	r3, r3, #31
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	429a      	cmp	r2, r3
 8003686:	d105      	bne.n	8003694 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
         break;
 8003692:	e005      	b.n	80036a0 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	3301      	adds	r3, #1
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2b1f      	cmp	r3, #31
 800369e:	d9df      	bls.n	8003660 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2b1f      	cmp	r3, #31
 80036a6:	d902      	bls.n	80036ae <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80036a8:	f06f 0302 	mvn.w	r3, #2
 80036ac:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d102      	bne.n	80036ba <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80036ba:	693b      	ldr	r3, [r7, #16]
 }
 80036bc:	4618      	mov	r0, r3
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6810      	ldr	r0, [r2, #0]
 80036d8:	f107 020c 	add.w	r2, r7, #12
 80036dc:	2101      	movs	r1, #1
 80036de:	4798      	blx	r3
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	da02      	bge.n	80036ec <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80036e6:	f06f 0304 	mvn.w	r3, #4
 80036ea:	e06e      	b.n	80037ca <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6810      	ldr	r0, [r2, #0]
 80036f4:	f107 020c 	add.w	r2, r7, #12
 80036f8:	2101      	movs	r1, #1
 80036fa:	4798      	blx	r3
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	da02      	bge.n	8003708 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003702:	f06f 0304 	mvn.w	r3, #4
 8003706:	e060      	b.n	80037ca <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8003712:	2301      	movs	r3, #1
 8003714:	e059      	b.n	80037ca <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	6810      	ldr	r0, [r2, #0]
 800371e:	f107 020c 	add.w	r2, r7, #12
 8003722:	2100      	movs	r1, #0
 8003724:	4798      	blx	r3
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	da02      	bge.n	8003732 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 800372c:	f06f 0304 	mvn.w	r3, #4
 8003730:	e04b      	b.n	80037ca <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d11b      	bne.n	8003774 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d006      	beq.n	8003754 <LAN8742_GetLinkState+0x90>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003750:	2302      	movs	r3, #2
 8003752:	e03a      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800375e:	2303      	movs	r3, #3
 8003760:	e033      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800376c:	2304      	movs	r3, #4
 800376e:	e02c      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8003770:	2305      	movs	r3, #5
 8003772:	e02a      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6810      	ldr	r0, [r2, #0]
 800377c:	f107 020c 	add.w	r2, r7, #12
 8003780:	211f      	movs	r1, #31
 8003782:	4798      	blx	r3
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	da02      	bge.n	8003790 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800378a:	f06f 0304 	mvn.w	r3, #4
 800378e:	e01c      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800379a:	2306      	movs	r3, #6
 800379c:	e015      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f003 031c 	and.w	r3, r3, #28
 80037a4:	2b18      	cmp	r3, #24
 80037a6:	d101      	bne.n	80037ac <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80037a8:	2302      	movs	r3, #2
 80037aa:	e00e      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f003 031c 	and.w	r3, r3, #28
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	d101      	bne.n	80037ba <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e007      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f003 031c 	and.w	r3, r3, #28
 80037c0:	2b14      	cmp	r3, #20
 80037c2:	d101      	bne.n	80037c8 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80037c4:	2304      	movs	r3, #4
 80037c6:	e000      	b.n	80037ca <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80037c8:	2305      	movs	r3, #5
    }
  }
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003814 <HAL_Init+0x40>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003814 <HAL_Init+0x40>)
 80037de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003814 <HAL_Init+0x40>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003814 <HAL_Init+0x40>)
 80037ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037f0:	4b08      	ldr	r3, [pc, #32]	@ (8003814 <HAL_Init+0x40>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a07      	ldr	r2, [pc, #28]	@ (8003814 <HAL_Init+0x40>)
 80037f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037fc:	2003      	movs	r0, #3
 80037fe:	f000 fcad 	bl	800415c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003802:	200f      	movs	r0, #15
 8003804:	f000 f808 	bl	8003818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003808:	f7ff fada 	bl	8002dc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	40023c00 	.word	0x40023c00

08003818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003820:	4b12      	ldr	r3, [pc, #72]	@ (800386c <HAL_InitTick+0x54>)
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	4b12      	ldr	r3, [pc, #72]	@ (8003870 <HAL_InitTick+0x58>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	4619      	mov	r1, r3
 800382a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800382e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003832:	fbb2 f3f3 	udiv	r3, r2, r3
 8003836:	4618      	mov	r0, r3
 8003838:	f000 fcc5 	bl	80041c6 <HAL_SYSTICK_Config>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e00e      	b.n	8003864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b0f      	cmp	r3, #15
 800384a:	d80a      	bhi.n	8003862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800384c:	2200      	movs	r2, #0
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	f04f 30ff 	mov.w	r0, #4294967295
 8003854:	f000 fc8d 	bl	8004172 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003858:	4a06      	ldr	r2, [pc, #24]	@ (8003874 <HAL_InitTick+0x5c>)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
 8003860:	e000      	b.n	8003864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
}
 8003864:	4618      	mov	r0, r3
 8003866:	3708      	adds	r7, #8
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	20000078 	.word	0x20000078
 8003870:	20000080 	.word	0x20000080
 8003874:	2000007c 	.word	0x2000007c

08003878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800387c:	4b06      	ldr	r3, [pc, #24]	@ (8003898 <HAL_IncTick+0x20>)
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	4b06      	ldr	r3, [pc, #24]	@ (800389c <HAL_IncTick+0x24>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4413      	add	r3, r2
 8003888:	4a04      	ldr	r2, [pc, #16]	@ (800389c <HAL_IncTick+0x24>)
 800388a:	6013      	str	r3, [r2, #0]
}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000080 	.word	0x20000080
 800389c:	20000a7c 	.word	0x20000a7c

080038a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return uwTick;
 80038a4:	4b03      	ldr	r3, [pc, #12]	@ (80038b4 <HAL_GetTick+0x14>)
 80038a6:	681b      	ldr	r3, [r3, #0]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	20000a7c 	.word	0x20000a7c

080038b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038c0:	f7ff ffee 	bl	80038a0 <HAL_GetTick>
 80038c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d0:	d005      	beq.n	80038de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038d2:	4b0a      	ldr	r3, [pc, #40]	@ (80038fc <HAL_Delay+0x44>)
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4413      	add	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038de:	bf00      	nop
 80038e0:	f7ff ffde 	bl	80038a0 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d8f7      	bhi.n	80038e0 <HAL_Delay+0x28>
  {
  }
}
 80038f0:	bf00      	nop
 80038f2:	bf00      	nop
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	20000080 	.word	0x20000080

08003900 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003908:	2300      	movs	r3, #0
 800390a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e033      	b.n	800397e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391a:	2b00      	cmp	r3, #0
 800391c:	d109      	bne.n	8003932 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff fa76 	bl	8002e10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f003 0310 	and.w	r3, r3, #16
 800393a:	2b00      	cmp	r3, #0
 800393c:	d118      	bne.n	8003970 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003942:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003946:	f023 0302 	bic.w	r3, r3, #2
 800394a:	f043 0202 	orr.w	r2, r3, #2
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f93a 	bl	8003bcc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	f023 0303 	bic.w	r3, r3, #3
 8003966:	f043 0201 	orr.w	r2, r3, #1
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	641a      	str	r2, [r3, #64]	@ 0x40
 800396e:	e001      	b.n	8003974 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800397c:	7bfb      	ldrb	r3, [r7, #15]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800399c:	2b01      	cmp	r3, #1
 800399e:	d101      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x1c>
 80039a0:	2302      	movs	r3, #2
 80039a2:	e105      	b.n	8003bb0 <HAL_ADC_ConfigChannel+0x228>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2b09      	cmp	r3, #9
 80039b2:	d925      	bls.n	8003a00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68d9      	ldr	r1, [r3, #12]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	b29b      	uxth	r3, r3
 80039c0:	461a      	mov	r2, r3
 80039c2:	4613      	mov	r3, r2
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	4413      	add	r3, r2
 80039c8:	3b1e      	subs	r3, #30
 80039ca:	2207      	movs	r2, #7
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	43da      	mvns	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	400a      	ands	r2, r1
 80039d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68d9      	ldr	r1, [r3, #12]
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	4618      	mov	r0, r3
 80039ec:	4603      	mov	r3, r0
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	4403      	add	r3, r0
 80039f2:	3b1e      	subs	r3, #30
 80039f4:	409a      	lsls	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	60da      	str	r2, [r3, #12]
 80039fe:	e022      	b.n	8003a46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6919      	ldr	r1, [r3, #16]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4613      	mov	r3, r2
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	4413      	add	r3, r2
 8003a14:	2207      	movs	r2, #7
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43da      	mvns	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	400a      	ands	r2, r1
 8003a22:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6919      	ldr	r1, [r3, #16]
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	689a      	ldr	r2, [r3, #8]
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	4618      	mov	r0, r3
 8003a36:	4603      	mov	r3, r0
 8003a38:	005b      	lsls	r3, r3, #1
 8003a3a:	4403      	add	r3, r0
 8003a3c:	409a      	lsls	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b06      	cmp	r3, #6
 8003a4c:	d824      	bhi.n	8003a98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685a      	ldr	r2, [r3, #4]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	4413      	add	r3, r2
 8003a5e:	3b05      	subs	r3, #5
 8003a60:	221f      	movs	r2, #31
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43da      	mvns	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	400a      	ands	r2, r1
 8003a6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	4613      	mov	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	4413      	add	r3, r2
 8003a88:	3b05      	subs	r3, #5
 8003a8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a96:	e04c      	b.n	8003b32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	2b0c      	cmp	r3, #12
 8003a9e:	d824      	bhi.n	8003aea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4413      	add	r3, r2
 8003ab0:	3b23      	subs	r3, #35	@ 0x23
 8003ab2:	221f      	movs	r2, #31
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43da      	mvns	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	400a      	ands	r2, r1
 8003ac0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	4618      	mov	r0, r3
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	3b23      	subs	r3, #35	@ 0x23
 8003adc:	fa00 f203 	lsl.w	r2, r0, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ae8:	e023      	b.n	8003b32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	3b41      	subs	r3, #65	@ 0x41
 8003afc:	221f      	movs	r2, #31
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	43da      	mvns	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	400a      	ands	r2, r1
 8003b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	4618      	mov	r0, r3
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	4413      	add	r3, r2
 8003b24:	3b41      	subs	r3, #65	@ 0x41
 8003b26:	fa00 f203 	lsl.w	r2, r0, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b32:	4b22      	ldr	r3, [pc, #136]	@ (8003bbc <HAL_ADC_ConfigChannel+0x234>)
 8003b34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a21      	ldr	r2, [pc, #132]	@ (8003bc0 <HAL_ADC_ConfigChannel+0x238>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d109      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x1cc>
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b12      	cmp	r3, #18
 8003b46:	d105      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a19      	ldr	r2, [pc, #100]	@ (8003bc0 <HAL_ADC_ConfigChannel+0x238>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d123      	bne.n	8003ba6 <HAL_ADC_ConfigChannel+0x21e>
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2b10      	cmp	r3, #16
 8003b64:	d003      	beq.n	8003b6e <HAL_ADC_ConfigChannel+0x1e6>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b11      	cmp	r3, #17
 8003b6c:	d11b      	bne.n	8003ba6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b10      	cmp	r3, #16
 8003b80:	d111      	bne.n	8003ba6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003b82:	4b10      	ldr	r3, [pc, #64]	@ (8003bc4 <HAL_ADC_ConfigChannel+0x23c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a10      	ldr	r2, [pc, #64]	@ (8003bc8 <HAL_ADC_ConfigChannel+0x240>)
 8003b88:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8c:	0c9a      	lsrs	r2, r3, #18
 8003b8e:	4613      	mov	r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	4413      	add	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003b98:	e002      	b.n	8003ba0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f9      	bne.n	8003b9a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	40012300 	.word	0x40012300
 8003bc0:	40012000 	.word	0x40012000
 8003bc4:	20000078 	.word	0x20000078
 8003bc8:	431bde83 	.word	0x431bde83

08003bcc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003bd4:	4b79      	ldr	r3, [pc, #484]	@ (8003dbc <ADC_Init+0x1f0>)
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	431a      	orrs	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6859      	ldr	r1, [r3, #4]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	021a      	lsls	r2, r3, #8
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	430a      	orrs	r2, r1
 8003c14:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003c24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6899      	ldr	r1, [r3, #8]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5e:	4a58      	ldr	r2, [pc, #352]	@ (8003dc0 <ADC_Init+0x1f4>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d022      	beq.n	8003caa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689a      	ldr	r2, [r3, #8]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c72:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6899      	ldr	r1, [r3, #8]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	6899      	ldr	r1, [r3, #8]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	609a      	str	r2, [r3, #8]
 8003ca8:	e00f      	b.n	8003cca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689a      	ldr	r2, [r3, #8]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003cb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003cc8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0202 	bic.w	r2, r2, #2
 8003cd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6899      	ldr	r1, [r3, #8]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	7e1b      	ldrb	r3, [r3, #24]
 8003ce4:	005a      	lsls	r2, r3, #1
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d01b      	beq.n	8003d30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d06:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003d16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6859      	ldr	r1, [r3, #4]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d22:	3b01      	subs	r3, #1
 8003d24:	035a      	lsls	r2, r3, #13
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	605a      	str	r2, [r3, #4]
 8003d2e:	e007      	b.n	8003d40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d3e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69db      	ldr	r3, [r3, #28]
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	051a      	lsls	r2, r3, #20
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003d74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	6899      	ldr	r1, [r3, #8]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003d82:	025a      	lsls	r2, r3, #9
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6899      	ldr	r1, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	029a      	lsls	r2, r3, #10
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	609a      	str	r2, [r3, #8]
}
 8003db0:	bf00      	nop
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	40012300 	.word	0x40012300
 8003dc0:	0f000001 	.word	0x0f000001

08003dc4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e0ed      	b.n	8003fb2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d102      	bne.n	8003de8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7ff f858 	bl	8002e98 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0201 	orr.w	r2, r2, #1
 8003df6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003df8:	f7ff fd52 	bl	80038a0 <HAL_GetTick>
 8003dfc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003dfe:	e012      	b.n	8003e26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e00:	f7ff fd4e 	bl	80038a0 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b0a      	cmp	r3, #10
 8003e0c:	d90b      	bls.n	8003e26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e12:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2205      	movs	r2, #5
 8003e1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e0c5      	b.n	8003fb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0e5      	beq.n	8003e00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 0202 	bic.w	r2, r2, #2
 8003e42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e44:	f7ff fd2c 	bl	80038a0 <HAL_GetTick>
 8003e48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e4a:	e012      	b.n	8003e72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e4c:	f7ff fd28 	bl	80038a0 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b0a      	cmp	r3, #10
 8003e58:	d90b      	bls.n	8003e72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2205      	movs	r2, #5
 8003e6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e09f      	b.n	8003fb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1e5      	bne.n	8003e4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	7e1b      	ldrb	r3, [r3, #24]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d108      	bne.n	8003e9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	e007      	b.n	8003eaa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ea8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	7e5b      	ldrb	r3, [r3, #25]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d108      	bne.n	8003ec4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	e007      	b.n	8003ed4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ed2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	7e9b      	ldrb	r3, [r3, #26]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d108      	bne.n	8003eee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0220 	orr.w	r2, r2, #32
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	e007      	b.n	8003efe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 0220 	bic.w	r2, r2, #32
 8003efc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	7edb      	ldrb	r3, [r3, #27]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d108      	bne.n	8003f18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0210 	bic.w	r2, r2, #16
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	e007      	b.n	8003f28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0210 	orr.w	r2, r2, #16
 8003f26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	7f1b      	ldrb	r3, [r3, #28]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d108      	bne.n	8003f42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0208 	orr.w	r2, r2, #8
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	e007      	b.n	8003f52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0208 	bic.w	r2, r2, #8
 8003f50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	7f5b      	ldrb	r3, [r3, #29]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d108      	bne.n	8003f6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f042 0204 	orr.w	r2, r2, #4
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	e007      	b.n	8003f7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0204 	bic.w	r2, r2, #4
 8003f7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689a      	ldr	r2, [r3, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	431a      	orrs	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	ea42 0103 	orr.w	r1, r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	1e5a      	subs	r2, r3, #1
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
	...

08003fbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f003 0307 	and.w	r3, r3, #7
 8003fca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004000 <__NVIC_SetPriorityGrouping+0x44>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fd2:	68ba      	ldr	r2, [r7, #8]
 8003fd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fd8:	4013      	ands	r3, r2
 8003fda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fe4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fee:	4a04      	ldr	r2, [pc, #16]	@ (8004000 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	60d3      	str	r3, [r2, #12]
}
 8003ff4:	bf00      	nop
 8003ff6:	3714      	adds	r7, #20
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr
 8004000:	e000ed00 	.word	0xe000ed00

08004004 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004008:	4b04      	ldr	r3, [pc, #16]	@ (800401c <__NVIC_GetPriorityGrouping+0x18>)
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	0a1b      	lsrs	r3, r3, #8
 800400e:	f003 0307 	and.w	r3, r3, #7
}
 8004012:	4618      	mov	r0, r3
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	e000ed00 	.word	0xe000ed00

08004020 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	4603      	mov	r3, r0
 8004028:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800402a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800402e:	2b00      	cmp	r3, #0
 8004030:	db0b      	blt.n	800404a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004032:	79fb      	ldrb	r3, [r7, #7]
 8004034:	f003 021f 	and.w	r2, r3, #31
 8004038:	4907      	ldr	r1, [pc, #28]	@ (8004058 <__NVIC_EnableIRQ+0x38>)
 800403a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403e:	095b      	lsrs	r3, r3, #5
 8004040:	2001      	movs	r0, #1
 8004042:	fa00 f202 	lsl.w	r2, r0, r2
 8004046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	e000e100 	.word	0xe000e100

0800405c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	4603      	mov	r3, r0
 8004064:	6039      	str	r1, [r7, #0]
 8004066:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406c:	2b00      	cmp	r3, #0
 800406e:	db0a      	blt.n	8004086 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	b2da      	uxtb	r2, r3
 8004074:	490c      	ldr	r1, [pc, #48]	@ (80040a8 <__NVIC_SetPriority+0x4c>)
 8004076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800407a:	0112      	lsls	r2, r2, #4
 800407c:	b2d2      	uxtb	r2, r2
 800407e:	440b      	add	r3, r1
 8004080:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004084:	e00a      	b.n	800409c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	4908      	ldr	r1, [pc, #32]	@ (80040ac <__NVIC_SetPriority+0x50>)
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	f003 030f 	and.w	r3, r3, #15
 8004092:	3b04      	subs	r3, #4
 8004094:	0112      	lsls	r2, r2, #4
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	440b      	add	r3, r1
 800409a:	761a      	strb	r2, [r3, #24]
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	e000e100 	.word	0xe000e100
 80040ac:	e000ed00 	.word	0xe000ed00

080040b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b089      	sub	sp, #36	@ 0x24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f003 0307 	and.w	r3, r3, #7
 80040c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	f1c3 0307 	rsb	r3, r3, #7
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	bf28      	it	cs
 80040ce:	2304      	movcs	r3, #4
 80040d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	3304      	adds	r3, #4
 80040d6:	2b06      	cmp	r3, #6
 80040d8:	d902      	bls.n	80040e0 <NVIC_EncodePriority+0x30>
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	3b03      	subs	r3, #3
 80040de:	e000      	b.n	80040e2 <NVIC_EncodePriority+0x32>
 80040e0:	2300      	movs	r3, #0
 80040e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040e4:	f04f 32ff 	mov.w	r2, #4294967295
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	fa02 f303 	lsl.w	r3, r2, r3
 80040ee:	43da      	mvns	r2, r3
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	401a      	ands	r2, r3
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040f8:	f04f 31ff 	mov.w	r1, #4294967295
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004102:	43d9      	mvns	r1, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004108:	4313      	orrs	r3, r2
         );
}
 800410a:	4618      	mov	r0, r3
 800410c:	3724      	adds	r7, #36	@ 0x24
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
	...

08004118 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3b01      	subs	r3, #1
 8004124:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004128:	d301      	bcc.n	800412e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800412a:	2301      	movs	r3, #1
 800412c:	e00f      	b.n	800414e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800412e:	4a0a      	ldr	r2, [pc, #40]	@ (8004158 <SysTick_Config+0x40>)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3b01      	subs	r3, #1
 8004134:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004136:	210f      	movs	r1, #15
 8004138:	f04f 30ff 	mov.w	r0, #4294967295
 800413c:	f7ff ff8e 	bl	800405c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004140:	4b05      	ldr	r3, [pc, #20]	@ (8004158 <SysTick_Config+0x40>)
 8004142:	2200      	movs	r2, #0
 8004144:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004146:	4b04      	ldr	r3, [pc, #16]	@ (8004158 <SysTick_Config+0x40>)
 8004148:	2207      	movs	r2, #7
 800414a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	e000e010 	.word	0xe000e010

0800415c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f7ff ff29 	bl	8003fbc <__NVIC_SetPriorityGrouping>
}
 800416a:	bf00      	nop
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004172:	b580      	push	{r7, lr}
 8004174:	b086      	sub	sp, #24
 8004176:	af00      	add	r7, sp, #0
 8004178:	4603      	mov	r3, r0
 800417a:	60b9      	str	r1, [r7, #8]
 800417c:	607a      	str	r2, [r7, #4]
 800417e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004180:	2300      	movs	r3, #0
 8004182:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004184:	f7ff ff3e 	bl	8004004 <__NVIC_GetPriorityGrouping>
 8004188:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	68b9      	ldr	r1, [r7, #8]
 800418e:	6978      	ldr	r0, [r7, #20]
 8004190:	f7ff ff8e 	bl	80040b0 <NVIC_EncodePriority>
 8004194:	4602      	mov	r2, r0
 8004196:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800419a:	4611      	mov	r1, r2
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff ff5d 	bl	800405c <__NVIC_SetPriority>
}
 80041a2:	bf00      	nop
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b082      	sub	sp, #8
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	4603      	mov	r3, r0
 80041b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff ff31 	bl	8004020 <__NVIC_EnableIRQ>
}
 80041be:	bf00      	nop
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7ff ffa2 	bl	8004118 <SysTick_Config>
 80041d4:	4603      	mov	r3, r0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b082      	sub	sp, #8
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e014      	b.n	800421a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	791b      	ldrb	r3, [r3, #4]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d105      	bne.n	8004206 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7fe fe91 	bl	8002f28 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004222:	b480      	push	{r7}
 8004224:	b089      	sub	sp, #36	@ 0x24
 8004226:	af00      	add	r7, sp, #0
 8004228:	60f8      	str	r0, [r7, #12]
 800422a:	60b9      	str	r1, [r7, #8]
 800422c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <HAL_DAC_ConfigChannel+0x1c>
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e042      	b.n	80042c8 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	795b      	ldrb	r3, [r3, #5]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d101      	bne.n	800424e <HAL_DAC_ConfigChannel+0x2c>
 800424a:	2302      	movs	r3, #2
 800424c:	e03c      	b.n	80042c8 <HAL_DAC_ConfigChannel+0xa6>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2202      	movs	r2, #2
 8004258:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f003 0310 	and.w	r3, r3, #16
 8004268:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8004270:	43db      	mvns	r3, r3
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	4013      	ands	r3, r2
 8004276:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	4313      	orrs	r3, r2
 8004282:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f003 0310 	and.w	r3, r3, #16
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	4313      	orrs	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	6819      	ldr	r1, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f003 0310 	and.w	r3, r3, #16
 80042aa:	22c0      	movs	r2, #192	@ 0xc0
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	43da      	mvns	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	400a      	ands	r2, r1
 80042b8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2201      	movs	r2, #1
 80042be:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80042c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3724      	adds	r7, #36	@ 0x24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e08a      	b.n	80043fc <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d106      	bne.n	80042fe <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2223      	movs	r2, #35	@ 0x23
 80042f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f004 fa71 	bl	80087e0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	60bb      	str	r3, [r7, #8]
 8004302:	4b40      	ldr	r3, [pc, #256]	@ (8004404 <HAL_ETH_Init+0x130>)
 8004304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004306:	4a3f      	ldr	r2, [pc, #252]	@ (8004404 <HAL_ETH_Init+0x130>)
 8004308:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800430c:	6453      	str	r3, [r2, #68]	@ 0x44
 800430e:	4b3d      	ldr	r3, [pc, #244]	@ (8004404 <HAL_ETH_Init+0x130>)
 8004310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004312:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004316:	60bb      	str	r3, [r7, #8]
 8004318:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800431a:	4b3b      	ldr	r3, [pc, #236]	@ (8004408 <HAL_ETH_Init+0x134>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	4a3a      	ldr	r2, [pc, #232]	@ (8004408 <HAL_ETH_Init+0x134>)
 8004320:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004324:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004326:	4b38      	ldr	r3, [pc, #224]	@ (8004408 <HAL_ETH_Init+0x134>)
 8004328:	685a      	ldr	r2, [r3, #4]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	4936      	ldr	r1, [pc, #216]	@ (8004408 <HAL_ETH_Init+0x134>)
 8004330:	4313      	orrs	r3, r2
 8004332:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004334:	4b34      	ldr	r3, [pc, #208]	@ (8004408 <HAL_ETH_Init+0x134>)
 8004336:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	6812      	ldr	r2, [r2, #0]
 8004346:	f043 0301 	orr.w	r3, r3, #1
 800434a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800434e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004350:	f7ff faa6 	bl	80038a0 <HAL_GetTick>
 8004354:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004356:	e011      	b.n	800437c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004358:	f7ff faa2 	bl	80038a0 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004366:	d909      	bls.n	800437c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2204      	movs	r2, #4
 800436c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	22e0      	movs	r2, #224	@ 0xe0
 8004374:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e03f      	b.n	80043fc <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1e4      	bne.n	8004358 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 ff32 	bl	80051f8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 ffdd 	bl	8005354 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f001 f833 	bl	8005406 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	461a      	mov	r2, r3
 80043a6:	2100      	movs	r1, #0
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 ff9b 	bl	80052e4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80043bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	6812      	ldr	r2, [r2, #0]
 80043ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ce:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80043d2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80043e6:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2210      	movs	r2, #16
 80043f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40023800 	.word	0x40023800
 8004408:	40013800 	.word	0x40013800

0800440c <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800441a:	2b10      	cmp	r3, #16
 800441c:	d161      	bne.n	80044e2 <HAL_ETH_Start_IT+0xd6>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2223      	movs	r2, #35	@ 0x23
 8004422:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2204      	movs	r2, #4
 8004430:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 fa2c 	bl	8004890 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004440:	2001      	movs	r0, #1
 8004442:	f7ff fa39 	bl	80038b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004460:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004464:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	6812      	ldr	r2, [r2, #0]
 8004474:	f043 0302 	orr.w	r3, r3, #2
 8004478:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800447c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 fd56 	bl	8004f30 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f042 0208 	orr.w	r2, r2, #8
 8004492:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800449c:	2001      	movs	r0, #1
 800449e:	f7ff fa0b 	bl	80038b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f042 0204 	orr.w	r2, r2, #4
 80044b8:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6812      	ldr	r2, [r2, #0]
 80044c8:	f443 33d0 	orr.w	r3, r3, #106496	@ 0x1a000
 80044cc:	f043 03c1 	orr.w	r3, r3, #193	@ 0xc1
 80044d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044d4:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2223      	movs	r2, #35	@ 0x23
 80044da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80044de:	2300      	movs	r3, #0
 80044e0:	e000      	b.n	80044e4 <HAL_ETH_Start_IT+0xd8>
  }
  else
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
  }
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b086      	sub	sp, #24
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044fa:	2b23      	cmp	r3, #35	@ 0x23
 80044fc:	d170      	bne.n	80045e0 <HAL_ETH_Stop_IT+0xf4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2223      	movs	r2, #35	@ 0x23
 8004502:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	f423 33d0 	bic.w	r3, r3, #106496	@ 0x1a000
 8004518:	f023 03c1 	bic.w	r3, r3, #193	@ 0xc1
 800451c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004520:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6812      	ldr	r2, [r2, #0]
 8004530:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004534:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004538:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6812      	ldr	r2, [r2, #0]
 8004548:	f023 0302 	bic.w	r3, r3, #2
 800454c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004550:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 0204 	bic.w	r2, r2, #4
 8004560:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800456a:	2001      	movs	r0, #1
 800456c:	f7ff f9a4 	bl	80038b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 fcd9 	bl	8004f30 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0208 	bic.w	r2, r2, #8
 800458c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004596:	2001      	movs	r0, #1
 8004598:	f7ff f98e 	bl	80038b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80045a4:	2300      	movs	r3, #0
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	e00e      	b.n	80045c8 <HAL_ETH_Stop_IT+0xdc>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	3212      	adds	r2, #18
 80045b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045b4:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	3301      	adds	r3, #1
 80045c6:	617b      	str	r3, [r7, #20]
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	2b03      	cmp	r3, #3
 80045cc:	d9ed      	bls.n	80045aa <HAL_ETH_Stop_IT+0xbe>
    }

    heth->RxDescList.ItMode = 0U;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2210      	movs	r2, #16
 80045d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80045dc:	2300      	movs	r3, #0
 80045de:	e000      	b.n	80045e2 <HAL_ETH_Stop_IT+0xf6>
  }
  else
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
  }
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3718      	adds	r7, #24
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b086      	sub	sp, #24
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d109      	bne.n	8004610 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004602:	f043 0201 	orr.w	r2, r3, #1
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e07c      	b.n	800470a <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004616:	2b23      	cmp	r3, #35	@ 0x23
 8004618:	d176      	bne.n	8004708 <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 800461a:	2200      	movs	r2, #0
 800461c:	68b9      	ldr	r1, [r7, #8]
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 ff60 	bl	80054e4 <ETH_Prepare_Tx_Descriptors>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d009      	beq.n	800463e <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004630:	f043 0202 	orr.w	r2, r3, #2
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e065      	b.n	800470a <HAL_ETH_Transmit+0x120>
  __ASM volatile ("dsb 0xF":::"memory");
 800463e:	f3bf 8f4f 	dsb	sy
}
 8004642:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	3206      	adds	r2, #6
 800464c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004650:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	629a      	str	r2, [r3, #40]	@ 0x28
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004660:	2b03      	cmp	r3, #3
 8004662:	d904      	bls.n	800466e <HAL_ETH_Transmit+0x84>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004668:	1f1a      	subs	r2, r3, #4
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	3106      	adds	r1, #6
 800467a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800467e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004682:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8004684:	f7ff f90c 	bl	80038a0 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800468a:	e037      	b.n	80046fc <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d011      	beq.n	80046c2 <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a4:	f043 0208 	orr.w	r2, r3, #8
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046b6:	695a      	ldr	r2, [r3, #20]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e023      	b.n	800470a <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c8:	d018      	beq.n	80046fc <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80046ca:	f7ff f8e9 	bl	80038a0 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d302      	bcc.n	80046e0 <HAL_ETH_Transmit+0xf6>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10d      	bne.n	80046fc <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e6:	f043 0204 	orr.w	r2, r3, #4
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80046f6:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e006      	b.n	800470a <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	dbc3      	blt.n	800468c <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	e000      	b.n	800470a <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
  }
}
 800470a:	4618      	mov	r0, r3
 800470c:	3718      	adds	r7, #24
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b088      	sub	sp, #32
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
 800471a:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d109      	bne.n	800473e <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004730:	f043 0201 	orr.w	r2, r3, #1
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e0a4      	b.n	8004888 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004744:	2b23      	cmp	r3, #35	@ 0x23
 8004746:	d001      	beq.n	800474c <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e09d      	b.n	8004888 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004750:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69fa      	ldr	r2, [r7, #28]
 8004756:	3212      	adds	r2, #18
 8004758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800475c:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004762:	f1c3 0304 	rsb	r3, r3, #4
 8004766:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004768:	e066      	b.n	8004838 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004772:	2b00      	cmp	r3, #0
 8004774:	d007      	beq.n	8004786 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	69da      	ldr	r2, [r3, #28]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	699a      	ldr	r2, [r3, #24]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800478e:	2b00      	cmp	r3, #0
 8004790:	d103      	bne.n	800479a <HAL_ETH_ReadData+0x88>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004796:	2b00      	cmp	r3, #0
 8004798:	d03c      	beq.n	8004814 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d005      	beq.n	80047b2 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	0c1b      	lsrs	r3, r3, #16
 80047b8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80047bc:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d005      	beq.n	80047d6 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80047d2:	2301      	movs	r3, #1
 80047d4:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80047ee:	461a      	mov	r2, r3
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	f004 f9ac 	bl	8008b50 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047fc:	1c5a      	adds	r2, r3, #1
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	441a      	add	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	2200      	movs	r2, #0
 8004812:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	3301      	adds	r3, #1
 8004818:	61fb      	str	r3, [r7, #28]
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	2b03      	cmp	r3, #3
 800481e:	d902      	bls.n	8004826 <HAL_ETH_ReadData+0x114>
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	3b04      	subs	r3, #4
 8004824:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69fa      	ldr	r2, [r7, #28]
 800482a:	3212      	adds	r2, #18
 800482c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004830:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	3301      	adds	r3, #1
 8004836:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 800483c:	2b00      	cmp	r3, #0
 800483e:	db06      	blt.n	800484e <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	429a      	cmp	r2, r3
 8004846:	d202      	bcs.n	800484e <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004848:	7cfb      	ldrb	r3, [r7, #19]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d08d      	beq.n	800476a <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	441a      	add	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f814 	bl	8004890 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	69fa      	ldr	r2, [r7, #28]
 800486c:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 800486e:	7cfb      	ldrb	r3, [r7, #19]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d108      	bne.n	8004886 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	e000      	b.n	8004888 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
}
 8004888:	4618      	mov	r0, r3
 800488a:	3720      	adds	r7, #32
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b088      	sub	sp, #32
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004898:	2300      	movs	r3, #0
 800489a:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 800489c:	2301      	movs	r3, #1
 800489e:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048a4:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69fa      	ldr	r2, [r7, #28]
 80048aa:	3212      	adds	r2, #18
 80048ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048b0:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048b6:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80048b8:	e044      	b.n	8004944 <ETH_UpdateDescriptor+0xb4>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d112      	bne.n	80048e8 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80048c2:	f107 0308 	add.w	r3, r7, #8
 80048c6:	4618      	mov	r0, r3
 80048c8:	f004 f912 	bl	8008af0 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d102      	bne.n	80048d8 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	74fb      	strb	r3, [r7, #19]
 80048d6:	e007      	b.n	80048e8 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	461a      	mov	r2, r3
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	461a      	mov	r2, r3
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 80048e8:	7cfb      	ldrb	r3, [r7, #19]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d02a      	beq.n	8004944 <ETH_UpdateDescriptor+0xb4>
    {
      if (heth->RxDescList.ItMode == 0U)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d108      	bne.n	8004908 <ETH_UpdateDescriptor+0x78>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80048fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	6053      	str	r3, [r2, #4]
 8004906:	e005      	b.n	8004914 <ETH_UpdateDescriptor+0x84>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	3301      	adds	r3, #1
 8004924:	61fb      	str	r3, [r7, #28]
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	2b03      	cmp	r3, #3
 800492a:	d902      	bls.n	8004932 <ETH_UpdateDescriptor+0xa2>
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	3b04      	subs	r3, #4
 8004930:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69fa      	ldr	r2, [r7, #28]
 8004936:	3212      	adds	r2, #18
 8004938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800493c:	617b      	str	r3, [r7, #20]
      desccount--;
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	3b01      	subs	r3, #1
 8004942:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <ETH_UpdateDescriptor+0xc0>
 800494a:	7cfb      	ldrb	r3, [r7, #19]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1b4      	bne.n	80048ba <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	429a      	cmp	r2, r3
 8004958:	d01a      	beq.n	8004990 <ETH_UpdateDescriptor+0x100>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	3301      	adds	r3, #1
 800495e:	f003 0303 	and.w	r3, r3, #3
 8004962:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004964:	f3bf 8f5f 	dmb	sy
}
 8004968:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6919      	ldr	r1, [r3, #16]
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	4613      	mov	r3, r2
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	4413      	add	r3, r2
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	18ca      	adds	r2, r1, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004982:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	69fa      	ldr	r2, [r7, #28]
 8004988:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004990:	bf00      	nop
 8004992:	3720      	adds	r7, #32
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a6:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 80049c0:	4b4b      	ldr	r3, [pc, #300]	@ (8004af0 <HAL_ETH_IRQHandler+0x158>)
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00e      	beq.n	80049ee <HAL_ETH_IRQHandler+0x56>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d009      	beq.n	80049ee <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049e2:	461a      	mov	r2, r3
 80049e4:	4b43      	ldr	r3, [pc, #268]	@ (8004af4 <HAL_ETH_IRQHandler+0x15c>)
 80049e6:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f891 	bl	8004b10 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00f      	beq.n	8004a18 <HAL_ETH_IRQHandler+0x80>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004a10:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f872 	bl	8004afc <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d042      	beq.n	8004aa8 <HAL_ETH_IRQHandler+0x110>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d03d      	beq.n	8004aa8 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a32:	f043 0208 	orr.w	r2, r3, #8
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d01a      	beq.n	8004a7c <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a4e:	695a      	ldr	r2, [r3, #20]
 8004a50:	4b29      	ldr	r3, [pc, #164]	@ (8004af8 <HAL_ETH_IRQHandler+0x160>)
 8004a52:	4013      	ands	r3, r2
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	6812      	ldr	r2, [r2, #0]
 8004a68:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004a6c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a70:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	22e0      	movs	r2, #224	@ 0xe0
 8004a76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004a7a:	e012      	b.n	8004aa2 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a84:	695a      	ldr	r2, [r3, #20]
 8004a86:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004aa0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f83e 	bl	8004b24 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f003 0308 	and.w	r3, r3, #8
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00e      	beq.n	8004ad0 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab8:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f838 	bl	8004b38 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d006      	beq.n	8004ae8 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004ada:	4b05      	ldr	r3, [pc, #20]	@ (8004af0 <HAL_ETH_IRQHandler+0x158>)
 8004adc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004ae0:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f832 	bl	8004b4c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004ae8:	bf00      	nop
 8004aea:	3718      	adds	r7, #24
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40013c00 	.word	0x40013c00
 8004af4:	00010040 	.word	0x00010040
 8004af8:	007e2000 	.word	0x007e2000

08004afc <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f003 031c 	and.w	r3, r3, #28
 8004b7c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	02db      	lsls	r3, r3, #11
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	019b      	lsls	r3, r3, #6
 8004b8e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f023 0302 	bic.w	r3, r3, #2
 8004b9e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f043 0301 	orr.w	r3, r3, #1
 8004ba6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004bb0:	f7fe fe76 	bl	80038a0 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004bb6:	e00d      	b.n	8004bd4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004bb8:	f7fe fe72 	bl	80038a0 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bc6:	d301      	bcc.n	8004bcc <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e010      	b.n	8004bee <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1ec      	bne.n	8004bb8 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	461a      	mov	r2, r3
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b086      	sub	sp, #24
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	60f8      	str	r0, [r7, #12]
 8004bfe:	60b9      	str	r1, [r7, #8]
 8004c00:	607a      	str	r2, [r7, #4]
 8004c02:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	f003 031c 	and.w	r3, r3, #28
 8004c12:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	02db      	lsls	r3, r3, #11
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	019b      	lsls	r3, r3, #6
 8004c24:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f043 0302 	orr.w	r3, r3, #2
 8004c34:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f043 0301 	orr.w	r3, r3, #1
 8004c3c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c50:	f7fe fe26 	bl	80038a0 <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c56:	e00d      	b.n	8004c74 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004c58:	f7fe fe22 	bl	80038a0 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c66:	d301      	bcc.n	8004c6c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e009      	b.n	8004c80 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1ec      	bne.n	8004c58 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3718      	adds	r7, #24
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0e6      	b.n	8004e6a <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0310 	and.w	r3, r3, #16
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	bf14      	ite	ne
 8004caa:	2301      	movne	r3, #1
 8004cac:	2300      	moveq	r3, #0
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	bf0c      	ite	eq
 8004cd4:	2301      	moveq	r3, #1
 8004cd6:	2300      	movne	r3, #0
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	461a      	mov	r2, r3
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	bf14      	ite	ne
 8004cf0:	2301      	movne	r3, #1
 8004cf2:	2300      	moveq	r3, #0
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	bf0c      	ite	eq
 8004d0a:	2301      	moveq	r3, #1
 8004d0c:	2300      	movne	r3, #0
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	461a      	mov	r2, r3
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	bf14      	ite	ne
 8004d24:	2301      	movne	r3, #1
 8004d26:	2300      	moveq	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	bf0c      	ite	eq
 8004d5a:	2301      	moveq	r3, #1
 8004d5c:	2300      	movne	r3, #0
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	461a      	mov	r2, r3
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	bf0c      	ite	eq
 8004d74:	2301      	moveq	r3, #1
 8004d76:	2300      	movne	r3, #0
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	bf14      	ite	ne
 8004d8e:	2301      	movne	r3, #1
 8004d90:	2300      	moveq	r3, #0
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	461a      	mov	r2, r3
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	bf14      	ite	ne
 8004db6:	2301      	movne	r3, #1
 8004db8:	2300      	moveq	r3, #0
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	bf14      	ite	ne
 8004dd0:	2301      	movne	r3, #1
 8004dd2:	2300      	moveq	r3, #0
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	bf14      	ite	ne
 8004dea:	2301      	movne	r3, #1
 8004dec:	2300      	moveq	r3, #0
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	461a      	mov	r2, r3
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	bf0c      	ite	eq
 8004e06:	2301      	moveq	r3, #1
 8004e08:	2300      	movne	r3, #0
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	0c1b      	lsrs	r3, r3, #16
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	bf14      	ite	ne
 8004e3e:	2301      	movne	r3, #1
 8004e40:	2300      	moveq	r3, #0
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	461a      	mov	r2, r3
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	bf14      	ite	ne
 8004e5a:	2301      	movne	r3, #1
 8004e5c:	2300      	moveq	r3, #0
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b082      	sub	sp, #8
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
 8004e7e:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d101      	bne.n	8004e8a <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e00b      	b.n	8004ea2 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e90:	2b10      	cmp	r3, #16
 8004e92:	d105      	bne.n	8004ea0 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004e94:	6839      	ldr	r1, [r7, #0]
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f870 	bl	8004f7c <ETH_SetMACConfig>

    return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	e000      	b.n	8004ea2 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
  }
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3708      	adds	r7, #8
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
	...

08004eac <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 031c 	bic.w	r3, r3, #28
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004ec4:	f001 fcc4 	bl	8006850 <HAL_RCC_GetHCLKFreq>
 8004ec8:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	4a14      	ldr	r2, [pc, #80]	@ (8004f20 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d804      	bhi.n	8004edc <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f043 0308 	orr.w	r3, r3, #8
 8004ed8:	60fb      	str	r3, [r7, #12]
 8004eda:	e019      	b.n	8004f10 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	4a11      	ldr	r2, [pc, #68]	@ (8004f24 <HAL_ETH_SetMDIOClockRange+0x78>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d204      	bcs.n	8004eee <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f043 030c 	orr.w	r3, r3, #12
 8004eea:	60fb      	str	r3, [r7, #12]
 8004eec:	e010      	b.n	8004f10 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8004f28 <HAL_ETH_SetMDIOClockRange+0x7c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d90c      	bls.n	8004f10 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8004f2c <HAL_ETH_SetMDIOClockRange+0x80>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d804      	bhi.n	8004f08 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f043 0304 	orr.w	r3, r3, #4
 8004f04:	60fb      	str	r3, [r7, #12]
 8004f06:	e003      	b.n	8004f10 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f043 0310 	orr.w	r3, r3, #16
 8004f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	611a      	str	r2, [r3, #16]
}
 8004f18:	bf00      	nop
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	02160ebf 	.word	0x02160ebf
 8004f24:	03938700 	.word	0x03938700
 8004f28:	05f5e0ff 	.word	0x05f5e0ff
 8004f2c:	08f0d17f 	.word	0x08f0d17f

08004f30 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6812      	ldr	r2, [r2, #0]
 8004f4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f4e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f52:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f60:	2001      	movs	r0, #1
 8004f62:	f7fe fca9 	bl	80038b8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f70:	6193      	str	r3, [r2, #24]
}
 8004f72:	bf00      	nop
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
	...

08004f7c <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	4b53      	ldr	r3, [pc, #332]	@ (80050e0 <ETH_SetMACConfig+0x164>)
 8004f92:	4013      	ands	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	7b9b      	ldrb	r3, [r3, #14]
 8004f9a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004f9c:	683a      	ldr	r2, [r7, #0]
 8004f9e:	7c12      	ldrb	r2, [r2, #16]
 8004fa0:	2a00      	cmp	r2, #0
 8004fa2:	d102      	bne.n	8004faa <ETH_SetMACConfig+0x2e>
 8004fa4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004fa8:	e000      	b.n	8004fac <ETH_SetMACConfig+0x30>
 8004faa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004fac:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	7c52      	ldrb	r2, [r2, #17]
 8004fb2:	2a00      	cmp	r2, #0
 8004fb4:	d102      	bne.n	8004fbc <ETH_SetMACConfig+0x40>
 8004fb6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004fba:	e000      	b.n	8004fbe <ETH_SetMACConfig+0x42>
 8004fbc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004fbe:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004fc4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	7fdb      	ldrb	r3, [r3, #31]
 8004fca:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004fcc:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004fd2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	7f92      	ldrb	r2, [r2, #30]
 8004fd8:	2a00      	cmp	r2, #0
 8004fda:	d102      	bne.n	8004fe2 <ETH_SetMACConfig+0x66>
 8004fdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fe0:	e000      	b.n	8004fe4 <ETH_SetMACConfig+0x68>
 8004fe2:	2200      	movs	r2, #0
                        macconf->Speed |
 8004fe4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	7f1b      	ldrb	r3, [r3, #28]
 8004fea:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004fec:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004ff2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	791b      	ldrb	r3, [r3, #4]
 8004ff8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004ffa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005002:	2a00      	cmp	r2, #0
 8005004:	d102      	bne.n	800500c <ETH_SetMACConfig+0x90>
 8005006:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800500a:	e000      	b.n	800500e <ETH_SetMACConfig+0x92>
 800500c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800500e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	7bdb      	ldrb	r3, [r3, #15]
 8005014:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005016:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800501c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005024:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005026:	4313      	orrs	r3, r2
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	4313      	orrs	r3, r2
 800502c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800503e:	2001      	movs	r0, #1
 8005040:	f7fe fc3a 	bl	80038b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800505a:	4013      	ands	r3, r2
 800505c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005062:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800506a:	2a00      	cmp	r2, #0
 800506c:	d101      	bne.n	8005072 <ETH_SetMACConfig+0xf6>
 800506e:	2280      	movs	r2, #128	@ 0x80
 8005070:	e000      	b.n	8005074 <ETH_SetMACConfig+0xf8>
 8005072:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005074:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800507a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8005082:	2a01      	cmp	r2, #1
 8005084:	d101      	bne.n	800508a <ETH_SetMACConfig+0x10e>
 8005086:	2208      	movs	r2, #8
 8005088:	e000      	b.n	800508c <ETH_SetMACConfig+0x110>
 800508a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800508c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8005094:	2a01      	cmp	r2, #1
 8005096:	d101      	bne.n	800509c <ETH_SetMACConfig+0x120>
 8005098:	2204      	movs	r2, #4
 800509a:	e000      	b.n	800509e <ETH_SetMACConfig+0x122>
 800509c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800509e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80050a0:	683a      	ldr	r2, [r7, #0]
 80050a2:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80050a6:	2a01      	cmp	r2, #1
 80050a8:	d101      	bne.n	80050ae <ETH_SetMACConfig+0x132>
 80050aa:	2202      	movs	r2, #2
 80050ac:	e000      	b.n	80050b0 <ETH_SetMACConfig+0x134>
 80050ae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80050b0:	4313      	orrs	r3, r2
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80050c8:	2001      	movs	r0, #1
 80050ca:	f7fe fbf5 	bl	80038b8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	619a      	str	r2, [r3, #24]
}
 80050d6:	bf00      	nop
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	fd20810f 	.word	0xfd20810f

080050e4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4b3d      	ldr	r3, [pc, #244]	@ (80051f4 <ETH_SetDMAConfig+0x110>)
 80050fe:	4013      	ands	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	7b1b      	ldrb	r3, [r3, #12]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d102      	bne.n	8005110 <ETH_SetDMAConfig+0x2c>
 800510a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800510e:	e000      	b.n	8005112 <ETH_SetDMAConfig+0x2e>
 8005110:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	7b5b      	ldrb	r3, [r3, #13]
 8005116:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005118:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	7f52      	ldrb	r2, [r2, #29]
 800511e:	2a00      	cmp	r2, #0
 8005120:	d102      	bne.n	8005128 <ETH_SetDMAConfig+0x44>
 8005122:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005126:	e000      	b.n	800512a <ETH_SetDMAConfig+0x46>
 8005128:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800512a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	7b9b      	ldrb	r3, [r3, #14]
 8005130:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005132:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005138:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	7f1b      	ldrb	r3, [r3, #28]
 800513e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005140:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	7f9b      	ldrb	r3, [r3, #30]
 8005146:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005148:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800514e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005156:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005158:	4313      	orrs	r3, r2
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	4313      	orrs	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005168:	461a      	mov	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800517a:	2001      	movs	r0, #1
 800517c:	f7fe fb9c 	bl	80038b8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005188:	461a      	mov	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	791b      	ldrb	r3, [r3, #4]
 8005192:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005198:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800519e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80051a4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80051ac:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80051ae:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80051b6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80051bc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6812      	ldr	r2, [r2, #0]
 80051c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80051ca:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051d8:	2001      	movs	r0, #1
 80051da:	f7fe fb6d 	bl	80038b8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051e6:	461a      	mov	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6013      	str	r3, [r2, #0]
}
 80051ec:	bf00      	nop
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	f8de3f23 	.word	0xf8de3f23

080051f8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b0a6      	sub	sp, #152	@ 0x98
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005200:	2301      	movs	r3, #1
 8005202:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8005206:	2301      	movs	r3, #1
 8005208:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800520c:	2300      	movs	r3, #0
 800520e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005210:	2300      	movs	r3, #0
 8005212:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800521c:	2300      	movs	r3, #0
 800521e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005222:	2301      	movs	r3, #1
 8005224:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005228:	2301      	movs	r3, #1
 800522a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800522e:	2300      	movs	r3, #0
 8005230:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005234:	2300      	movs	r3, #0
 8005236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800523a:	2300      	movs	r3, #0
 800523c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800523e:	2300      	movs	r3, #0
 8005240:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005244:	2300      	movs	r3, #0
 8005246:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005248:	2300      	movs	r3, #0
 800524a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800524e:	2300      	movs	r3, #0
 8005250:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005254:	2300      	movs	r3, #0
 8005256:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800525a:	2300      	movs	r3, #0
 800525c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005260:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005264:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005266:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800526a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800526c:	2300      	movs	r3, #0
 800526e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005272:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005276:	4619      	mov	r1, r3
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f7ff fe7f 	bl	8004f7c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800527e:	2301      	movs	r3, #1
 8005280:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8005282:	2301      	movs	r3, #1
 8005284:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8005286:	2301      	movs	r3, #1
 8005288:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800528c:	2301      	movs	r3, #1
 800528e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005290:	2300      	movs	r3, #0
 8005292:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005294:	2300      	movs	r3, #0
 8005296:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800529a:	2300      	movs	r3, #0
 800529c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80052a0:	2300      	movs	r3, #0
 80052a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80052a4:	2301      	movs	r3, #1
 80052a6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80052aa:	2301      	movs	r3, #1
 80052ac:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80052ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80052b2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80052b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80052b8:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80052ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80052be:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80052c0:	2301      	movs	r3, #1
 80052c2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80052ca:	2300      	movs	r3, #0
 80052cc:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80052ce:	f107 0308 	add.w	r3, r7, #8
 80052d2:	4619      	mov	r1, r3
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f7ff ff05 	bl	80050e4 <ETH_SetDMAConfig>
}
 80052da:	bf00      	nop
 80052dc:	3798      	adds	r7, #152	@ 0x98
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
	...

080052e4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	3305      	adds	r3, #5
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	021b      	lsls	r3, r3, #8
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	3204      	adds	r2, #4
 80052fc:	7812      	ldrb	r2, [r2, #0]
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	4b11      	ldr	r3, [pc, #68]	@ (800534c <ETH_MACAddressConfig+0x68>)
 8005306:	4413      	add	r3, r2
 8005308:	461a      	mov	r2, r3
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	3303      	adds	r3, #3
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	061a      	lsls	r2, r3, #24
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	3302      	adds	r3, #2
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	041b      	lsls	r3, r3, #16
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	3301      	adds	r3, #1
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	021b      	lsls	r3, r3, #8
 8005328:	4313      	orrs	r3, r2
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	7812      	ldrb	r2, [r2, #0]
 800532e:	4313      	orrs	r3, r2
 8005330:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	4b06      	ldr	r3, [pc, #24]	@ (8005350 <ETH_MACAddressConfig+0x6c>)
 8005336:	4413      	add	r3, r2
 8005338:	461a      	mov	r2, r3
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	6013      	str	r3, [r2, #0]
}
 800533e:	bf00      	nop
 8005340:	371c      	adds	r7, #28
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	40028040 	.word	0x40028040
 8005350:	40028044 	.word	0x40028044

08005354 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005354:	b480      	push	{r7}
 8005356:	b085      	sub	sp, #20
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800535c:	2300      	movs	r3, #0
 800535e:	60fb      	str	r3, [r7, #12]
 8005360:	e03e      	b.n	80053e0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68d9      	ldr	r1, [r3, #12]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	4613      	mov	r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4413      	add	r3, r2
 800536e:	00db      	lsls	r3, r3, #3
 8005370:	440b      	add	r3, r1
 8005372:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	2200      	movs	r2, #0
 800537e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	2200      	movs	r2, #0
 8005384:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	2200      	movs	r2, #0
 800538a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800538c:	68b9      	ldr	r1, [r7, #8]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	3206      	adds	r2, #6
 8005394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d80c      	bhi.n	80053c4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68d9      	ldr	r1, [r3, #12]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	1c5a      	adds	r2, r3, #1
 80053b2:	4613      	mov	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	00db      	lsls	r3, r3, #3
 80053ba:	440b      	add	r3, r1
 80053bc:	461a      	mov	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	60da      	str	r2, [r3, #12]
 80053c2:	e004      	b.n	80053ce <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	461a      	mov	r2, r3
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	3301      	adds	r3, #1
 80053de:	60fb      	str	r3, [r7, #12]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2b03      	cmp	r3, #3
 80053e4:	d9bd      	bls.n	8005362 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68da      	ldr	r2, [r3, #12]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053f8:	611a      	str	r2, [r3, #16]
}
 80053fa:	bf00      	nop
 80053fc:	3714      	adds	r7, #20
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005406:	b480      	push	{r7}
 8005408:	b085      	sub	sp, #20
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800540e:	2300      	movs	r3, #0
 8005410:	60fb      	str	r3, [r7, #12]
 8005412:	e048      	b.n	80054a6 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6919      	ldr	r1, [r3, #16]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	4613      	mov	r3, r2
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4413      	add	r3, r2
 8005420:	00db      	lsls	r3, r3, #3
 8005422:	440b      	add	r3, r1
 8005424:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	2200      	movs	r2, #0
 8005430:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	2200      	movs	r2, #0
 8005436:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	2200      	movs	r2, #0
 800543c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2200      	movs	r2, #0
 8005442:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	2200      	movs	r2, #0
 8005448:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005450:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800546a:	68b9      	ldr	r1, [r7, #8]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	3212      	adds	r2, #18
 8005472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2b02      	cmp	r3, #2
 800547a:	d80c      	bhi.n	8005496 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6919      	ldr	r1, [r3, #16]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	1c5a      	adds	r2, r3, #1
 8005484:	4613      	mov	r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	440b      	add	r3, r1
 800548e:	461a      	mov	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	60da      	str	r2, [r3, #12]
 8005494:	e004      	b.n	80054a0 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	461a      	mov	r2, r3
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	3301      	adds	r3, #1
 80054a4:	60fb      	str	r3, [r7, #12]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2b03      	cmp	r3, #3
 80054aa:	d9b3      	bls.n	8005414 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	691a      	ldr	r2, [r3, #16]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054d6:	60da      	str	r2, [r3, #12]
}
 80054d8:	bf00      	nop
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b091      	sub	sp, #68	@ 0x44
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	3318      	adds	r3, #24
 80054f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80054f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80054fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8005502:	2300      	movs	r3, #0
 8005504:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005508:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800550a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800550e:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8005516:	2300      	movs	r3, #0
 8005518:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800551a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005522:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005526:	d007      	beq.n	8005538 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005528:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800552a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800552c:	3304      	adds	r3, #4
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4413      	add	r3, r2
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005538:	2302      	movs	r3, #2
 800553a:	e115      	b.n	8005768 <ETH_Prepare_Tx_Descriptors+0x284>
  }


  descnbr += 1U;
 800553c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800553e:	3301      	adds	r3, #1
 8005540:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	461a      	mov	r2, r3
 8005548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554a:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 800554c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8005554:	f023 031f 	bic.w	r3, r3, #31
 8005558:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800555a:	6852      	ldr	r2, [r2, #4]
 800555c:	431a      	orrs	r2, r3
 800555e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005560:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d008      	beq.n	8005580 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 800556e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	431a      	orrs	r2, r3
 800557c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557e:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b00      	cmp	r3, #0
 800558a:	d008      	beq.n	800559e <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 800558c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	431a      	orrs	r2, r3
 800559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559c:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d005      	beq.n	80055b6 <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 80055aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b4:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80055b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80055be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c0:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80055c2:	e084      	b.n	80056ce <ETH_Prepare_Tx_Descriptors+0x1ea>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80055c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80055cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ce:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d006      	beq.n	80055e4 <ETH_Prepare_Tx_Descriptors+0x100>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e0:	601a      	str	r2, [r3, #0]
 80055e2:	e005      	b.n	80055f0 <ETH_Prepare_Tx_Descriptors+0x10c>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80055e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80055ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ee:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80055f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f2:	3301      	adds	r3, #1
 80055f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f8:	2b03      	cmp	r3, #3
 80055fa:	d902      	bls.n	8005602 <ETH_Prepare_Tx_Descriptors+0x11e>
 80055fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055fe:	3b04      	subs	r3, #4
 8005600:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800560a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005614:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005618:	d007      	beq.n	800562a <ETH_Prepare_Tx_Descriptors+0x146>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800561a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800561c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561e:	3304      	adds	r3, #4
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4413      	add	r3, r2
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d029      	beq.n	800567e <ETH_Prepare_Tx_Descriptors+0x19a>
    {
      descidx = firstdescidx;
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800562e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005630:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005636:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005638:	2300      	movs	r3, #0
 800563a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800563c:	e019      	b.n	8005672 <ETH_Prepare_Tx_Descriptors+0x18e>
  __ASM volatile ("dmb 0xF":::"memory");
 800563e:	f3bf 8f5f 	dmb	sy
}
 8005642:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800564c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564e:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005652:	3301      	adds	r3, #1
 8005654:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005658:	2b03      	cmp	r3, #3
 800565a:	d902      	bls.n	8005662 <ETH_Prepare_Tx_Descriptors+0x17e>
 800565c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800565e:	3b04      	subs	r3, #4
 8005660:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800566a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 800566c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566e:	3301      	adds	r3, #1
 8005670:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005672:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005676:	429a      	cmp	r2, r3
 8005678:	d3e1      	bcc.n	800563e <ETH_Prepare_Tx_Descriptors+0x15a>
      }

      return HAL_ETH_ERROR_BUSY;
 800567a:	2302      	movs	r3, #2
 800567c:	e074      	b.n	8005768 <ETH_Prepare_Tx_Descriptors+0x284>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800567e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005688:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 800568a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800568c:	3301      	adds	r3, #1
 800568e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569e:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80056a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 80056a8:	f023 031f 	bic.w	r3, r3, #31
 80056ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056ae:	6852      	ldr	r2, [r2, #4]
 80056b0:	431a      	orrs	r2, r3
 80056b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b4:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 80056b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b8:	3301      	adds	r3, #1
 80056ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 80056bc:	f3bf 8f5f 	dmb	sy
}
 80056c0:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80056c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80056ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056cc:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 80056ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f47f af76 	bne.w	80055c4 <ETH_Prepare_Tx_Descriptors+0xe0>
  }

  if (ItMode != ((uint32_t)RESET))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d006      	beq.n	80056ec <ETH_Prepare_Tx_Descriptors+0x208>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80056de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	601a      	str	r2, [r3, #0]
 80056ea:	e005      	b.n	80056f8 <ETH_Prepare_Tx_Descriptors+0x214>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80056ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80056f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f6:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80056f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005702:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	6a3a      	ldr	r2, [r7, #32]
 8005708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800570c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800570e:	f3bf 8f5f 	dmb	sy
}
 8005712:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800571c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571e:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005724:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005728:	3304      	adds	r3, #4
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	440b      	add	r3, r1
 800572e:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005732:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005734:	611a      	str	r2, [r3, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005736:	f3ef 8310 	mrs	r3, PRIMASK
 800573a:	613b      	str	r3, [r7, #16]
  return(result);
 800573c:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800573e:	61fb      	str	r3, [r7, #28]
 8005740:	2301      	movs	r3, #1
 8005742:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f383 8810 	msr	PRIMASK, r3
}
 800574a:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005752:	4413      	add	r3, r2
 8005754:	1c5a      	adds	r2, r3, #1
 8005756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005758:	629a      	str	r2, [r3, #40]	@ 0x28
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	f383 8810 	msr	PRIMASK, r3
}
 8005764:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3744      	adds	r7, #68	@ 0x44
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005774:	b480      	push	{r7}
 8005776:	b089      	sub	sp, #36	@ 0x24
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800577e:	2300      	movs	r3, #0
 8005780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005782:	2300      	movs	r3, #0
 8005784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005786:	2300      	movs	r3, #0
 8005788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800578a:	2300      	movs	r3, #0
 800578c:	61fb      	str	r3, [r7, #28]
 800578e:	e16b      	b.n	8005a68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005790:	2201      	movs	r2, #1
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	fa02 f303 	lsl.w	r3, r2, r3
 8005798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	4013      	ands	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	f040 815a 	bne.w	8005a62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d005      	beq.n	80057c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d130      	bne.n	8005828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	005b      	lsls	r3, r3, #1
 80057d0:	2203      	movs	r2, #3
 80057d2:	fa02 f303 	lsl.w	r3, r2, r3
 80057d6:	43db      	mvns	r3, r3
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	4013      	ands	r3, r2
 80057dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	68da      	ldr	r2, [r3, #12]
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ea:	69ba      	ldr	r2, [r7, #24]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057fc:	2201      	movs	r2, #1
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	43db      	mvns	r3, r3
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	4013      	ands	r3, r2
 800580a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	091b      	lsrs	r3, r3, #4
 8005812:	f003 0201 	and.w	r2, r3, #1
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	fa02 f303 	lsl.w	r3, r2, r3
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	4313      	orrs	r3, r2
 8005820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f003 0303 	and.w	r3, r3, #3
 8005830:	2b03      	cmp	r3, #3
 8005832:	d017      	beq.n	8005864 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	2203      	movs	r2, #3
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	43db      	mvns	r3, r3
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	4013      	ands	r3, r2
 800584a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	fa02 f303 	lsl.w	r3, r2, r3
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4313      	orrs	r3, r2
 800585c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f003 0303 	and.w	r3, r3, #3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d123      	bne.n	80058b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	08da      	lsrs	r2, r3, #3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	3208      	adds	r2, #8
 8005878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800587c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	f003 0307 	and.w	r3, r3, #7
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	220f      	movs	r2, #15
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	43db      	mvns	r3, r3
 800588e:	69ba      	ldr	r2, [r7, #24]
 8005890:	4013      	ands	r3, r2
 8005892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	691a      	ldr	r2, [r3, #16]
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	fa02 f303 	lsl.w	r3, r2, r3
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	08da      	lsrs	r2, r3, #3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3208      	adds	r2, #8
 80058b2:	69b9      	ldr	r1, [r7, #24]
 80058b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	005b      	lsls	r3, r3, #1
 80058c2:	2203      	movs	r2, #3
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43db      	mvns	r3, r3
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	4013      	ands	r3, r2
 80058ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f003 0203 	and.w	r2, r3, #3
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 80b4 	beq.w	8005a62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	4b60      	ldr	r3, [pc, #384]	@ (8005a80 <HAL_GPIO_Init+0x30c>)
 8005900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005902:	4a5f      	ldr	r2, [pc, #380]	@ (8005a80 <HAL_GPIO_Init+0x30c>)
 8005904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005908:	6453      	str	r3, [r2, #68]	@ 0x44
 800590a:	4b5d      	ldr	r3, [pc, #372]	@ (8005a80 <HAL_GPIO_Init+0x30c>)
 800590c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005916:	4a5b      	ldr	r2, [pc, #364]	@ (8005a84 <HAL_GPIO_Init+0x310>)
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	089b      	lsrs	r3, r3, #2
 800591c:	3302      	adds	r3, #2
 800591e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	220f      	movs	r2, #15
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43db      	mvns	r3, r3
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	4013      	ands	r3, r2
 8005938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a52      	ldr	r2, [pc, #328]	@ (8005a88 <HAL_GPIO_Init+0x314>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d02b      	beq.n	800599a <HAL_GPIO_Init+0x226>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a51      	ldr	r2, [pc, #324]	@ (8005a8c <HAL_GPIO_Init+0x318>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d025      	beq.n	8005996 <HAL_GPIO_Init+0x222>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a50      	ldr	r2, [pc, #320]	@ (8005a90 <HAL_GPIO_Init+0x31c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d01f      	beq.n	8005992 <HAL_GPIO_Init+0x21e>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a4f      	ldr	r2, [pc, #316]	@ (8005a94 <HAL_GPIO_Init+0x320>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d019      	beq.n	800598e <HAL_GPIO_Init+0x21a>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a4e      	ldr	r2, [pc, #312]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d013      	beq.n	800598a <HAL_GPIO_Init+0x216>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a4d      	ldr	r2, [pc, #308]	@ (8005a9c <HAL_GPIO_Init+0x328>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d00d      	beq.n	8005986 <HAL_GPIO_Init+0x212>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a4c      	ldr	r2, [pc, #304]	@ (8005aa0 <HAL_GPIO_Init+0x32c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d007      	beq.n	8005982 <HAL_GPIO_Init+0x20e>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a4b      	ldr	r2, [pc, #300]	@ (8005aa4 <HAL_GPIO_Init+0x330>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d101      	bne.n	800597e <HAL_GPIO_Init+0x20a>
 800597a:	2307      	movs	r3, #7
 800597c:	e00e      	b.n	800599c <HAL_GPIO_Init+0x228>
 800597e:	2308      	movs	r3, #8
 8005980:	e00c      	b.n	800599c <HAL_GPIO_Init+0x228>
 8005982:	2306      	movs	r3, #6
 8005984:	e00a      	b.n	800599c <HAL_GPIO_Init+0x228>
 8005986:	2305      	movs	r3, #5
 8005988:	e008      	b.n	800599c <HAL_GPIO_Init+0x228>
 800598a:	2304      	movs	r3, #4
 800598c:	e006      	b.n	800599c <HAL_GPIO_Init+0x228>
 800598e:	2303      	movs	r3, #3
 8005990:	e004      	b.n	800599c <HAL_GPIO_Init+0x228>
 8005992:	2302      	movs	r3, #2
 8005994:	e002      	b.n	800599c <HAL_GPIO_Init+0x228>
 8005996:	2301      	movs	r3, #1
 8005998:	e000      	b.n	800599c <HAL_GPIO_Init+0x228>
 800599a:	2300      	movs	r3, #0
 800599c:	69fa      	ldr	r2, [r7, #28]
 800599e:	f002 0203 	and.w	r2, r2, #3
 80059a2:	0092      	lsls	r2, r2, #2
 80059a4:	4093      	lsls	r3, r2
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059ac:	4935      	ldr	r1, [pc, #212]	@ (8005a84 <HAL_GPIO_Init+0x310>)
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	089b      	lsrs	r3, r3, #2
 80059b2:	3302      	adds	r3, #2
 80059b4:	69ba      	ldr	r2, [r7, #24]
 80059b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80059ba:	4b3b      	ldr	r3, [pc, #236]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	43db      	mvns	r3, r3
 80059c4:	69ba      	ldr	r2, [r7, #24]
 80059c6:	4013      	ands	r3, r2
 80059c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d003      	beq.n	80059de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80059d6:	69ba      	ldr	r2, [r7, #24]
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80059de:	4a32      	ldr	r2, [pc, #200]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80059e4:	4b30      	ldr	r3, [pc, #192]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	43db      	mvns	r3, r3
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	4013      	ands	r3, r2
 80059f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a08:	4a27      	ldr	r2, [pc, #156]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005a0e:	4b26      	ldr	r3, [pc, #152]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	43db      	mvns	r3, r3
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d003      	beq.n	8005a32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005a2a:	69ba      	ldr	r2, [r7, #24]
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a32:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a38:	4b1b      	ldr	r3, [pc, #108]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	43db      	mvns	r3, r3
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	4013      	ands	r3, r2
 8005a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d003      	beq.n	8005a5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a5c:	4a12      	ldr	r2, [pc, #72]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	3301      	adds	r3, #1
 8005a66:	61fb      	str	r3, [r7, #28]
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	2b0f      	cmp	r3, #15
 8005a6c:	f67f ae90 	bls.w	8005790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005a70:	bf00      	nop
 8005a72:	bf00      	nop
 8005a74:	3724      	adds	r7, #36	@ 0x24
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	40023800 	.word	0x40023800
 8005a84:	40013800 	.word	0x40013800
 8005a88:	40020000 	.word	0x40020000
 8005a8c:	40020400 	.word	0x40020400
 8005a90:	40020800 	.word	0x40020800
 8005a94:	40020c00 	.word	0x40020c00
 8005a98:	40021000 	.word	0x40021000
 8005a9c:	40021400 	.word	0x40021400
 8005aa0:	40021800 	.word	0x40021800
 8005aa4:	40021c00 	.word	0x40021c00
 8005aa8:	40013c00 	.word	0x40013c00

08005aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	807b      	strh	r3, [r7, #2]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005abc:	787b      	ldrb	r3, [r7, #1]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ac2:	887a      	ldrh	r2, [r7, #2]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ac8:	e003      	b.n	8005ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005aca:	887b      	ldrh	r3, [r7, #2]
 8005acc:	041a      	lsls	r2, r3, #16
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	619a      	str	r2, [r3, #24]
}
 8005ad2:	bf00      	nop
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
	...

08005ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e12b      	b.n	8005d4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d106      	bne.n	8005b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7fd fa52 	bl	8002fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2224      	movs	r2, #36	@ 0x24
 8005b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 0201 	bic.w	r2, r2, #1
 8005b22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005b44:	f000 fe90 	bl	8006868 <HAL_RCC_GetPCLK1Freq>
 8005b48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	4a81      	ldr	r2, [pc, #516]	@ (8005d54 <HAL_I2C_Init+0x274>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d807      	bhi.n	8005b64 <HAL_I2C_Init+0x84>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	4a80      	ldr	r2, [pc, #512]	@ (8005d58 <HAL_I2C_Init+0x278>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	bf94      	ite	ls
 8005b5c:	2301      	movls	r3, #1
 8005b5e:	2300      	movhi	r3, #0
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	e006      	b.n	8005b72 <HAL_I2C_Init+0x92>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	4a7d      	ldr	r2, [pc, #500]	@ (8005d5c <HAL_I2C_Init+0x27c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	bf94      	ite	ls
 8005b6c:	2301      	movls	r3, #1
 8005b6e:	2300      	movhi	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e0e7      	b.n	8005d4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	4a78      	ldr	r2, [pc, #480]	@ (8005d60 <HAL_I2C_Init+0x280>)
 8005b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b82:	0c9b      	lsrs	r3, r3, #18
 8005b84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6a1b      	ldr	r3, [r3, #32]
 8005ba0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	4a6a      	ldr	r2, [pc, #424]	@ (8005d54 <HAL_I2C_Init+0x274>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d802      	bhi.n	8005bb4 <HAL_I2C_Init+0xd4>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	e009      	b.n	8005bc8 <HAL_I2C_Init+0xe8>
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005bba:	fb02 f303 	mul.w	r3, r2, r3
 8005bbe:	4a69      	ldr	r2, [pc, #420]	@ (8005d64 <HAL_I2C_Init+0x284>)
 8005bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc4:	099b      	lsrs	r3, r3, #6
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6812      	ldr	r2, [r2, #0]
 8005bcc:	430b      	orrs	r3, r1
 8005bce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005bda:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	495c      	ldr	r1, [pc, #368]	@ (8005d54 <HAL_I2C_Init+0x274>)
 8005be4:	428b      	cmp	r3, r1
 8005be6:	d819      	bhi.n	8005c1c <HAL_I2C_Init+0x13c>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	1e59      	subs	r1, r3, #1
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8005bf6:	1c59      	adds	r1, r3, #1
 8005bf8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005bfc:	400b      	ands	r3, r1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00a      	beq.n	8005c18 <HAL_I2C_Init+0x138>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	1e59      	subs	r1, r3, #1
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	005b      	lsls	r3, r3, #1
 8005c0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c10:	3301      	adds	r3, #1
 8005c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c16:	e051      	b.n	8005cbc <HAL_I2C_Init+0x1dc>
 8005c18:	2304      	movs	r3, #4
 8005c1a:	e04f      	b.n	8005cbc <HAL_I2C_Init+0x1dc>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d111      	bne.n	8005c48 <HAL_I2C_Init+0x168>
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	1e58      	subs	r0, r3, #1
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6859      	ldr	r1, [r3, #4]
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	005b      	lsls	r3, r3, #1
 8005c30:	440b      	add	r3, r1
 8005c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c36:	3301      	adds	r3, #1
 8005c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	bf0c      	ite	eq
 8005c40:	2301      	moveq	r3, #1
 8005c42:	2300      	movne	r3, #0
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	e012      	b.n	8005c6e <HAL_I2C_Init+0x18e>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	1e58      	subs	r0, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6859      	ldr	r1, [r3, #4]
 8005c50:	460b      	mov	r3, r1
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	440b      	add	r3, r1
 8005c56:	0099      	lsls	r1, r3, #2
 8005c58:	440b      	add	r3, r1
 8005c5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c5e:	3301      	adds	r3, #1
 8005c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	bf0c      	ite	eq
 8005c68:	2301      	moveq	r3, #1
 8005c6a:	2300      	movne	r3, #0
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d001      	beq.n	8005c76 <HAL_I2C_Init+0x196>
 8005c72:	2301      	movs	r3, #1
 8005c74:	e022      	b.n	8005cbc <HAL_I2C_Init+0x1dc>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10e      	bne.n	8005c9c <HAL_I2C_Init+0x1bc>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	1e58      	subs	r0, r3, #1
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6859      	ldr	r1, [r3, #4]
 8005c86:	460b      	mov	r3, r1
 8005c88:	005b      	lsls	r3, r3, #1
 8005c8a:	440b      	add	r3, r1
 8005c8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c90:	3301      	adds	r3, #1
 8005c92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c9a:	e00f      	b.n	8005cbc <HAL_I2C_Init+0x1dc>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	1e58      	subs	r0, r3, #1
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6859      	ldr	r1, [r3, #4]
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	440b      	add	r3, r1
 8005caa:	0099      	lsls	r1, r3, #2
 8005cac:	440b      	add	r3, r1
 8005cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	6809      	ldr	r1, [r1, #0]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	69da      	ldr	r2, [r3, #28]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	431a      	orrs	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005cea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	6911      	ldr	r1, [r2, #16]
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	68d2      	ldr	r2, [r2, #12]
 8005cf6:	4311      	orrs	r1, r2
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	6812      	ldr	r2, [r2, #0]
 8005cfc:	430b      	orrs	r3, r1
 8005cfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	695a      	ldr	r2, [r3, #20]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	431a      	orrs	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	000186a0 	.word	0x000186a0
 8005d58:	001e847f 	.word	0x001e847f
 8005d5c:	003d08ff 	.word	0x003d08ff
 8005d60:	431bde83 	.word	0x431bde83
 8005d64:	10624dd3 	.word	0x10624dd3

08005d68 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af02      	add	r7, sp, #8
 8005d6e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e101      	b.n	8005f7e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d106      	bne.n	8005d9a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f7fd fa8b 	bl	80032b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2203      	movs	r2, #3
 8005d9e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005da8:	d102      	bne.n	8005db0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f001 ff73 	bl	8007ca0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	7c1a      	ldrb	r2, [r3, #16]
 8005dc2:	f88d 2000 	strb.w	r2, [sp]
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005dca:	f001 ff05 	bl	8007bd8 <USB_CoreInit>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d005      	beq.n	8005de0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e0ce      	b.n	8005f7e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2100      	movs	r1, #0
 8005de6:	4618      	mov	r0, r3
 8005de8:	f001 ff6b 	bl	8007cc2 <USB_SetCurrentMode>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d005      	beq.n	8005dfe <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2202      	movs	r2, #2
 8005df6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e0bf      	b.n	8005f7e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005dfe:	2300      	movs	r3, #0
 8005e00:	73fb      	strb	r3, [r7, #15]
 8005e02:	e04a      	b.n	8005e9a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e04:	7bfa      	ldrb	r2, [r7, #15]
 8005e06:	6879      	ldr	r1, [r7, #4]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	00db      	lsls	r3, r3, #3
 8005e0c:	4413      	add	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	440b      	add	r3, r1
 8005e12:	3315      	adds	r3, #21
 8005e14:	2201      	movs	r2, #1
 8005e16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e18:	7bfa      	ldrb	r2, [r7, #15]
 8005e1a:	6879      	ldr	r1, [r7, #4]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	4413      	add	r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	440b      	add	r3, r1
 8005e26:	3314      	adds	r3, #20
 8005e28:	7bfa      	ldrb	r2, [r7, #15]
 8005e2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005e2c:	7bfa      	ldrb	r2, [r7, #15]
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
 8005e30:	b298      	uxth	r0, r3
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	4613      	mov	r3, r2
 8005e36:	00db      	lsls	r3, r3, #3
 8005e38:	4413      	add	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	440b      	add	r3, r1
 8005e3e:	332e      	adds	r3, #46	@ 0x2e
 8005e40:	4602      	mov	r2, r0
 8005e42:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005e44:	7bfa      	ldrb	r2, [r7, #15]
 8005e46:	6879      	ldr	r1, [r7, #4]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	440b      	add	r3, r1
 8005e52:	3318      	adds	r3, #24
 8005e54:	2200      	movs	r2, #0
 8005e56:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005e58:	7bfa      	ldrb	r2, [r7, #15]
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	00db      	lsls	r3, r3, #3
 8005e60:	4413      	add	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	440b      	add	r3, r1
 8005e66:	331c      	adds	r3, #28
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005e6c:	7bfa      	ldrb	r2, [r7, #15]
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	4613      	mov	r3, r2
 8005e72:	00db      	lsls	r3, r3, #3
 8005e74:	4413      	add	r3, r2
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	440b      	add	r3, r1
 8005e7a:	3320      	adds	r3, #32
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005e80:	7bfa      	ldrb	r2, [r7, #15]
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	4613      	mov	r3, r2
 8005e86:	00db      	lsls	r3, r3, #3
 8005e88:	4413      	add	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	3324      	adds	r3, #36	@ 0x24
 8005e90:	2200      	movs	r2, #0
 8005e92:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e94:	7bfb      	ldrb	r3, [r7, #15]
 8005e96:	3301      	adds	r3, #1
 8005e98:	73fb      	strb	r3, [r7, #15]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	791b      	ldrb	r3, [r3, #4]
 8005e9e:	7bfa      	ldrb	r2, [r7, #15]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d3af      	bcc.n	8005e04 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	73fb      	strb	r3, [r7, #15]
 8005ea8:	e044      	b.n	8005f34 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005eaa:	7bfa      	ldrb	r2, [r7, #15]
 8005eac:	6879      	ldr	r1, [r7, #4]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	00db      	lsls	r3, r3, #3
 8005eb2:	4413      	add	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	440b      	add	r3, r1
 8005eb8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005ec0:	7bfa      	ldrb	r2, [r7, #15]
 8005ec2:	6879      	ldr	r1, [r7, #4]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	440b      	add	r3, r1
 8005ece:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005ed2:	7bfa      	ldrb	r2, [r7, #15]
 8005ed4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005ed6:	7bfa      	ldrb	r2, [r7, #15]
 8005ed8:	6879      	ldr	r1, [r7, #4]
 8005eda:	4613      	mov	r3, r2
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	440b      	add	r3, r1
 8005ee4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005ee8:	2200      	movs	r2, #0
 8005eea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005eec:	7bfa      	ldrb	r2, [r7, #15]
 8005eee:	6879      	ldr	r1, [r7, #4]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	00db      	lsls	r3, r3, #3
 8005ef4:	4413      	add	r3, r2
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	440b      	add	r3, r1
 8005efa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005efe:	2200      	movs	r2, #0
 8005f00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f02:	7bfa      	ldrb	r2, [r7, #15]
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	4613      	mov	r3, r2
 8005f08:	00db      	lsls	r3, r3, #3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	440b      	add	r3, r1
 8005f10:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005f14:	2200      	movs	r2, #0
 8005f16:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f18:	7bfa      	ldrb	r2, [r7, #15]
 8005f1a:	6879      	ldr	r1, [r7, #4]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	00db      	lsls	r3, r3, #3
 8005f20:	4413      	add	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	440b      	add	r3, r1
 8005f26:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f2e:	7bfb      	ldrb	r3, [r7, #15]
 8005f30:	3301      	adds	r3, #1
 8005f32:	73fb      	strb	r3, [r7, #15]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	791b      	ldrb	r3, [r3, #4]
 8005f38:	7bfa      	ldrb	r2, [r7, #15]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d3b5      	bcc.n	8005eaa <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6818      	ldr	r0, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	7c1a      	ldrb	r2, [r3, #16]
 8005f46:	f88d 2000 	strb.w	r2, [sp]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f4e:	f001 ff05 	bl	8007d5c <USB_DevInit>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d005      	beq.n	8005f64 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e00c      	b.n	8005f7e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f002 f8cd 	bl	8008116 <USB_DevDisconnect>

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
	...

08005f88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b086      	sub	sp, #24
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d101      	bne.n	8005f9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e267      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d075      	beq.n	8006092 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fa6:	4b88      	ldr	r3, [pc, #544]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 030c 	and.w	r3, r3, #12
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d00c      	beq.n	8005fcc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fb2:	4b85      	ldr	r3, [pc, #532]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fba:	2b08      	cmp	r3, #8
 8005fbc:	d112      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fbe:	4b82      	ldr	r3, [pc, #520]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fca:	d10b      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fcc:	4b7e      	ldr	r3, [pc, #504]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d05b      	beq.n	8006090 <HAL_RCC_OscConfig+0x108>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d157      	bne.n	8006090 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e242      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fec:	d106      	bne.n	8005ffc <HAL_RCC_OscConfig+0x74>
 8005fee:	4b76      	ldr	r3, [pc, #472]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a75      	ldr	r2, [pc, #468]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff8:	6013      	str	r3, [r2, #0]
 8005ffa:	e01d      	b.n	8006038 <HAL_RCC_OscConfig+0xb0>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006004:	d10c      	bne.n	8006020 <HAL_RCC_OscConfig+0x98>
 8006006:	4b70      	ldr	r3, [pc, #448]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a6f      	ldr	r2, [pc, #444]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 800600c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	4b6d      	ldr	r3, [pc, #436]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a6c      	ldr	r2, [pc, #432]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006018:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800601c:	6013      	str	r3, [r2, #0]
 800601e:	e00b      	b.n	8006038 <HAL_RCC_OscConfig+0xb0>
 8006020:	4b69      	ldr	r3, [pc, #420]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a68      	ldr	r2, [pc, #416]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006026:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800602a:	6013      	str	r3, [r2, #0]
 800602c:	4b66      	ldr	r3, [pc, #408]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a65      	ldr	r2, [pc, #404]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006032:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006036:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d013      	beq.n	8006068 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006040:	f7fd fc2e 	bl	80038a0 <HAL_GetTick>
 8006044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006046:	e008      	b.n	800605a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006048:	f7fd fc2a 	bl	80038a0 <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b64      	cmp	r3, #100	@ 0x64
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e207      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800605a:	4b5b      	ldr	r3, [pc, #364]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d0f0      	beq.n	8006048 <HAL_RCC_OscConfig+0xc0>
 8006066:	e014      	b.n	8006092 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006068:	f7fd fc1a 	bl	80038a0 <HAL_GetTick>
 800606c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800606e:	e008      	b.n	8006082 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006070:	f7fd fc16 	bl	80038a0 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	2b64      	cmp	r3, #100	@ 0x64
 800607c:	d901      	bls.n	8006082 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e1f3      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006082:	4b51      	ldr	r3, [pc, #324]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1f0      	bne.n	8006070 <HAL_RCC_OscConfig+0xe8>
 800608e:	e000      	b.n	8006092 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006090:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b00      	cmp	r3, #0
 800609c:	d063      	beq.n	8006166 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800609e:	4b4a      	ldr	r3, [pc, #296]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	f003 030c 	and.w	r3, r3, #12
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00b      	beq.n	80060c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060aa:	4b47      	ldr	r3, [pc, #284]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80060b2:	2b08      	cmp	r3, #8
 80060b4:	d11c      	bne.n	80060f0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060b6:	4b44      	ldr	r3, [pc, #272]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d116      	bne.n	80060f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060c2:	4b41      	ldr	r3, [pc, #260]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0302 	and.w	r3, r3, #2
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d005      	beq.n	80060da <HAL_RCC_OscConfig+0x152>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d001      	beq.n	80060da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e1c7      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060da:	4b3b      	ldr	r3, [pc, #236]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	4937      	ldr	r1, [pc, #220]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060ee:	e03a      	b.n	8006166 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d020      	beq.n	800613a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060f8:	4b34      	ldr	r3, [pc, #208]	@ (80061cc <HAL_RCC_OscConfig+0x244>)
 80060fa:	2201      	movs	r2, #1
 80060fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060fe:	f7fd fbcf 	bl	80038a0 <HAL_GetTick>
 8006102:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006104:	e008      	b.n	8006118 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006106:	f7fd fbcb 	bl	80038a0 <HAL_GetTick>
 800610a:	4602      	mov	r2, r0
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	2b02      	cmp	r3, #2
 8006112:	d901      	bls.n	8006118 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e1a8      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006118:	4b2b      	ldr	r3, [pc, #172]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0302 	and.w	r3, r3, #2
 8006120:	2b00      	cmp	r3, #0
 8006122:	d0f0      	beq.n	8006106 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006124:	4b28      	ldr	r3, [pc, #160]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	00db      	lsls	r3, r3, #3
 8006132:	4925      	ldr	r1, [pc, #148]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 8006134:	4313      	orrs	r3, r2
 8006136:	600b      	str	r3, [r1, #0]
 8006138:	e015      	b.n	8006166 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800613a:	4b24      	ldr	r3, [pc, #144]	@ (80061cc <HAL_RCC_OscConfig+0x244>)
 800613c:	2200      	movs	r2, #0
 800613e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006140:	f7fd fbae 	bl	80038a0 <HAL_GetTick>
 8006144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006146:	e008      	b.n	800615a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006148:	f7fd fbaa 	bl	80038a0 <HAL_GetTick>
 800614c:	4602      	mov	r2, r0
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	2b02      	cmp	r3, #2
 8006154:	d901      	bls.n	800615a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	e187      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800615a:	4b1b      	ldr	r3, [pc, #108]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1f0      	bne.n	8006148 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0308 	and.w	r3, r3, #8
 800616e:	2b00      	cmp	r3, #0
 8006170:	d036      	beq.n	80061e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d016      	beq.n	80061a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800617a:	4b15      	ldr	r3, [pc, #84]	@ (80061d0 <HAL_RCC_OscConfig+0x248>)
 800617c:	2201      	movs	r2, #1
 800617e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006180:	f7fd fb8e 	bl	80038a0 <HAL_GetTick>
 8006184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006186:	e008      	b.n	800619a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006188:	f7fd fb8a 	bl	80038a0 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b02      	cmp	r3, #2
 8006194:	d901      	bls.n	800619a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e167      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800619a:	4b0b      	ldr	r3, [pc, #44]	@ (80061c8 <HAL_RCC_OscConfig+0x240>)
 800619c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800619e:	f003 0302 	and.w	r3, r3, #2
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d0f0      	beq.n	8006188 <HAL_RCC_OscConfig+0x200>
 80061a6:	e01b      	b.n	80061e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061a8:	4b09      	ldr	r3, [pc, #36]	@ (80061d0 <HAL_RCC_OscConfig+0x248>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061ae:	f7fd fb77 	bl	80038a0 <HAL_GetTick>
 80061b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061b4:	e00e      	b.n	80061d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061b6:	f7fd fb73 	bl	80038a0 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d907      	bls.n	80061d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e150      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
 80061c8:	40023800 	.word	0x40023800
 80061cc:	42470000 	.word	0x42470000
 80061d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061d4:	4b88      	ldr	r3, [pc, #544]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 80061d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1ea      	bne.n	80061b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 8097 	beq.w	800631c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061ee:	2300      	movs	r3, #0
 80061f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061f2:	4b81      	ldr	r3, [pc, #516]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 80061f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10f      	bne.n	800621e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061fe:	2300      	movs	r3, #0
 8006200:	60bb      	str	r3, [r7, #8]
 8006202:	4b7d      	ldr	r3, [pc, #500]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006206:	4a7c      	ldr	r2, [pc, #496]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800620c:	6413      	str	r3, [r2, #64]	@ 0x40
 800620e:	4b7a      	ldr	r3, [pc, #488]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006216:	60bb      	str	r3, [r7, #8]
 8006218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800621a:	2301      	movs	r3, #1
 800621c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800621e:	4b77      	ldr	r3, [pc, #476]	@ (80063fc <HAL_RCC_OscConfig+0x474>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006226:	2b00      	cmp	r3, #0
 8006228:	d118      	bne.n	800625c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800622a:	4b74      	ldr	r3, [pc, #464]	@ (80063fc <HAL_RCC_OscConfig+0x474>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a73      	ldr	r2, [pc, #460]	@ (80063fc <HAL_RCC_OscConfig+0x474>)
 8006230:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006236:	f7fd fb33 	bl	80038a0 <HAL_GetTick>
 800623a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800623c:	e008      	b.n	8006250 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800623e:	f7fd fb2f 	bl	80038a0 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b02      	cmp	r3, #2
 800624a:	d901      	bls.n	8006250 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e10c      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006250:	4b6a      	ldr	r3, [pc, #424]	@ (80063fc <HAL_RCC_OscConfig+0x474>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0f0      	beq.n	800623e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d106      	bne.n	8006272 <HAL_RCC_OscConfig+0x2ea>
 8006264:	4b64      	ldr	r3, [pc, #400]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006268:	4a63      	ldr	r2, [pc, #396]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 800626a:	f043 0301 	orr.w	r3, r3, #1
 800626e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006270:	e01c      	b.n	80062ac <HAL_RCC_OscConfig+0x324>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	2b05      	cmp	r3, #5
 8006278:	d10c      	bne.n	8006294 <HAL_RCC_OscConfig+0x30c>
 800627a:	4b5f      	ldr	r3, [pc, #380]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 800627c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627e:	4a5e      	ldr	r2, [pc, #376]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006280:	f043 0304 	orr.w	r3, r3, #4
 8006284:	6713      	str	r3, [r2, #112]	@ 0x70
 8006286:	4b5c      	ldr	r3, [pc, #368]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628a:	4a5b      	ldr	r2, [pc, #364]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 800628c:	f043 0301 	orr.w	r3, r3, #1
 8006290:	6713      	str	r3, [r2, #112]	@ 0x70
 8006292:	e00b      	b.n	80062ac <HAL_RCC_OscConfig+0x324>
 8006294:	4b58      	ldr	r3, [pc, #352]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006298:	4a57      	ldr	r2, [pc, #348]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 800629a:	f023 0301 	bic.w	r3, r3, #1
 800629e:	6713      	str	r3, [r2, #112]	@ 0x70
 80062a0:	4b55      	ldr	r3, [pc, #340]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 80062a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a4:	4a54      	ldr	r2, [pc, #336]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 80062a6:	f023 0304 	bic.w	r3, r3, #4
 80062aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d015      	beq.n	80062e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062b4:	f7fd faf4 	bl	80038a0 <HAL_GetTick>
 80062b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ba:	e00a      	b.n	80062d2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062bc:	f7fd faf0 	bl	80038a0 <HAL_GetTick>
 80062c0:	4602      	mov	r2, r0
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e0cb      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062d2:	4b49      	ldr	r3, [pc, #292]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 80062d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062d6:	f003 0302 	and.w	r3, r3, #2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0ee      	beq.n	80062bc <HAL_RCC_OscConfig+0x334>
 80062de:	e014      	b.n	800630a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062e0:	f7fd fade 	bl	80038a0 <HAL_GetTick>
 80062e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062e6:	e00a      	b.n	80062fe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062e8:	f7fd fada 	bl	80038a0 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e0b5      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062fe:	4b3e      	ldr	r3, [pc, #248]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1ee      	bne.n	80062e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800630a:	7dfb      	ldrb	r3, [r7, #23]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d105      	bne.n	800631c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006310:	4b39      	ldr	r3, [pc, #228]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006314:	4a38      	ldr	r2, [pc, #224]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006316:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800631a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	699b      	ldr	r3, [r3, #24]
 8006320:	2b00      	cmp	r3, #0
 8006322:	f000 80a1 	beq.w	8006468 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006326:	4b34      	ldr	r3, [pc, #208]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f003 030c 	and.w	r3, r3, #12
 800632e:	2b08      	cmp	r3, #8
 8006330:	d05c      	beq.n	80063ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	2b02      	cmp	r3, #2
 8006338:	d141      	bne.n	80063be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800633a:	4b31      	ldr	r3, [pc, #196]	@ (8006400 <HAL_RCC_OscConfig+0x478>)
 800633c:	2200      	movs	r2, #0
 800633e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006340:	f7fd faae 	bl	80038a0 <HAL_GetTick>
 8006344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006346:	e008      	b.n	800635a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006348:	f7fd faaa 	bl	80038a0 <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	2b02      	cmp	r3, #2
 8006354:	d901      	bls.n	800635a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e087      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800635a:	4b27      	ldr	r3, [pc, #156]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1f0      	bne.n	8006348 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	69da      	ldr	r2, [r3, #28]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	431a      	orrs	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006374:	019b      	lsls	r3, r3, #6
 8006376:	431a      	orrs	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637c:	085b      	lsrs	r3, r3, #1
 800637e:	3b01      	subs	r3, #1
 8006380:	041b      	lsls	r3, r3, #16
 8006382:	431a      	orrs	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006388:	061b      	lsls	r3, r3, #24
 800638a:	491b      	ldr	r1, [pc, #108]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 800638c:	4313      	orrs	r3, r2
 800638e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006390:	4b1b      	ldr	r3, [pc, #108]	@ (8006400 <HAL_RCC_OscConfig+0x478>)
 8006392:	2201      	movs	r2, #1
 8006394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006396:	f7fd fa83 	bl	80038a0 <HAL_GetTick>
 800639a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800639c:	e008      	b.n	80063b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800639e:	f7fd fa7f 	bl	80038a0 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d901      	bls.n	80063b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e05c      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063b0:	4b11      	ldr	r3, [pc, #68]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d0f0      	beq.n	800639e <HAL_RCC_OscConfig+0x416>
 80063bc:	e054      	b.n	8006468 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063be:	4b10      	ldr	r3, [pc, #64]	@ (8006400 <HAL_RCC_OscConfig+0x478>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063c4:	f7fd fa6c 	bl	80038a0 <HAL_GetTick>
 80063c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063ca:	e008      	b.n	80063de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063cc:	f7fd fa68 	bl	80038a0 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d901      	bls.n	80063de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e045      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063de:	4b06      	ldr	r3, [pc, #24]	@ (80063f8 <HAL_RCC_OscConfig+0x470>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1f0      	bne.n	80063cc <HAL_RCC_OscConfig+0x444>
 80063ea:	e03d      	b.n	8006468 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d107      	bne.n	8006404 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e038      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
 80063f8:	40023800 	.word	0x40023800
 80063fc:	40007000 	.word	0x40007000
 8006400:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006404:	4b1b      	ldr	r3, [pc, #108]	@ (8006474 <HAL_RCC_OscConfig+0x4ec>)
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	2b01      	cmp	r3, #1
 8006410:	d028      	beq.n	8006464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800641c:	429a      	cmp	r2, r3
 800641e:	d121      	bne.n	8006464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800642a:	429a      	cmp	r2, r3
 800642c:	d11a      	bne.n	8006464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006434:	4013      	ands	r3, r2
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800643a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800643c:	4293      	cmp	r3, r2
 800643e:	d111      	bne.n	8006464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644a:	085b      	lsrs	r3, r3, #1
 800644c:	3b01      	subs	r3, #1
 800644e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006450:	429a      	cmp	r2, r3
 8006452:	d107      	bne.n	8006464 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006460:	429a      	cmp	r2, r3
 8006462:	d001      	beq.n	8006468 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e000      	b.n	800646a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3718      	adds	r7, #24
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	40023800 	.word	0x40023800

08006478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d101      	bne.n	800648c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e0cc      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800648c:	4b68      	ldr	r3, [pc, #416]	@ (8006630 <HAL_RCC_ClockConfig+0x1b8>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0307 	and.w	r3, r3, #7
 8006494:	683a      	ldr	r2, [r7, #0]
 8006496:	429a      	cmp	r2, r3
 8006498:	d90c      	bls.n	80064b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800649a:	4b65      	ldr	r3, [pc, #404]	@ (8006630 <HAL_RCC_ClockConfig+0x1b8>)
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	b2d2      	uxtb	r2, r2
 80064a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a2:	4b63      	ldr	r3, [pc, #396]	@ (8006630 <HAL_RCC_ClockConfig+0x1b8>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0307 	and.w	r3, r3, #7
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d001      	beq.n	80064b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e0b8      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d020      	beq.n	8006502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064cc:	4b59      	ldr	r3, [pc, #356]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	4a58      	ldr	r2, [pc, #352]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80064d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0308 	and.w	r3, r3, #8
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d005      	beq.n	80064f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064e4:	4b53      	ldr	r3, [pc, #332]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	4a52      	ldr	r2, [pc, #328]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80064ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80064ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064f0:	4b50      	ldr	r3, [pc, #320]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	494d      	ldr	r1, [pc, #308]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0301 	and.w	r3, r3, #1
 800650a:	2b00      	cmp	r3, #0
 800650c:	d044      	beq.n	8006598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d107      	bne.n	8006526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006516:	4b47      	ldr	r3, [pc, #284]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d119      	bne.n	8006556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e07f      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d003      	beq.n	8006536 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006532:	2b03      	cmp	r3, #3
 8006534:	d107      	bne.n	8006546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006536:	4b3f      	ldr	r3, [pc, #252]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d109      	bne.n	8006556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e06f      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006546:	4b3b      	ldr	r3, [pc, #236]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0302 	and.w	r3, r3, #2
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e067      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006556:	4b37      	ldr	r3, [pc, #220]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f023 0203 	bic.w	r2, r3, #3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	4934      	ldr	r1, [pc, #208]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 8006564:	4313      	orrs	r3, r2
 8006566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006568:	f7fd f99a 	bl	80038a0 <HAL_GetTick>
 800656c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800656e:	e00a      	b.n	8006586 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006570:	f7fd f996 	bl	80038a0 <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800657e:	4293      	cmp	r3, r2
 8006580:	d901      	bls.n	8006586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e04f      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006586:	4b2b      	ldr	r3, [pc, #172]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f003 020c 	and.w	r2, r3, #12
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	429a      	cmp	r2, r3
 8006596:	d1eb      	bne.n	8006570 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006598:	4b25      	ldr	r3, [pc, #148]	@ (8006630 <HAL_RCC_ClockConfig+0x1b8>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 0307 	and.w	r3, r3, #7
 80065a0:	683a      	ldr	r2, [r7, #0]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d20c      	bcs.n	80065c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065a6:	4b22      	ldr	r3, [pc, #136]	@ (8006630 <HAL_RCC_ClockConfig+0x1b8>)
 80065a8:	683a      	ldr	r2, [r7, #0]
 80065aa:	b2d2      	uxtb	r2, r2
 80065ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ae:	4b20      	ldr	r3, [pc, #128]	@ (8006630 <HAL_RCC_ClockConfig+0x1b8>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0307 	and.w	r3, r3, #7
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d001      	beq.n	80065c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e032      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d008      	beq.n	80065de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065cc:	4b19      	ldr	r3, [pc, #100]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	4916      	ldr	r1, [pc, #88]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80065da:	4313      	orrs	r3, r2
 80065dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0308 	and.w	r3, r3, #8
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d009      	beq.n	80065fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065ea:	4b12      	ldr	r3, [pc, #72]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	00db      	lsls	r3, r3, #3
 80065f8:	490e      	ldr	r1, [pc, #56]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065fe:	f000 f821 	bl	8006644 <HAL_RCC_GetSysClockFreq>
 8006602:	4602      	mov	r2, r0
 8006604:	4b0b      	ldr	r3, [pc, #44]	@ (8006634 <HAL_RCC_ClockConfig+0x1bc>)
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	091b      	lsrs	r3, r3, #4
 800660a:	f003 030f 	and.w	r3, r3, #15
 800660e:	490a      	ldr	r1, [pc, #40]	@ (8006638 <HAL_RCC_ClockConfig+0x1c0>)
 8006610:	5ccb      	ldrb	r3, [r1, r3]
 8006612:	fa22 f303 	lsr.w	r3, r2, r3
 8006616:	4a09      	ldr	r2, [pc, #36]	@ (800663c <HAL_RCC_ClockConfig+0x1c4>)
 8006618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800661a:	4b09      	ldr	r3, [pc, #36]	@ (8006640 <HAL_RCC_ClockConfig+0x1c8>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f7fd f8fa 	bl	8003818 <HAL_InitTick>

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	40023c00 	.word	0x40023c00
 8006634:	40023800 	.word	0x40023800
 8006638:	080170b8 	.word	0x080170b8
 800663c:	20000078 	.word	0x20000078
 8006640:	2000007c 	.word	0x2000007c

08006644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006648:	b094      	sub	sp, #80	@ 0x50
 800664a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800664c:	2300      	movs	r3, #0
 800664e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006658:	2300      	movs	r3, #0
 800665a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800665c:	4b79      	ldr	r3, [pc, #484]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x200>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f003 030c 	and.w	r3, r3, #12
 8006664:	2b08      	cmp	r3, #8
 8006666:	d00d      	beq.n	8006684 <HAL_RCC_GetSysClockFreq+0x40>
 8006668:	2b08      	cmp	r3, #8
 800666a:	f200 80e1 	bhi.w	8006830 <HAL_RCC_GetSysClockFreq+0x1ec>
 800666e:	2b00      	cmp	r3, #0
 8006670:	d002      	beq.n	8006678 <HAL_RCC_GetSysClockFreq+0x34>
 8006672:	2b04      	cmp	r3, #4
 8006674:	d003      	beq.n	800667e <HAL_RCC_GetSysClockFreq+0x3a>
 8006676:	e0db      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006678:	4b73      	ldr	r3, [pc, #460]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x204>)
 800667a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800667c:	e0db      	b.n	8006836 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800667e:	4b73      	ldr	r3, [pc, #460]	@ (800684c <HAL_RCC_GetSysClockFreq+0x208>)
 8006680:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006682:	e0d8      	b.n	8006836 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006684:	4b6f      	ldr	r3, [pc, #444]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x200>)
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800668c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800668e:	4b6d      	ldr	r3, [pc, #436]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x200>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d063      	beq.n	8006762 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800669a:	4b6a      	ldr	r3, [pc, #424]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x200>)
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	099b      	lsrs	r3, r3, #6
 80066a0:	2200      	movs	r2, #0
 80066a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80066a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80066ae:	2300      	movs	r3, #0
 80066b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80066b6:	4622      	mov	r2, r4
 80066b8:	462b      	mov	r3, r5
 80066ba:	f04f 0000 	mov.w	r0, #0
 80066be:	f04f 0100 	mov.w	r1, #0
 80066c2:	0159      	lsls	r1, r3, #5
 80066c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066c8:	0150      	lsls	r0, r2, #5
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	4621      	mov	r1, r4
 80066d0:	1a51      	subs	r1, r2, r1
 80066d2:	6139      	str	r1, [r7, #16]
 80066d4:	4629      	mov	r1, r5
 80066d6:	eb63 0301 	sbc.w	r3, r3, r1
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	f04f 0200 	mov.w	r2, #0
 80066e0:	f04f 0300 	mov.w	r3, #0
 80066e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066e8:	4659      	mov	r1, fp
 80066ea:	018b      	lsls	r3, r1, #6
 80066ec:	4651      	mov	r1, sl
 80066ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066f2:	4651      	mov	r1, sl
 80066f4:	018a      	lsls	r2, r1, #6
 80066f6:	4651      	mov	r1, sl
 80066f8:	ebb2 0801 	subs.w	r8, r2, r1
 80066fc:	4659      	mov	r1, fp
 80066fe:	eb63 0901 	sbc.w	r9, r3, r1
 8006702:	f04f 0200 	mov.w	r2, #0
 8006706:	f04f 0300 	mov.w	r3, #0
 800670a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800670e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006712:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006716:	4690      	mov	r8, r2
 8006718:	4699      	mov	r9, r3
 800671a:	4623      	mov	r3, r4
 800671c:	eb18 0303 	adds.w	r3, r8, r3
 8006720:	60bb      	str	r3, [r7, #8]
 8006722:	462b      	mov	r3, r5
 8006724:	eb49 0303 	adc.w	r3, r9, r3
 8006728:	60fb      	str	r3, [r7, #12]
 800672a:	f04f 0200 	mov.w	r2, #0
 800672e:	f04f 0300 	mov.w	r3, #0
 8006732:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006736:	4629      	mov	r1, r5
 8006738:	024b      	lsls	r3, r1, #9
 800673a:	4621      	mov	r1, r4
 800673c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006740:	4621      	mov	r1, r4
 8006742:	024a      	lsls	r2, r1, #9
 8006744:	4610      	mov	r0, r2
 8006746:	4619      	mov	r1, r3
 8006748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800674a:	2200      	movs	r2, #0
 800674c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800674e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006750:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006754:	f7fa fa68 	bl	8000c28 <__aeabi_uldivmod>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	4613      	mov	r3, r2
 800675e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006760:	e058      	b.n	8006814 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006762:	4b38      	ldr	r3, [pc, #224]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x200>)
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	099b      	lsrs	r3, r3, #6
 8006768:	2200      	movs	r2, #0
 800676a:	4618      	mov	r0, r3
 800676c:	4611      	mov	r1, r2
 800676e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006772:	623b      	str	r3, [r7, #32]
 8006774:	2300      	movs	r3, #0
 8006776:	627b      	str	r3, [r7, #36]	@ 0x24
 8006778:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800677c:	4642      	mov	r2, r8
 800677e:	464b      	mov	r3, r9
 8006780:	f04f 0000 	mov.w	r0, #0
 8006784:	f04f 0100 	mov.w	r1, #0
 8006788:	0159      	lsls	r1, r3, #5
 800678a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800678e:	0150      	lsls	r0, r2, #5
 8006790:	4602      	mov	r2, r0
 8006792:	460b      	mov	r3, r1
 8006794:	4641      	mov	r1, r8
 8006796:	ebb2 0a01 	subs.w	sl, r2, r1
 800679a:	4649      	mov	r1, r9
 800679c:	eb63 0b01 	sbc.w	fp, r3, r1
 80067a0:	f04f 0200 	mov.w	r2, #0
 80067a4:	f04f 0300 	mov.w	r3, #0
 80067a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80067ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80067b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80067b4:	ebb2 040a 	subs.w	r4, r2, sl
 80067b8:	eb63 050b 	sbc.w	r5, r3, fp
 80067bc:	f04f 0200 	mov.w	r2, #0
 80067c0:	f04f 0300 	mov.w	r3, #0
 80067c4:	00eb      	lsls	r3, r5, #3
 80067c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067ca:	00e2      	lsls	r2, r4, #3
 80067cc:	4614      	mov	r4, r2
 80067ce:	461d      	mov	r5, r3
 80067d0:	4643      	mov	r3, r8
 80067d2:	18e3      	adds	r3, r4, r3
 80067d4:	603b      	str	r3, [r7, #0]
 80067d6:	464b      	mov	r3, r9
 80067d8:	eb45 0303 	adc.w	r3, r5, r3
 80067dc:	607b      	str	r3, [r7, #4]
 80067de:	f04f 0200 	mov.w	r2, #0
 80067e2:	f04f 0300 	mov.w	r3, #0
 80067e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067ea:	4629      	mov	r1, r5
 80067ec:	028b      	lsls	r3, r1, #10
 80067ee:	4621      	mov	r1, r4
 80067f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067f4:	4621      	mov	r1, r4
 80067f6:	028a      	lsls	r2, r1, #10
 80067f8:	4610      	mov	r0, r2
 80067fa:	4619      	mov	r1, r3
 80067fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067fe:	2200      	movs	r2, #0
 8006800:	61bb      	str	r3, [r7, #24]
 8006802:	61fa      	str	r2, [r7, #28]
 8006804:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006808:	f7fa fa0e 	bl	8000c28 <__aeabi_uldivmod>
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	4613      	mov	r3, r2
 8006812:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006814:	4b0b      	ldr	r3, [pc, #44]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x200>)
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	0c1b      	lsrs	r3, r3, #16
 800681a:	f003 0303 	and.w	r3, r3, #3
 800681e:	3301      	adds	r3, #1
 8006820:	005b      	lsls	r3, r3, #1
 8006822:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006824:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006828:	fbb2 f3f3 	udiv	r3, r2, r3
 800682c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800682e:	e002      	b.n	8006836 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006830:	4b05      	ldr	r3, [pc, #20]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x204>)
 8006832:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006834:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006836:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006838:	4618      	mov	r0, r3
 800683a:	3750      	adds	r7, #80	@ 0x50
 800683c:	46bd      	mov	sp, r7
 800683e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006842:	bf00      	nop
 8006844:	40023800 	.word	0x40023800
 8006848:	00f42400 	.word	0x00f42400
 800684c:	007a1200 	.word	0x007a1200

08006850 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006850:	b480      	push	{r7}
 8006852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006854:	4b03      	ldr	r3, [pc, #12]	@ (8006864 <HAL_RCC_GetHCLKFreq+0x14>)
 8006856:	681b      	ldr	r3, [r3, #0]
}
 8006858:	4618      	mov	r0, r3
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	20000078 	.word	0x20000078

08006868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800686c:	f7ff fff0 	bl	8006850 <HAL_RCC_GetHCLKFreq>
 8006870:	4602      	mov	r2, r0
 8006872:	4b05      	ldr	r3, [pc, #20]	@ (8006888 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	0a9b      	lsrs	r3, r3, #10
 8006878:	f003 0307 	and.w	r3, r3, #7
 800687c:	4903      	ldr	r1, [pc, #12]	@ (800688c <HAL_RCC_GetPCLK1Freq+0x24>)
 800687e:	5ccb      	ldrb	r3, [r1, r3]
 8006880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006884:	4618      	mov	r0, r3
 8006886:	bd80      	pop	{r7, pc}
 8006888:	40023800 	.word	0x40023800
 800688c:	080170c8 	.word	0x080170c8

08006890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006894:	f7ff ffdc 	bl	8006850 <HAL_RCC_GetHCLKFreq>
 8006898:	4602      	mov	r2, r0
 800689a:	4b05      	ldr	r3, [pc, #20]	@ (80068b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	0b5b      	lsrs	r3, r3, #13
 80068a0:	f003 0307 	and.w	r3, r3, #7
 80068a4:	4903      	ldr	r1, [pc, #12]	@ (80068b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068a6:	5ccb      	ldrb	r3, [r1, r3]
 80068a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	40023800 	.word	0x40023800
 80068b4:	080170c8 	.word	0x080170c8

080068b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e07b      	b.n	80069c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d108      	bne.n	80068e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068da:	d009      	beq.n	80068f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	61da      	str	r2, [r3, #28]
 80068e2:	e005      	b.n	80068f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d106      	bne.n	8006910 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7fc fb98 	bl	8003040 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006926:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006938:	431a      	orrs	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	68db      	ldr	r3, [r3, #12]
 800693e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006942:	431a      	orrs	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	f003 0302 	and.w	r3, r3, #2
 800694c:	431a      	orrs	r2, r3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006960:	431a      	orrs	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800696a:	431a      	orrs	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a1b      	ldr	r3, [r3, #32]
 8006970:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006974:	ea42 0103 	orr.w	r1, r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800697c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	430a      	orrs	r2, r1
 8006986:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	0c1b      	lsrs	r3, r3, #16
 800698e:	f003 0104 	and.w	r1, r3, #4
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006996:	f003 0210 	and.w	r2, r3, #16
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	430a      	orrs	r2, r1
 80069a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	69da      	ldr	r2, [r3, #28]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3708      	adds	r7, #8
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b082      	sub	sp, #8
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d101      	bne.n	80069dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e041      	b.n	8006a60 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d106      	bne.n	80069f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f7fc fb6d 	bl	80030d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2202      	movs	r2, #2
 80069fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	3304      	adds	r3, #4
 8006a06:	4619      	mov	r1, r3
 8006a08:	4610      	mov	r0, r2
 8006a0a:	f000 faaf 	bl	8006f6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3708      	adds	r7, #8
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d001      	beq.n	8006a80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e04e      	b.n	8006b1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0201 	orr.w	r2, r2, #1
 8006a96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a23      	ldr	r2, [pc, #140]	@ (8006b2c <HAL_TIM_Base_Start_IT+0xc4>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d022      	beq.n	8006ae8 <HAL_TIM_Base_Start_IT+0x80>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aaa:	d01d      	beq.n	8006ae8 <HAL_TIM_Base_Start_IT+0x80>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8006b30 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d018      	beq.n	8006ae8 <HAL_TIM_Base_Start_IT+0x80>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a1e      	ldr	r2, [pc, #120]	@ (8006b34 <HAL_TIM_Base_Start_IT+0xcc>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d013      	beq.n	8006ae8 <HAL_TIM_Base_Start_IT+0x80>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8006b38 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d00e      	beq.n	8006ae8 <HAL_TIM_Base_Start_IT+0x80>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a1b      	ldr	r2, [pc, #108]	@ (8006b3c <HAL_TIM_Base_Start_IT+0xd4>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d009      	beq.n	8006ae8 <HAL_TIM_Base_Start_IT+0x80>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a19      	ldr	r2, [pc, #100]	@ (8006b40 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d004      	beq.n	8006ae8 <HAL_TIM_Base_Start_IT+0x80>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a18      	ldr	r2, [pc, #96]	@ (8006b44 <HAL_TIM_Base_Start_IT+0xdc>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d111      	bne.n	8006b0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	f003 0307 	and.w	r3, r3, #7
 8006af2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2b06      	cmp	r3, #6
 8006af8:	d010      	beq.n	8006b1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f042 0201 	orr.w	r2, r2, #1
 8006b08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b0a:	e007      	b.n	8006b1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f042 0201 	orr.w	r2, r2, #1
 8006b1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b1c:	2300      	movs	r3, #0
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3714      	adds	r7, #20
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	40010000 	.word	0x40010000
 8006b30:	40000400 	.word	0x40000400
 8006b34:	40000800 	.word	0x40000800
 8006b38:	40000c00 	.word	0x40000c00
 8006b3c:	40010400 	.word	0x40010400
 8006b40:	40014000 	.word	0x40014000
 8006b44:	40001800 	.word	0x40001800

08006b48 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68da      	ldr	r2, [r3, #12]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f022 0201 	bic.w	r2, r2, #1
 8006b5e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	6a1a      	ldr	r2, [r3, #32]
 8006b66:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d10f      	bne.n	8006b90 <HAL_TIM_Base_Stop_IT+0x48>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6a1a      	ldr	r2, [r3, #32]
 8006b76:	f240 4344 	movw	r3, #1092	@ 0x444
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d107      	bne.n	8006b90 <HAL_TIM_Base_Stop_IT+0x48>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0201 	bic.w	r2, r2, #1
 8006b8e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	370c      	adds	r7, #12
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr

08006ba6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ba6:	b580      	push	{r7, lr}
 8006ba8:	b082      	sub	sp, #8
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e041      	b.n	8006c3c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d106      	bne.n	8006bd2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 f839 	bl	8006c44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2202      	movs	r2, #2
 8006bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	3304      	adds	r3, #4
 8006be2:	4619      	mov	r1, r3
 8006be4:	4610      	mov	r0, r2
 8006be6:	f000 f9c1 	bl	8006f6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2201      	movs	r2, #1
 8006c26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3708      	adds	r7, #8
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c64:	2300      	movs	r3, #0
 8006c66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d101      	bne.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006c72:	2302      	movs	r3, #2
 8006c74:	e0ae      	b.n	8006dd4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b0c      	cmp	r3, #12
 8006c82:	f200 809f 	bhi.w	8006dc4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006c86:	a201      	add	r2, pc, #4	@ (adr r2, 8006c8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006cc1 	.word	0x08006cc1
 8006c90:	08006dc5 	.word	0x08006dc5
 8006c94:	08006dc5 	.word	0x08006dc5
 8006c98:	08006dc5 	.word	0x08006dc5
 8006c9c:	08006d01 	.word	0x08006d01
 8006ca0:	08006dc5 	.word	0x08006dc5
 8006ca4:	08006dc5 	.word	0x08006dc5
 8006ca8:	08006dc5 	.word	0x08006dc5
 8006cac:	08006d43 	.word	0x08006d43
 8006cb0:	08006dc5 	.word	0x08006dc5
 8006cb4:	08006dc5 	.word	0x08006dc5
 8006cb8:	08006dc5 	.word	0x08006dc5
 8006cbc:	08006d83 	.word	0x08006d83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68b9      	ldr	r1, [r7, #8]
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f000 f9fc 	bl	80070c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	699a      	ldr	r2, [r3, #24]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f042 0208 	orr.w	r2, r2, #8
 8006cda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	699a      	ldr	r2, [r3, #24]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f022 0204 	bic.w	r2, r2, #4
 8006cea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6999      	ldr	r1, [r3, #24]
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	691a      	ldr	r2, [r3, #16]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	619a      	str	r2, [r3, #24]
      break;
 8006cfe:	e064      	b.n	8006dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68b9      	ldr	r1, [r7, #8]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f000 fa4c 	bl	80071a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	699a      	ldr	r2, [r3, #24]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	699a      	ldr	r2, [r3, #24]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	6999      	ldr	r1, [r3, #24]
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	021a      	lsls	r2, r3, #8
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	619a      	str	r2, [r3, #24]
      break;
 8006d40:	e043      	b.n	8006dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68b9      	ldr	r1, [r7, #8]
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f000 faa1 	bl	8007290 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	69da      	ldr	r2, [r3, #28]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f042 0208 	orr.w	r2, r2, #8
 8006d5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	69da      	ldr	r2, [r3, #28]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f022 0204 	bic.w	r2, r2, #4
 8006d6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	69d9      	ldr	r1, [r3, #28]
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	691a      	ldr	r2, [r3, #16]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	61da      	str	r2, [r3, #28]
      break;
 8006d80:	e023      	b.n	8006dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68b9      	ldr	r1, [r7, #8]
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f000 faf5 	bl	8007378 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	69da      	ldr	r2, [r3, #28]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	69da      	ldr	r2, [r3, #28]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	69d9      	ldr	r1, [r3, #28]
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	021a      	lsls	r2, r3, #8
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	61da      	str	r2, [r3, #28]
      break;
 8006dc2:	e002      	b.n	8006dca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	75fb      	strb	r3, [r7, #23]
      break;
 8006dc8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3718      	adds	r7, #24
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006de6:	2300      	movs	r3, #0
 8006de8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d101      	bne.n	8006df8 <HAL_TIM_ConfigClockSource+0x1c>
 8006df4:	2302      	movs	r3, #2
 8006df6:	e0b4      	b.n	8006f62 <HAL_TIM_ConfigClockSource+0x186>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2202      	movs	r2, #2
 8006e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006e16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e30:	d03e      	beq.n	8006eb0 <HAL_TIM_ConfigClockSource+0xd4>
 8006e32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e36:	f200 8087 	bhi.w	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e3e:	f000 8086 	beq.w	8006f4e <HAL_TIM_ConfigClockSource+0x172>
 8006e42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e46:	d87f      	bhi.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e48:	2b70      	cmp	r3, #112	@ 0x70
 8006e4a:	d01a      	beq.n	8006e82 <HAL_TIM_ConfigClockSource+0xa6>
 8006e4c:	2b70      	cmp	r3, #112	@ 0x70
 8006e4e:	d87b      	bhi.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e50:	2b60      	cmp	r3, #96	@ 0x60
 8006e52:	d050      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0x11a>
 8006e54:	2b60      	cmp	r3, #96	@ 0x60
 8006e56:	d877      	bhi.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e58:	2b50      	cmp	r3, #80	@ 0x50
 8006e5a:	d03c      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0xfa>
 8006e5c:	2b50      	cmp	r3, #80	@ 0x50
 8006e5e:	d873      	bhi.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e60:	2b40      	cmp	r3, #64	@ 0x40
 8006e62:	d058      	beq.n	8006f16 <HAL_TIM_ConfigClockSource+0x13a>
 8006e64:	2b40      	cmp	r3, #64	@ 0x40
 8006e66:	d86f      	bhi.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e68:	2b30      	cmp	r3, #48	@ 0x30
 8006e6a:	d064      	beq.n	8006f36 <HAL_TIM_ConfigClockSource+0x15a>
 8006e6c:	2b30      	cmp	r3, #48	@ 0x30
 8006e6e:	d86b      	bhi.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e70:	2b20      	cmp	r3, #32
 8006e72:	d060      	beq.n	8006f36 <HAL_TIM_ConfigClockSource+0x15a>
 8006e74:	2b20      	cmp	r3, #32
 8006e76:	d867      	bhi.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d05c      	beq.n	8006f36 <HAL_TIM_ConfigClockSource+0x15a>
 8006e7c:	2b10      	cmp	r3, #16
 8006e7e:	d05a      	beq.n	8006f36 <HAL_TIM_ConfigClockSource+0x15a>
 8006e80:	e062      	b.n	8006f48 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006e92:	f000 fb41 	bl	8007518 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006ea4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	68ba      	ldr	r2, [r7, #8]
 8006eac:	609a      	str	r2, [r3, #8]
      break;
 8006eae:	e04f      	b.n	8006f50 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ec0:	f000 fb2a 	bl	8007518 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	689a      	ldr	r2, [r3, #8]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ed2:	609a      	str	r2, [r3, #8]
      break;
 8006ed4:	e03c      	b.n	8006f50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	f000 fa9e 	bl	8007424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	2150      	movs	r1, #80	@ 0x50
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f000 faf7 	bl	80074e2 <TIM_ITRx_SetConfig>
      break;
 8006ef4:	e02c      	b.n	8006f50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f02:	461a      	mov	r2, r3
 8006f04:	f000 fabd 	bl	8007482 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2160      	movs	r1, #96	@ 0x60
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 fae7 	bl	80074e2 <TIM_ITRx_SetConfig>
      break;
 8006f14:	e01c      	b.n	8006f50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f22:	461a      	mov	r2, r3
 8006f24:	f000 fa7e 	bl	8007424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2140      	movs	r1, #64	@ 0x40
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 fad7 	bl	80074e2 <TIM_ITRx_SetConfig>
      break;
 8006f34:	e00c      	b.n	8006f50 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4619      	mov	r1, r3
 8006f40:	4610      	mov	r0, r2
 8006f42:	f000 face 	bl	80074e2 <TIM_ITRx_SetConfig>
      break;
 8006f46:	e003      	b.n	8006f50 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f4c:	e000      	b.n	8006f50 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006f4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
	...

08006f6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b085      	sub	sp, #20
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a46      	ldr	r2, [pc, #280]	@ (8007098 <TIM_Base_SetConfig+0x12c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d013      	beq.n	8006fac <TIM_Base_SetConfig+0x40>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f8a:	d00f      	beq.n	8006fac <TIM_Base_SetConfig+0x40>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a43      	ldr	r2, [pc, #268]	@ (800709c <TIM_Base_SetConfig+0x130>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d00b      	beq.n	8006fac <TIM_Base_SetConfig+0x40>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a42      	ldr	r2, [pc, #264]	@ (80070a0 <TIM_Base_SetConfig+0x134>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d007      	beq.n	8006fac <TIM_Base_SetConfig+0x40>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a41      	ldr	r2, [pc, #260]	@ (80070a4 <TIM_Base_SetConfig+0x138>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d003      	beq.n	8006fac <TIM_Base_SetConfig+0x40>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a40      	ldr	r2, [pc, #256]	@ (80070a8 <TIM_Base_SetConfig+0x13c>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d108      	bne.n	8006fbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a35      	ldr	r2, [pc, #212]	@ (8007098 <TIM_Base_SetConfig+0x12c>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d02b      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fcc:	d027      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4a32      	ldr	r2, [pc, #200]	@ (800709c <TIM_Base_SetConfig+0x130>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d023      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4a31      	ldr	r2, [pc, #196]	@ (80070a0 <TIM_Base_SetConfig+0x134>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d01f      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a30      	ldr	r2, [pc, #192]	@ (80070a4 <TIM_Base_SetConfig+0x138>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d01b      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a2f      	ldr	r2, [pc, #188]	@ (80070a8 <TIM_Base_SetConfig+0x13c>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d017      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	4a2e      	ldr	r2, [pc, #184]	@ (80070ac <TIM_Base_SetConfig+0x140>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d013      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4a2d      	ldr	r2, [pc, #180]	@ (80070b0 <TIM_Base_SetConfig+0x144>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d00f      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a2c      	ldr	r2, [pc, #176]	@ (80070b4 <TIM_Base_SetConfig+0x148>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d00b      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	4a2b      	ldr	r2, [pc, #172]	@ (80070b8 <TIM_Base_SetConfig+0x14c>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d007      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a2a      	ldr	r2, [pc, #168]	@ (80070bc <TIM_Base_SetConfig+0x150>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d003      	beq.n	800701e <TIM_Base_SetConfig+0xb2>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a29      	ldr	r2, [pc, #164]	@ (80070c0 <TIM_Base_SetConfig+0x154>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d108      	bne.n	8007030 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007024:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	68db      	ldr	r3, [r3, #12]
 800702a:	68fa      	ldr	r2, [r7, #12]
 800702c:	4313      	orrs	r3, r2
 800702e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	4313      	orrs	r3, r2
 800703c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	689a      	ldr	r2, [r3, #8]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a10      	ldr	r2, [pc, #64]	@ (8007098 <TIM_Base_SetConfig+0x12c>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d003      	beq.n	8007064 <TIM_Base_SetConfig+0xf8>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a12      	ldr	r2, [pc, #72]	@ (80070a8 <TIM_Base_SetConfig+0x13c>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d103      	bne.n	800706c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	691a      	ldr	r2, [r3, #16]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	691b      	ldr	r3, [r3, #16]
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b01      	cmp	r3, #1
 800707c:	d105      	bne.n	800708a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	f023 0201 	bic.w	r2, r3, #1
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	611a      	str	r2, [r3, #16]
  }
}
 800708a:	bf00      	nop
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	40010000 	.word	0x40010000
 800709c:	40000400 	.word	0x40000400
 80070a0:	40000800 	.word	0x40000800
 80070a4:	40000c00 	.word	0x40000c00
 80070a8:	40010400 	.word	0x40010400
 80070ac:	40014000 	.word	0x40014000
 80070b0:	40014400 	.word	0x40014400
 80070b4:	40014800 	.word	0x40014800
 80070b8:	40001800 	.word	0x40001800
 80070bc:	40001c00 	.word	0x40001c00
 80070c0:	40002000 	.word	0x40002000

080070c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b087      	sub	sp, #28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a1b      	ldr	r3, [r3, #32]
 80070d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a1b      	ldr	r3, [r3, #32]
 80070d8:	f023 0201 	bic.w	r2, r3, #1
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f023 0303 	bic.w	r3, r3, #3
 80070fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	4313      	orrs	r3, r2
 8007104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	f023 0302 	bic.w	r3, r3, #2
 800710c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	4313      	orrs	r3, r2
 8007116:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a20      	ldr	r2, [pc, #128]	@ (800719c <TIM_OC1_SetConfig+0xd8>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d003      	beq.n	8007128 <TIM_OC1_SetConfig+0x64>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a1f      	ldr	r2, [pc, #124]	@ (80071a0 <TIM_OC1_SetConfig+0xdc>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d10c      	bne.n	8007142 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f023 0308 	bic.w	r3, r3, #8
 800712e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	4313      	orrs	r3, r2
 8007138:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f023 0304 	bic.w	r3, r3, #4
 8007140:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a15      	ldr	r2, [pc, #84]	@ (800719c <TIM_OC1_SetConfig+0xd8>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d003      	beq.n	8007152 <TIM_OC1_SetConfig+0x8e>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a14      	ldr	r2, [pc, #80]	@ (80071a0 <TIM_OC1_SetConfig+0xdc>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d111      	bne.n	8007176 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	695b      	ldr	r3, [r3, #20]
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	4313      	orrs	r3, r2
 800716a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4313      	orrs	r3, r2
 8007174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	693a      	ldr	r2, [r7, #16]
 800717a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	685a      	ldr	r2, [r3, #4]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	621a      	str	r2, [r3, #32]
}
 8007190:	bf00      	nop
 8007192:	371c      	adds	r7, #28
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	40010000 	.word	0x40010000
 80071a0:	40010400 	.word	0x40010400

080071a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	f023 0210 	bic.w	r2, r3, #16
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	699b      	ldr	r3, [r3, #24]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	021b      	lsls	r3, r3, #8
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	f023 0320 	bic.w	r3, r3, #32
 80071ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	011b      	lsls	r3, r3, #4
 80071f6:	697a      	ldr	r2, [r7, #20]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a22      	ldr	r2, [pc, #136]	@ (8007288 <TIM_OC2_SetConfig+0xe4>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d003      	beq.n	800720c <TIM_OC2_SetConfig+0x68>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a21      	ldr	r2, [pc, #132]	@ (800728c <TIM_OC2_SetConfig+0xe8>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d10d      	bne.n	8007228 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007212:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	011b      	lsls	r3, r3, #4
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007226:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a17      	ldr	r2, [pc, #92]	@ (8007288 <TIM_OC2_SetConfig+0xe4>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d003      	beq.n	8007238 <TIM_OC2_SetConfig+0x94>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a16      	ldr	r2, [pc, #88]	@ (800728c <TIM_OC2_SetConfig+0xe8>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d113      	bne.n	8007260 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800723e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007246:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	695b      	ldr	r3, [r3, #20]
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	4313      	orrs	r3, r2
 8007252:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	4313      	orrs	r3, r2
 800725e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	693a      	ldr	r2, [r7, #16]
 8007264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685a      	ldr	r2, [r3, #4]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	697a      	ldr	r2, [r7, #20]
 8007278:	621a      	str	r2, [r3, #32]
}
 800727a:	bf00      	nop
 800727c:	371c      	adds	r7, #28
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr
 8007286:	bf00      	nop
 8007288:	40010000 	.word	0x40010000
 800728c:	40010400 	.word	0x40010400

08007290 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007290:	b480      	push	{r7}
 8007292:	b087      	sub	sp, #28
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a1b      	ldr	r3, [r3, #32]
 80072a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f023 0303 	bic.w	r3, r3, #3
 80072c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80072d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	021b      	lsls	r3, r3, #8
 80072e0:	697a      	ldr	r2, [r7, #20]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a21      	ldr	r2, [pc, #132]	@ (8007370 <TIM_OC3_SetConfig+0xe0>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d003      	beq.n	80072f6 <TIM_OC3_SetConfig+0x66>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a20      	ldr	r2, [pc, #128]	@ (8007374 <TIM_OC3_SetConfig+0xe4>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d10d      	bne.n	8007312 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80072fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	021b      	lsls	r3, r3, #8
 8007304:	697a      	ldr	r2, [r7, #20]
 8007306:	4313      	orrs	r3, r2
 8007308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	4a16      	ldr	r2, [pc, #88]	@ (8007370 <TIM_OC3_SetConfig+0xe0>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d003      	beq.n	8007322 <TIM_OC3_SetConfig+0x92>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	4a15      	ldr	r2, [pc, #84]	@ (8007374 <TIM_OC3_SetConfig+0xe4>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d113      	bne.n	800734a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007328:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007330:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	011b      	lsls	r3, r3, #4
 8007338:	693a      	ldr	r2, [r7, #16]
 800733a:	4313      	orrs	r3, r2
 800733c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	011b      	lsls	r3, r3, #4
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	4313      	orrs	r3, r2
 8007348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	685a      	ldr	r2, [r3, #4]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	621a      	str	r2, [r3, #32]
}
 8007364:	bf00      	nop
 8007366:	371c      	adds	r7, #28
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	40010000 	.word	0x40010000
 8007374:	40010400 	.word	0x40010400

08007378 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007378:	b480      	push	{r7}
 800737a:	b087      	sub	sp, #28
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6a1b      	ldr	r3, [r3, #32]
 8007386:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	021b      	lsls	r3, r3, #8
 80073b6:	68fa      	ldr	r2, [r7, #12]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80073c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	031b      	lsls	r3, r3, #12
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a12      	ldr	r2, [pc, #72]	@ (800741c <TIM_OC4_SetConfig+0xa4>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d003      	beq.n	80073e0 <TIM_OC4_SetConfig+0x68>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a11      	ldr	r2, [pc, #68]	@ (8007420 <TIM_OC4_SetConfig+0xa8>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d109      	bne.n	80073f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	695b      	ldr	r3, [r3, #20]
 80073ec:	019b      	lsls	r3, r3, #6
 80073ee:	697a      	ldr	r2, [r7, #20]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	685a      	ldr	r2, [r3, #4]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	693a      	ldr	r2, [r7, #16]
 800740c:	621a      	str	r2, [r3, #32]
}
 800740e:	bf00      	nop
 8007410:	371c      	adds	r7, #28
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	40010000 	.word	0x40010000
 8007420:	40010400 	.word	0x40010400

08007424 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007424:	b480      	push	{r7}
 8007426:	b087      	sub	sp, #28
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6a1b      	ldr	r3, [r3, #32]
 8007434:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	f023 0201 	bic.w	r2, r3, #1
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800744e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	011b      	lsls	r3, r3, #4
 8007454:	693a      	ldr	r2, [r7, #16]
 8007456:	4313      	orrs	r3, r2
 8007458:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	f023 030a 	bic.w	r3, r3, #10
 8007460:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007462:	697a      	ldr	r2, [r7, #20]
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	4313      	orrs	r3, r2
 8007468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	621a      	str	r2, [r3, #32]
}
 8007476:	bf00      	nop
 8007478:	371c      	adds	r7, #28
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr

08007482 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007482:	b480      	push	{r7}
 8007484:	b087      	sub	sp, #28
 8007486:	af00      	add	r7, sp, #0
 8007488:	60f8      	str	r0, [r7, #12]
 800748a:	60b9      	str	r1, [r7, #8]
 800748c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6a1b      	ldr	r3, [r3, #32]
 8007492:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6a1b      	ldr	r3, [r3, #32]
 8007498:	f023 0210 	bic.w	r2, r3, #16
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80074ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	031b      	lsls	r3, r3, #12
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80074be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	011b      	lsls	r3, r3, #4
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	693a      	ldr	r2, [r7, #16]
 80074ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	697a      	ldr	r2, [r7, #20]
 80074d4:	621a      	str	r2, [r3, #32]
}
 80074d6:	bf00      	nop
 80074d8:	371c      	adds	r7, #28
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr

080074e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80074e2:	b480      	push	{r7}
 80074e4:	b085      	sub	sp, #20
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
 80074ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	4313      	orrs	r3, r2
 8007500:	f043 0307 	orr.w	r3, r3, #7
 8007504:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	609a      	str	r2, [r3, #8]
}
 800750c:	bf00      	nop
 800750e:	3714      	adds	r7, #20
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007518:	b480      	push	{r7}
 800751a:	b087      	sub	sp, #28
 800751c:	af00      	add	r7, sp, #0
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	60b9      	str	r1, [r7, #8]
 8007522:	607a      	str	r2, [r7, #4]
 8007524:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007532:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	021a      	lsls	r2, r3, #8
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	431a      	orrs	r2, r3
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	4313      	orrs	r3, r2
 8007540:	697a      	ldr	r2, [r7, #20]
 8007542:	4313      	orrs	r3, r2
 8007544:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	697a      	ldr	r2, [r7, #20]
 800754a:	609a      	str	r2, [r3, #8]
}
 800754c:	bf00      	nop
 800754e:	371c      	adds	r7, #28
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007568:	2b01      	cmp	r3, #1
 800756a:	d101      	bne.n	8007570 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800756c:	2302      	movs	r3, #2
 800756e:	e05a      	b.n	8007626 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2202      	movs	r2, #2
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007596:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	4313      	orrs	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a21      	ldr	r2, [pc, #132]	@ (8007634 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d022      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075bc:	d01d      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a1d      	ldr	r2, [pc, #116]	@ (8007638 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d018      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a1b      	ldr	r2, [pc, #108]	@ (800763c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d013      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a1a      	ldr	r2, [pc, #104]	@ (8007640 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d00e      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a18      	ldr	r2, [pc, #96]	@ (8007644 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d009      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a17      	ldr	r2, [pc, #92]	@ (8007648 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d004      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a15      	ldr	r2, [pc, #84]	@ (800764c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d10c      	bne.n	8007614 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007600:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	4313      	orrs	r3, r2
 800760a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68ba      	ldr	r2, [r7, #8]
 8007612:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3714      	adds	r7, #20
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	40010000 	.word	0x40010000
 8007638:	40000400 	.word	0x40000400
 800763c:	40000800 	.word	0x40000800
 8007640:	40000c00 	.word	0x40000c00
 8007644:	40010400 	.word	0x40010400
 8007648:	40014000 	.word	0x40014000
 800764c:	40001800 	.word	0x40001800

08007650 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	e042      	b.n	80076e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007668:	b2db      	uxtb	r3, r3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d106      	bne.n	800767c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7fb fd9a 	bl	80031b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2224      	movs	r2, #36	@ 0x24
 8007680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68da      	ldr	r2, [r3, #12]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007692:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 f82b 	bl	80076f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	691a      	ldr	r2, [r3, #16]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	695a      	ldr	r2, [r3, #20]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68da      	ldr	r2, [r3, #12]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2220      	movs	r2, #32
 80076d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2220      	movs	r2, #32
 80076dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3708      	adds	r7, #8
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076f4:	b0c0      	sub	sp, #256	@ 0x100
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800770c:	68d9      	ldr	r1, [r3, #12]
 800770e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	ea40 0301 	orr.w	r3, r0, r1
 8007718:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800771a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800771e:	689a      	ldr	r2, [r3, #8]
 8007720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	431a      	orrs	r2, r3
 8007728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	431a      	orrs	r2, r3
 8007730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007734:	69db      	ldr	r3, [r3, #28]
 8007736:	4313      	orrs	r3, r2
 8007738:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800773c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007748:	f021 010c 	bic.w	r1, r1, #12
 800774c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007756:	430b      	orrs	r3, r1
 8007758:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800775a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800776a:	6999      	ldr	r1, [r3, #24]
 800776c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	ea40 0301 	orr.w	r3, r0, r1
 8007776:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	4b8f      	ldr	r3, [pc, #572]	@ (80079bc <UART_SetConfig+0x2cc>)
 8007780:	429a      	cmp	r2, r3
 8007782:	d005      	beq.n	8007790 <UART_SetConfig+0xa0>
 8007784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	4b8d      	ldr	r3, [pc, #564]	@ (80079c0 <UART_SetConfig+0x2d0>)
 800778c:	429a      	cmp	r2, r3
 800778e:	d104      	bne.n	800779a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007790:	f7ff f87e 	bl	8006890 <HAL_RCC_GetPCLK2Freq>
 8007794:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007798:	e003      	b.n	80077a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800779a:	f7ff f865 	bl	8006868 <HAL_RCC_GetPCLK1Freq>
 800779e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077a6:	69db      	ldr	r3, [r3, #28]
 80077a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077ac:	f040 810c 	bne.w	80079c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077b4:	2200      	movs	r2, #0
 80077b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80077ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80077be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80077c2:	4622      	mov	r2, r4
 80077c4:	462b      	mov	r3, r5
 80077c6:	1891      	adds	r1, r2, r2
 80077c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80077ca:	415b      	adcs	r3, r3
 80077cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80077d2:	4621      	mov	r1, r4
 80077d4:	eb12 0801 	adds.w	r8, r2, r1
 80077d8:	4629      	mov	r1, r5
 80077da:	eb43 0901 	adc.w	r9, r3, r1
 80077de:	f04f 0200 	mov.w	r2, #0
 80077e2:	f04f 0300 	mov.w	r3, #0
 80077e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80077ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80077ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80077f2:	4690      	mov	r8, r2
 80077f4:	4699      	mov	r9, r3
 80077f6:	4623      	mov	r3, r4
 80077f8:	eb18 0303 	adds.w	r3, r8, r3
 80077fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007800:	462b      	mov	r3, r5
 8007802:	eb49 0303 	adc.w	r3, r9, r3
 8007806:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800780a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	2200      	movs	r2, #0
 8007812:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007816:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800781a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800781e:	460b      	mov	r3, r1
 8007820:	18db      	adds	r3, r3, r3
 8007822:	653b      	str	r3, [r7, #80]	@ 0x50
 8007824:	4613      	mov	r3, r2
 8007826:	eb42 0303 	adc.w	r3, r2, r3
 800782a:	657b      	str	r3, [r7, #84]	@ 0x54
 800782c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007830:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007834:	f7f9 f9f8 	bl	8000c28 <__aeabi_uldivmod>
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	4b61      	ldr	r3, [pc, #388]	@ (80079c4 <UART_SetConfig+0x2d4>)
 800783e:	fba3 2302 	umull	r2, r3, r3, r2
 8007842:	095b      	lsrs	r3, r3, #5
 8007844:	011c      	lsls	r4, r3, #4
 8007846:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800784a:	2200      	movs	r2, #0
 800784c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007850:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007854:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007858:	4642      	mov	r2, r8
 800785a:	464b      	mov	r3, r9
 800785c:	1891      	adds	r1, r2, r2
 800785e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007860:	415b      	adcs	r3, r3
 8007862:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007864:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007868:	4641      	mov	r1, r8
 800786a:	eb12 0a01 	adds.w	sl, r2, r1
 800786e:	4649      	mov	r1, r9
 8007870:	eb43 0b01 	adc.w	fp, r3, r1
 8007874:	f04f 0200 	mov.w	r2, #0
 8007878:	f04f 0300 	mov.w	r3, #0
 800787c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007880:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007884:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007888:	4692      	mov	sl, r2
 800788a:	469b      	mov	fp, r3
 800788c:	4643      	mov	r3, r8
 800788e:	eb1a 0303 	adds.w	r3, sl, r3
 8007892:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007896:	464b      	mov	r3, r9
 8007898:	eb4b 0303 	adc.w	r3, fp, r3
 800789c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80078a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80078b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078b4:	460b      	mov	r3, r1
 80078b6:	18db      	adds	r3, r3, r3
 80078b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80078ba:	4613      	mov	r3, r2
 80078bc:	eb42 0303 	adc.w	r3, r2, r3
 80078c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80078c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80078c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80078ca:	f7f9 f9ad 	bl	8000c28 <__aeabi_uldivmod>
 80078ce:	4602      	mov	r2, r0
 80078d0:	460b      	mov	r3, r1
 80078d2:	4611      	mov	r1, r2
 80078d4:	4b3b      	ldr	r3, [pc, #236]	@ (80079c4 <UART_SetConfig+0x2d4>)
 80078d6:	fba3 2301 	umull	r2, r3, r3, r1
 80078da:	095b      	lsrs	r3, r3, #5
 80078dc:	2264      	movs	r2, #100	@ 0x64
 80078de:	fb02 f303 	mul.w	r3, r2, r3
 80078e2:	1acb      	subs	r3, r1, r3
 80078e4:	00db      	lsls	r3, r3, #3
 80078e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80078ea:	4b36      	ldr	r3, [pc, #216]	@ (80079c4 <UART_SetConfig+0x2d4>)
 80078ec:	fba3 2302 	umull	r2, r3, r3, r2
 80078f0:	095b      	lsrs	r3, r3, #5
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80078f8:	441c      	add	r4, r3
 80078fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078fe:	2200      	movs	r2, #0
 8007900:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007904:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007908:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800790c:	4642      	mov	r2, r8
 800790e:	464b      	mov	r3, r9
 8007910:	1891      	adds	r1, r2, r2
 8007912:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007914:	415b      	adcs	r3, r3
 8007916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007918:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800791c:	4641      	mov	r1, r8
 800791e:	1851      	adds	r1, r2, r1
 8007920:	6339      	str	r1, [r7, #48]	@ 0x30
 8007922:	4649      	mov	r1, r9
 8007924:	414b      	adcs	r3, r1
 8007926:	637b      	str	r3, [r7, #52]	@ 0x34
 8007928:	f04f 0200 	mov.w	r2, #0
 800792c:	f04f 0300 	mov.w	r3, #0
 8007930:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007934:	4659      	mov	r1, fp
 8007936:	00cb      	lsls	r3, r1, #3
 8007938:	4651      	mov	r1, sl
 800793a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800793e:	4651      	mov	r1, sl
 8007940:	00ca      	lsls	r2, r1, #3
 8007942:	4610      	mov	r0, r2
 8007944:	4619      	mov	r1, r3
 8007946:	4603      	mov	r3, r0
 8007948:	4642      	mov	r2, r8
 800794a:	189b      	adds	r3, r3, r2
 800794c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007950:	464b      	mov	r3, r9
 8007952:	460a      	mov	r2, r1
 8007954:	eb42 0303 	adc.w	r3, r2, r3
 8007958:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800795c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007968:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800796c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007970:	460b      	mov	r3, r1
 8007972:	18db      	adds	r3, r3, r3
 8007974:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007976:	4613      	mov	r3, r2
 8007978:	eb42 0303 	adc.w	r3, r2, r3
 800797c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800797e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007982:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007986:	f7f9 f94f 	bl	8000c28 <__aeabi_uldivmod>
 800798a:	4602      	mov	r2, r0
 800798c:	460b      	mov	r3, r1
 800798e:	4b0d      	ldr	r3, [pc, #52]	@ (80079c4 <UART_SetConfig+0x2d4>)
 8007990:	fba3 1302 	umull	r1, r3, r3, r2
 8007994:	095b      	lsrs	r3, r3, #5
 8007996:	2164      	movs	r1, #100	@ 0x64
 8007998:	fb01 f303 	mul.w	r3, r1, r3
 800799c:	1ad3      	subs	r3, r2, r3
 800799e:	00db      	lsls	r3, r3, #3
 80079a0:	3332      	adds	r3, #50	@ 0x32
 80079a2:	4a08      	ldr	r2, [pc, #32]	@ (80079c4 <UART_SetConfig+0x2d4>)
 80079a4:	fba2 2303 	umull	r2, r3, r2, r3
 80079a8:	095b      	lsrs	r3, r3, #5
 80079aa:	f003 0207 	and.w	r2, r3, #7
 80079ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4422      	add	r2, r4
 80079b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80079b8:	e106      	b.n	8007bc8 <UART_SetConfig+0x4d8>
 80079ba:	bf00      	nop
 80079bc:	40011000 	.word	0x40011000
 80079c0:	40011400 	.word	0x40011400
 80079c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079cc:	2200      	movs	r2, #0
 80079ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80079d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80079d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80079da:	4642      	mov	r2, r8
 80079dc:	464b      	mov	r3, r9
 80079de:	1891      	adds	r1, r2, r2
 80079e0:	6239      	str	r1, [r7, #32]
 80079e2:	415b      	adcs	r3, r3
 80079e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80079e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80079ea:	4641      	mov	r1, r8
 80079ec:	1854      	adds	r4, r2, r1
 80079ee:	4649      	mov	r1, r9
 80079f0:	eb43 0501 	adc.w	r5, r3, r1
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	00eb      	lsls	r3, r5, #3
 80079fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a02:	00e2      	lsls	r2, r4, #3
 8007a04:	4614      	mov	r4, r2
 8007a06:	461d      	mov	r5, r3
 8007a08:	4643      	mov	r3, r8
 8007a0a:	18e3      	adds	r3, r4, r3
 8007a0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a10:	464b      	mov	r3, r9
 8007a12:	eb45 0303 	adc.w	r3, r5, r3
 8007a16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a2a:	f04f 0200 	mov.w	r2, #0
 8007a2e:	f04f 0300 	mov.w	r3, #0
 8007a32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007a36:	4629      	mov	r1, r5
 8007a38:	008b      	lsls	r3, r1, #2
 8007a3a:	4621      	mov	r1, r4
 8007a3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a40:	4621      	mov	r1, r4
 8007a42:	008a      	lsls	r2, r1, #2
 8007a44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007a48:	f7f9 f8ee 	bl	8000c28 <__aeabi_uldivmod>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	460b      	mov	r3, r1
 8007a50:	4b60      	ldr	r3, [pc, #384]	@ (8007bd4 <UART_SetConfig+0x4e4>)
 8007a52:	fba3 2302 	umull	r2, r3, r3, r2
 8007a56:	095b      	lsrs	r3, r3, #5
 8007a58:	011c      	lsls	r4, r3, #4
 8007a5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007a68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007a6c:	4642      	mov	r2, r8
 8007a6e:	464b      	mov	r3, r9
 8007a70:	1891      	adds	r1, r2, r2
 8007a72:	61b9      	str	r1, [r7, #24]
 8007a74:	415b      	adcs	r3, r3
 8007a76:	61fb      	str	r3, [r7, #28]
 8007a78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a7c:	4641      	mov	r1, r8
 8007a7e:	1851      	adds	r1, r2, r1
 8007a80:	6139      	str	r1, [r7, #16]
 8007a82:	4649      	mov	r1, r9
 8007a84:	414b      	adcs	r3, r1
 8007a86:	617b      	str	r3, [r7, #20]
 8007a88:	f04f 0200 	mov.w	r2, #0
 8007a8c:	f04f 0300 	mov.w	r3, #0
 8007a90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a94:	4659      	mov	r1, fp
 8007a96:	00cb      	lsls	r3, r1, #3
 8007a98:	4651      	mov	r1, sl
 8007a9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a9e:	4651      	mov	r1, sl
 8007aa0:	00ca      	lsls	r2, r1, #3
 8007aa2:	4610      	mov	r0, r2
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	4642      	mov	r2, r8
 8007aaa:	189b      	adds	r3, r3, r2
 8007aac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ab0:	464b      	mov	r3, r9
 8007ab2:	460a      	mov	r2, r1
 8007ab4:	eb42 0303 	adc.w	r3, r2, r3
 8007ab8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007ac6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	f04f 0300 	mov.w	r3, #0
 8007ad0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007ad4:	4649      	mov	r1, r9
 8007ad6:	008b      	lsls	r3, r1, #2
 8007ad8:	4641      	mov	r1, r8
 8007ada:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ade:	4641      	mov	r1, r8
 8007ae0:	008a      	lsls	r2, r1, #2
 8007ae2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007ae6:	f7f9 f89f 	bl	8000c28 <__aeabi_uldivmod>
 8007aea:	4602      	mov	r2, r0
 8007aec:	460b      	mov	r3, r1
 8007aee:	4611      	mov	r1, r2
 8007af0:	4b38      	ldr	r3, [pc, #224]	@ (8007bd4 <UART_SetConfig+0x4e4>)
 8007af2:	fba3 2301 	umull	r2, r3, r3, r1
 8007af6:	095b      	lsrs	r3, r3, #5
 8007af8:	2264      	movs	r2, #100	@ 0x64
 8007afa:	fb02 f303 	mul.w	r3, r2, r3
 8007afe:	1acb      	subs	r3, r1, r3
 8007b00:	011b      	lsls	r3, r3, #4
 8007b02:	3332      	adds	r3, #50	@ 0x32
 8007b04:	4a33      	ldr	r2, [pc, #204]	@ (8007bd4 <UART_SetConfig+0x4e4>)
 8007b06:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0a:	095b      	lsrs	r3, r3, #5
 8007b0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b10:	441c      	add	r4, r3
 8007b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b16:	2200      	movs	r2, #0
 8007b18:	673b      	str	r3, [r7, #112]	@ 0x70
 8007b1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007b1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007b20:	4642      	mov	r2, r8
 8007b22:	464b      	mov	r3, r9
 8007b24:	1891      	adds	r1, r2, r2
 8007b26:	60b9      	str	r1, [r7, #8]
 8007b28:	415b      	adcs	r3, r3
 8007b2a:	60fb      	str	r3, [r7, #12]
 8007b2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b30:	4641      	mov	r1, r8
 8007b32:	1851      	adds	r1, r2, r1
 8007b34:	6039      	str	r1, [r7, #0]
 8007b36:	4649      	mov	r1, r9
 8007b38:	414b      	adcs	r3, r1
 8007b3a:	607b      	str	r3, [r7, #4]
 8007b3c:	f04f 0200 	mov.w	r2, #0
 8007b40:	f04f 0300 	mov.w	r3, #0
 8007b44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b48:	4659      	mov	r1, fp
 8007b4a:	00cb      	lsls	r3, r1, #3
 8007b4c:	4651      	mov	r1, sl
 8007b4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b52:	4651      	mov	r1, sl
 8007b54:	00ca      	lsls	r2, r1, #3
 8007b56:	4610      	mov	r0, r2
 8007b58:	4619      	mov	r1, r3
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	4642      	mov	r2, r8
 8007b5e:	189b      	adds	r3, r3, r2
 8007b60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b62:	464b      	mov	r3, r9
 8007b64:	460a      	mov	r2, r1
 8007b66:	eb42 0303 	adc.w	r3, r2, r3
 8007b6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b76:	667a      	str	r2, [r7, #100]	@ 0x64
 8007b78:	f04f 0200 	mov.w	r2, #0
 8007b7c:	f04f 0300 	mov.w	r3, #0
 8007b80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007b84:	4649      	mov	r1, r9
 8007b86:	008b      	lsls	r3, r1, #2
 8007b88:	4641      	mov	r1, r8
 8007b8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b8e:	4641      	mov	r1, r8
 8007b90:	008a      	lsls	r2, r1, #2
 8007b92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007b96:	f7f9 f847 	bl	8000c28 <__aeabi_uldivmod>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	460b      	mov	r3, r1
 8007b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd4 <UART_SetConfig+0x4e4>)
 8007ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ba4:	095b      	lsrs	r3, r3, #5
 8007ba6:	2164      	movs	r1, #100	@ 0x64
 8007ba8:	fb01 f303 	mul.w	r3, r1, r3
 8007bac:	1ad3      	subs	r3, r2, r3
 8007bae:	011b      	lsls	r3, r3, #4
 8007bb0:	3332      	adds	r3, #50	@ 0x32
 8007bb2:	4a08      	ldr	r2, [pc, #32]	@ (8007bd4 <UART_SetConfig+0x4e4>)
 8007bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8007bb8:	095b      	lsrs	r3, r3, #5
 8007bba:	f003 020f 	and.w	r2, r3, #15
 8007bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4422      	add	r2, r4
 8007bc6:	609a      	str	r2, [r3, #8]
}
 8007bc8:	bf00      	nop
 8007bca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bd4:	51eb851f 	.word	0x51eb851f

08007bd8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007bd8:	b084      	sub	sp, #16
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b084      	sub	sp, #16
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
 8007be2:	f107 001c 	add.w	r0, r7, #28
 8007be6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007bea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d123      	bne.n	8007c3a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007c06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c1a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d105      	bne.n	8007c2e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f000 faa0 	bl	8008174 <USB_CoreReset>
 8007c34:	4603      	mov	r3, r0
 8007c36:	73fb      	strb	r3, [r7, #15]
 8007c38:	e01b      	b.n	8007c72 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 fa94 	bl	8008174 <USB_CoreReset>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007c50:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d106      	bne.n	8007c66 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c5c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	639a      	str	r2, [r3, #56]	@ 0x38
 8007c64:	e005      	b.n	8007c72 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007c72:	7fbb      	ldrb	r3, [r7, #30]
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d10b      	bne.n	8007c90 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	f043 0206 	orr.w	r2, r3, #6
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f043 0220 	orr.w	r2, r3, #32
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c9c:	b004      	add	sp, #16
 8007c9e:	4770      	bx	lr

08007ca0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	f023 0201 	bic.w	r2, r3, #1
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	370c      	adds	r7, #12
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr

08007cc2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b084      	sub	sp, #16
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
 8007cca:	460b      	mov	r3, r1
 8007ccc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007cde:	78fb      	ldrb	r3, [r7, #3]
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d115      	bne.n	8007d10 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007cf0:	200a      	movs	r0, #10
 8007cf2:	f7fb fde1 	bl	80038b8 <HAL_Delay>
      ms += 10U;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	330a      	adds	r3, #10
 8007cfa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fa2b 	bl	8008158 <USB_GetMode>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d01e      	beq.n	8007d46 <USB_SetCurrentMode+0x84>
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d0c:	d9f0      	bls.n	8007cf0 <USB_SetCurrentMode+0x2e>
 8007d0e:	e01a      	b.n	8007d46 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d10:	78fb      	ldrb	r3, [r7, #3]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d115      	bne.n	8007d42 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d22:	200a      	movs	r0, #10
 8007d24:	f7fb fdc8 	bl	80038b8 <HAL_Delay>
      ms += 10U;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	330a      	adds	r3, #10
 8007d2c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 fa12 	bl	8008158 <USB_GetMode>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d005      	beq.n	8007d46 <USB_SetCurrentMode+0x84>
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d3e:	d9f0      	bls.n	8007d22 <USB_SetCurrentMode+0x60>
 8007d40:	e001      	b.n	8007d46 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e005      	b.n	8007d52 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2bc8      	cmp	r3, #200	@ 0xc8
 8007d4a:	d101      	bne.n	8007d50 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e000      	b.n	8007d52 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
	...

08007d5c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d5c:	b084      	sub	sp, #16
 8007d5e:	b580      	push	{r7, lr}
 8007d60:	b086      	sub	sp, #24
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
 8007d66:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007d6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007d76:	2300      	movs	r3, #0
 8007d78:	613b      	str	r3, [r7, #16]
 8007d7a:	e009      	b.n	8007d90 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	3340      	adds	r3, #64	@ 0x40
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	2200      	movs	r2, #0
 8007d88:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007d8a:	693b      	ldr	r3, [r7, #16]
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	613b      	str	r3, [r7, #16]
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	2b0e      	cmp	r3, #14
 8007d94:	d9f2      	bls.n	8007d7c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007d96:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d11c      	bne.n	8007dd8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007dac:	f043 0302 	orr.w	r3, r3, #2
 8007db0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dce:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	639a      	str	r2, [r3, #56]	@ 0x38
 8007dd6:	e00b      	b.n	8007df0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ddc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007df6:	461a      	mov	r2, r3
 8007df8:	2300      	movs	r3, #0
 8007dfa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dfc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d10d      	bne.n	8007e20 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d104      	bne.n	8007e16 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e0c:	2100      	movs	r1, #0
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f968 	bl	80080e4 <USB_SetDevSpeed>
 8007e14:	e008      	b.n	8007e28 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e16:	2101      	movs	r1, #1
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 f963 	bl	80080e4 <USB_SetDevSpeed>
 8007e1e:	e003      	b.n	8007e28 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e20:	2103      	movs	r1, #3
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 f95e 	bl	80080e4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e28:	2110      	movs	r1, #16
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 f8fa 	bl	8008024 <USB_FlushTxFifo>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 f924 	bl	8008088 <USB_FlushRxFifo>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d001      	beq.n	8007e4a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e50:	461a      	mov	r2, r3
 8007e52:	2300      	movs	r3, #0
 8007e54:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	2300      	movs	r3, #0
 8007e60:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e68:	461a      	mov	r2, r3
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e6e:	2300      	movs	r3, #0
 8007e70:	613b      	str	r3, [r7, #16]
 8007e72:	e043      	b.n	8007efc <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	015a      	lsls	r2, r3, #5
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	4413      	add	r3, r2
 8007e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e8a:	d118      	bne.n	8007ebe <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10a      	bne.n	8007ea8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	015a      	lsls	r2, r3, #5
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	4413      	add	r3, r2
 8007e9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ea4:	6013      	str	r3, [r2, #0]
 8007ea6:	e013      	b.n	8007ed0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	015a      	lsls	r2, r3, #5
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	4413      	add	r3, r2
 8007eb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007eba:	6013      	str	r3, [r2, #0]
 8007ebc:	e008      	b.n	8007ed0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eca:	461a      	mov	r2, r3
 8007ecc:	2300      	movs	r3, #0
 8007ece:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	015a      	lsls	r2, r3, #5
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007edc:	461a      	mov	r2, r3
 8007ede:	2300      	movs	r3, #0
 8007ee0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	015a      	lsls	r2, r3, #5
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	4413      	add	r3, r2
 8007eea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eee:	461a      	mov	r2, r3
 8007ef0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007ef4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	613b      	str	r3, [r7, #16]
 8007efc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007f00:	461a      	mov	r2, r3
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d3b5      	bcc.n	8007e74 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f08:	2300      	movs	r3, #0
 8007f0a:	613b      	str	r3, [r7, #16]
 8007f0c:	e043      	b.n	8007f96 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f24:	d118      	bne.n	8007f58 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d10a      	bne.n	8007f42 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	015a      	lsls	r2, r3, #5
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4413      	add	r3, r2
 8007f34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f38:	461a      	mov	r2, r3
 8007f3a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f3e:	6013      	str	r3, [r2, #0]
 8007f40:	e013      	b.n	8007f6a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	015a      	lsls	r2, r3, #5
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4413      	add	r3, r2
 8007f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f4e:	461a      	mov	r2, r3
 8007f50:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f54:	6013      	str	r3, [r2, #0]
 8007f56:	e008      	b.n	8007f6a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	015a      	lsls	r2, r3, #5
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	4413      	add	r3, r2
 8007f60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f64:	461a      	mov	r2, r3
 8007f66:	2300      	movs	r3, #0
 8007f68:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	015a      	lsls	r2, r3, #5
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	4413      	add	r3, r2
 8007f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f76:	461a      	mov	r2, r3
 8007f78:	2300      	movs	r3, #0
 8007f7a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f88:	461a      	mov	r2, r3
 8007f8a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f8e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	3301      	adds	r3, #1
 8007f94:	613b      	str	r3, [r7, #16]
 8007f96:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d3b5      	bcc.n	8007f0e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fb4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007fc2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007fc4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d105      	bne.n	8007fd8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	699b      	ldr	r3, [r3, #24]
 8007fd0:	f043 0210 	orr.w	r2, r3, #16
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	699a      	ldr	r2, [r3, #24]
 8007fdc:	4b10      	ldr	r3, [pc, #64]	@ (8008020 <USB_DevInit+0x2c4>)
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007fe4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d005      	beq.n	8007ff8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	699b      	ldr	r3, [r3, #24]
 8007ff0:	f043 0208 	orr.w	r2, r3, #8
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ff8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d107      	bne.n	8008010 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	699b      	ldr	r3, [r3, #24]
 8008004:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008008:	f043 0304 	orr.w	r3, r3, #4
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008010:	7dfb      	ldrb	r3, [r7, #23]
}
 8008012:	4618      	mov	r0, r3
 8008014:	3718      	adds	r7, #24
 8008016:	46bd      	mov	sp, r7
 8008018:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800801c:	b004      	add	sp, #16
 800801e:	4770      	bx	lr
 8008020:	803c3800 	.word	0x803c3800

08008024 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	3301      	adds	r3, #1
 8008036:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800803e:	d901      	bls.n	8008044 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e01b      	b.n	800807c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	2b00      	cmp	r3, #0
 800804a:	daf2      	bge.n	8008032 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800804c:	2300      	movs	r3, #0
 800804e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	019b      	lsls	r3, r3, #6
 8008054:	f043 0220 	orr.w	r2, r3, #32
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	3301      	adds	r3, #1
 8008060:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008068:	d901      	bls.n	800806e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e006      	b.n	800807c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	691b      	ldr	r3, [r3, #16]
 8008072:	f003 0320 	and.w	r3, r3, #32
 8008076:	2b20      	cmp	r3, #32
 8008078:	d0f0      	beq.n	800805c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800807a:	2300      	movs	r3, #0
}
 800807c:	4618      	mov	r0, r3
 800807e:	3714      	adds	r7, #20
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	3301      	adds	r3, #1
 8008098:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080a0:	d901      	bls.n	80080a6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e018      	b.n	80080d8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	daf2      	bge.n	8008094 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080ae:	2300      	movs	r3, #0
 80080b0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2210      	movs	r2, #16
 80080b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	3301      	adds	r3, #1
 80080bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080c4:	d901      	bls.n	80080ca <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80080c6:	2303      	movs	r3, #3
 80080c8:	e006      	b.n	80080d8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	f003 0310 	and.w	r3, r3, #16
 80080d2:	2b10      	cmp	r3, #16
 80080d4:	d0f0      	beq.n	80080b8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3714      	adds	r7, #20
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	460b      	mov	r3, r1
 80080ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	78fb      	ldrb	r3, [r7, #3]
 80080fe:	68f9      	ldr	r1, [r7, #12]
 8008100:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008104:	4313      	orrs	r3, r2
 8008106:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3714      	adds	r7, #20
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr

08008116 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008116:	b480      	push	{r7}
 8008118:	b085      	sub	sp, #20
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008130:	f023 0303 	bic.w	r3, r3, #3
 8008134:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800813c:	685b      	ldr	r3, [r3, #4]
 800813e:	68fa      	ldr	r2, [r7, #12]
 8008140:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008144:	f043 0302 	orr.w	r3, r3, #2
 8008148:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3714      	adds	r7, #20
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	695b      	ldr	r3, [r3, #20]
 8008164:	f003 0301 	and.w	r3, r3, #1
}
 8008168:	4618      	mov	r0, r3
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800817c:	2300      	movs	r3, #0
 800817e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	3301      	adds	r3, #1
 8008184:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800818c:	d901      	bls.n	8008192 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800818e:	2303      	movs	r3, #3
 8008190:	e01b      	b.n	80081ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	daf2      	bge.n	8008180 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800819a:	2300      	movs	r3, #0
 800819c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	691b      	ldr	r3, [r3, #16]
 80081a2:	f043 0201 	orr.w	r2, r3, #1
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	3301      	adds	r3, #1
 80081ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081b6:	d901      	bls.n	80081bc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e006      	b.n	80081ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	f003 0301 	and.w	r3, r3, #1
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d0f0      	beq.n	80081aa <USB_CoreReset+0x36>

  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3714      	adds	r7, #20
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
	...

080081d8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b084      	sub	sp, #16
 80081dc:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 80081de:	4b87      	ldr	r3, [pc, #540]	@ (80083fc <MX_LWIP_Init+0x224>)
 80081e0:	22c0      	movs	r2, #192	@ 0xc0
 80081e2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 80081e4:	4b85      	ldr	r3, [pc, #532]	@ (80083fc <MX_LWIP_Init+0x224>)
 80081e6:	22a8      	movs	r2, #168	@ 0xa8
 80081e8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 80081ea:	4b84      	ldr	r3, [pc, #528]	@ (80083fc <MX_LWIP_Init+0x224>)
 80081ec:	2201      	movs	r2, #1
 80081ee:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 156;
 80081f0:	4b82      	ldr	r3, [pc, #520]	@ (80083fc <MX_LWIP_Init+0x224>)
 80081f2:	229c      	movs	r2, #156	@ 0x9c
 80081f4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80081f6:	4b82      	ldr	r3, [pc, #520]	@ (8008400 <MX_LWIP_Init+0x228>)
 80081f8:	22ff      	movs	r2, #255	@ 0xff
 80081fa:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80081fc:	4b80      	ldr	r3, [pc, #512]	@ (8008400 <MX_LWIP_Init+0x228>)
 80081fe:	22ff      	movs	r2, #255	@ 0xff
 8008200:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8008202:	4b7f      	ldr	r3, [pc, #508]	@ (8008400 <MX_LWIP_Init+0x228>)
 8008204:	22ff      	movs	r2, #255	@ 0xff
 8008206:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8008208:	4b7d      	ldr	r3, [pc, #500]	@ (8008400 <MX_LWIP_Init+0x228>)
 800820a:	2200      	movs	r2, #0
 800820c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800820e:	4b7d      	ldr	r3, [pc, #500]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008210:	22c0      	movs	r2, #192	@ 0xc0
 8008212:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8008214:	4b7b      	ldr	r3, [pc, #492]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008216:	22a8      	movs	r2, #168	@ 0xa8
 8008218:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800821a:	4b7a      	ldr	r3, [pc, #488]	@ (8008404 <MX_LWIP_Init+0x22c>)
 800821c:	2201      	movs	r2, #1
 800821e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8008220:	4b78      	ldr	r3, [pc, #480]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008222:	2201      	movs	r2, #1
 8008224:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 8008226:	f000 fd02 	bl	8008c2e <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800822a:	4b74      	ldr	r3, [pc, #464]	@ (80083fc <MX_LWIP_Init+0x224>)
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	061a      	lsls	r2, r3, #24
 8008230:	4b72      	ldr	r3, [pc, #456]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008232:	785b      	ldrb	r3, [r3, #1]
 8008234:	041b      	lsls	r3, r3, #16
 8008236:	431a      	orrs	r2, r3
 8008238:	4b70      	ldr	r3, [pc, #448]	@ (80083fc <MX_LWIP_Init+0x224>)
 800823a:	789b      	ldrb	r3, [r3, #2]
 800823c:	021b      	lsls	r3, r3, #8
 800823e:	4313      	orrs	r3, r2
 8008240:	4a6e      	ldr	r2, [pc, #440]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008242:	78d2      	ldrb	r2, [r2, #3]
 8008244:	4313      	orrs	r3, r2
 8008246:	061a      	lsls	r2, r3, #24
 8008248:	4b6c      	ldr	r3, [pc, #432]	@ (80083fc <MX_LWIP_Init+0x224>)
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	0619      	lsls	r1, r3, #24
 800824e:	4b6b      	ldr	r3, [pc, #428]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008250:	785b      	ldrb	r3, [r3, #1]
 8008252:	041b      	lsls	r3, r3, #16
 8008254:	4319      	orrs	r1, r3
 8008256:	4b69      	ldr	r3, [pc, #420]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008258:	789b      	ldrb	r3, [r3, #2]
 800825a:	021b      	lsls	r3, r3, #8
 800825c:	430b      	orrs	r3, r1
 800825e:	4967      	ldr	r1, [pc, #412]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008260:	78c9      	ldrb	r1, [r1, #3]
 8008262:	430b      	orrs	r3, r1
 8008264:	021b      	lsls	r3, r3, #8
 8008266:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800826a:	431a      	orrs	r2, r3
 800826c:	4b63      	ldr	r3, [pc, #396]	@ (80083fc <MX_LWIP_Init+0x224>)
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	0619      	lsls	r1, r3, #24
 8008272:	4b62      	ldr	r3, [pc, #392]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008274:	785b      	ldrb	r3, [r3, #1]
 8008276:	041b      	lsls	r3, r3, #16
 8008278:	4319      	orrs	r1, r3
 800827a:	4b60      	ldr	r3, [pc, #384]	@ (80083fc <MX_LWIP_Init+0x224>)
 800827c:	789b      	ldrb	r3, [r3, #2]
 800827e:	021b      	lsls	r3, r3, #8
 8008280:	430b      	orrs	r3, r1
 8008282:	495e      	ldr	r1, [pc, #376]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008284:	78c9      	ldrb	r1, [r1, #3]
 8008286:	430b      	orrs	r3, r1
 8008288:	0a1b      	lsrs	r3, r3, #8
 800828a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800828e:	431a      	orrs	r2, r3
 8008290:	4b5a      	ldr	r3, [pc, #360]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	0619      	lsls	r1, r3, #24
 8008296:	4b59      	ldr	r3, [pc, #356]	@ (80083fc <MX_LWIP_Init+0x224>)
 8008298:	785b      	ldrb	r3, [r3, #1]
 800829a:	041b      	lsls	r3, r3, #16
 800829c:	4319      	orrs	r1, r3
 800829e:	4b57      	ldr	r3, [pc, #348]	@ (80083fc <MX_LWIP_Init+0x224>)
 80082a0:	789b      	ldrb	r3, [r3, #2]
 80082a2:	021b      	lsls	r3, r3, #8
 80082a4:	430b      	orrs	r3, r1
 80082a6:	4955      	ldr	r1, [pc, #340]	@ (80083fc <MX_LWIP_Init+0x224>)
 80082a8:	78c9      	ldrb	r1, [r1, #3]
 80082aa:	430b      	orrs	r3, r1
 80082ac:	0e1b      	lsrs	r3, r3, #24
 80082ae:	4313      	orrs	r3, r2
 80082b0:	4a55      	ldr	r2, [pc, #340]	@ (8008408 <MX_LWIP_Init+0x230>)
 80082b2:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80082b4:	4b52      	ldr	r3, [pc, #328]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	061a      	lsls	r2, r3, #24
 80082ba:	4b51      	ldr	r3, [pc, #324]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082bc:	785b      	ldrb	r3, [r3, #1]
 80082be:	041b      	lsls	r3, r3, #16
 80082c0:	431a      	orrs	r2, r3
 80082c2:	4b4f      	ldr	r3, [pc, #316]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082c4:	789b      	ldrb	r3, [r3, #2]
 80082c6:	021b      	lsls	r3, r3, #8
 80082c8:	4313      	orrs	r3, r2
 80082ca:	4a4d      	ldr	r2, [pc, #308]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082cc:	78d2      	ldrb	r2, [r2, #3]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	061a      	lsls	r2, r3, #24
 80082d2:	4b4b      	ldr	r3, [pc, #300]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082d4:	781b      	ldrb	r3, [r3, #0]
 80082d6:	0619      	lsls	r1, r3, #24
 80082d8:	4b49      	ldr	r3, [pc, #292]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082da:	785b      	ldrb	r3, [r3, #1]
 80082dc:	041b      	lsls	r3, r3, #16
 80082de:	4319      	orrs	r1, r3
 80082e0:	4b47      	ldr	r3, [pc, #284]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082e2:	789b      	ldrb	r3, [r3, #2]
 80082e4:	021b      	lsls	r3, r3, #8
 80082e6:	430b      	orrs	r3, r1
 80082e8:	4945      	ldr	r1, [pc, #276]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082ea:	78c9      	ldrb	r1, [r1, #3]
 80082ec:	430b      	orrs	r3, r1
 80082ee:	021b      	lsls	r3, r3, #8
 80082f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80082f4:	431a      	orrs	r2, r3
 80082f6:	4b42      	ldr	r3, [pc, #264]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	0619      	lsls	r1, r3, #24
 80082fc:	4b40      	ldr	r3, [pc, #256]	@ (8008400 <MX_LWIP_Init+0x228>)
 80082fe:	785b      	ldrb	r3, [r3, #1]
 8008300:	041b      	lsls	r3, r3, #16
 8008302:	4319      	orrs	r1, r3
 8008304:	4b3e      	ldr	r3, [pc, #248]	@ (8008400 <MX_LWIP_Init+0x228>)
 8008306:	789b      	ldrb	r3, [r3, #2]
 8008308:	021b      	lsls	r3, r3, #8
 800830a:	430b      	orrs	r3, r1
 800830c:	493c      	ldr	r1, [pc, #240]	@ (8008400 <MX_LWIP_Init+0x228>)
 800830e:	78c9      	ldrb	r1, [r1, #3]
 8008310:	430b      	orrs	r3, r1
 8008312:	0a1b      	lsrs	r3, r3, #8
 8008314:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008318:	431a      	orrs	r2, r3
 800831a:	4b39      	ldr	r3, [pc, #228]	@ (8008400 <MX_LWIP_Init+0x228>)
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	0619      	lsls	r1, r3, #24
 8008320:	4b37      	ldr	r3, [pc, #220]	@ (8008400 <MX_LWIP_Init+0x228>)
 8008322:	785b      	ldrb	r3, [r3, #1]
 8008324:	041b      	lsls	r3, r3, #16
 8008326:	4319      	orrs	r1, r3
 8008328:	4b35      	ldr	r3, [pc, #212]	@ (8008400 <MX_LWIP_Init+0x228>)
 800832a:	789b      	ldrb	r3, [r3, #2]
 800832c:	021b      	lsls	r3, r3, #8
 800832e:	430b      	orrs	r3, r1
 8008330:	4933      	ldr	r1, [pc, #204]	@ (8008400 <MX_LWIP_Init+0x228>)
 8008332:	78c9      	ldrb	r1, [r1, #3]
 8008334:	430b      	orrs	r3, r1
 8008336:	0e1b      	lsrs	r3, r3, #24
 8008338:	4313      	orrs	r3, r2
 800833a:	4a34      	ldr	r2, [pc, #208]	@ (800840c <MX_LWIP_Init+0x234>)
 800833c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800833e:	4b31      	ldr	r3, [pc, #196]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	061a      	lsls	r2, r3, #24
 8008344:	4b2f      	ldr	r3, [pc, #188]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008346:	785b      	ldrb	r3, [r3, #1]
 8008348:	041b      	lsls	r3, r3, #16
 800834a:	431a      	orrs	r2, r3
 800834c:	4b2d      	ldr	r3, [pc, #180]	@ (8008404 <MX_LWIP_Init+0x22c>)
 800834e:	789b      	ldrb	r3, [r3, #2]
 8008350:	021b      	lsls	r3, r3, #8
 8008352:	4313      	orrs	r3, r2
 8008354:	4a2b      	ldr	r2, [pc, #172]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008356:	78d2      	ldrb	r2, [r2, #3]
 8008358:	4313      	orrs	r3, r2
 800835a:	061a      	lsls	r2, r3, #24
 800835c:	4b29      	ldr	r3, [pc, #164]	@ (8008404 <MX_LWIP_Init+0x22c>)
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	0619      	lsls	r1, r3, #24
 8008362:	4b28      	ldr	r3, [pc, #160]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008364:	785b      	ldrb	r3, [r3, #1]
 8008366:	041b      	lsls	r3, r3, #16
 8008368:	4319      	orrs	r1, r3
 800836a:	4b26      	ldr	r3, [pc, #152]	@ (8008404 <MX_LWIP_Init+0x22c>)
 800836c:	789b      	ldrb	r3, [r3, #2]
 800836e:	021b      	lsls	r3, r3, #8
 8008370:	430b      	orrs	r3, r1
 8008372:	4924      	ldr	r1, [pc, #144]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008374:	78c9      	ldrb	r1, [r1, #3]
 8008376:	430b      	orrs	r3, r1
 8008378:	021b      	lsls	r3, r3, #8
 800837a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800837e:	431a      	orrs	r2, r3
 8008380:	4b20      	ldr	r3, [pc, #128]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	0619      	lsls	r1, r3, #24
 8008386:	4b1f      	ldr	r3, [pc, #124]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008388:	785b      	ldrb	r3, [r3, #1]
 800838a:	041b      	lsls	r3, r3, #16
 800838c:	4319      	orrs	r1, r3
 800838e:	4b1d      	ldr	r3, [pc, #116]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008390:	789b      	ldrb	r3, [r3, #2]
 8008392:	021b      	lsls	r3, r3, #8
 8008394:	430b      	orrs	r3, r1
 8008396:	491b      	ldr	r1, [pc, #108]	@ (8008404 <MX_LWIP_Init+0x22c>)
 8008398:	78c9      	ldrb	r1, [r1, #3]
 800839a:	430b      	orrs	r3, r1
 800839c:	0a1b      	lsrs	r3, r3, #8
 800839e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80083a2:	431a      	orrs	r2, r3
 80083a4:	4b17      	ldr	r3, [pc, #92]	@ (8008404 <MX_LWIP_Init+0x22c>)
 80083a6:	781b      	ldrb	r3, [r3, #0]
 80083a8:	0619      	lsls	r1, r3, #24
 80083aa:	4b16      	ldr	r3, [pc, #88]	@ (8008404 <MX_LWIP_Init+0x22c>)
 80083ac:	785b      	ldrb	r3, [r3, #1]
 80083ae:	041b      	lsls	r3, r3, #16
 80083b0:	4319      	orrs	r1, r3
 80083b2:	4b14      	ldr	r3, [pc, #80]	@ (8008404 <MX_LWIP_Init+0x22c>)
 80083b4:	789b      	ldrb	r3, [r3, #2]
 80083b6:	021b      	lsls	r3, r3, #8
 80083b8:	430b      	orrs	r3, r1
 80083ba:	4912      	ldr	r1, [pc, #72]	@ (8008404 <MX_LWIP_Init+0x22c>)
 80083bc:	78c9      	ldrb	r1, [r1, #3]
 80083be:	430b      	orrs	r3, r1
 80083c0:	0e1b      	lsrs	r3, r3, #24
 80083c2:	4313      	orrs	r3, r2
 80083c4:	4a12      	ldr	r2, [pc, #72]	@ (8008410 <MX_LWIP_Init+0x238>)
 80083c6:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 80083c8:	4b12      	ldr	r3, [pc, #72]	@ (8008414 <MX_LWIP_Init+0x23c>)
 80083ca:	9302      	str	r3, [sp, #8]
 80083cc:	4b12      	ldr	r3, [pc, #72]	@ (8008418 <MX_LWIP_Init+0x240>)
 80083ce:	9301      	str	r3, [sp, #4]
 80083d0:	2300      	movs	r3, #0
 80083d2:	9300      	str	r3, [sp, #0]
 80083d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008410 <MX_LWIP_Init+0x238>)
 80083d6:	4a0d      	ldr	r2, [pc, #52]	@ (800840c <MX_LWIP_Init+0x234>)
 80083d8:	490b      	ldr	r1, [pc, #44]	@ (8008408 <MX_LWIP_Init+0x230>)
 80083da:	4810      	ldr	r0, [pc, #64]	@ (800841c <MX_LWIP_Init+0x244>)
 80083dc:	f001 f912 	bl	8009604 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80083e0:	480e      	ldr	r0, [pc, #56]	@ (800841c <MX_LWIP_Init+0x244>)
 80083e2:	f001 fac1 	bl	8009968 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 80083e6:	480d      	ldr	r0, [pc, #52]	@ (800841c <MX_LWIP_Init+0x244>)
 80083e8:	f001 face 	bl	8009988 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80083ec:	490c      	ldr	r1, [pc, #48]	@ (8008420 <MX_LWIP_Init+0x248>)
 80083ee:	480b      	ldr	r0, [pc, #44]	@ (800841c <MX_LWIP_Init+0x244>)
 80083f0:	f001 fbcc 	bl	8009b8c <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80083f4:	bf00      	nop
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	20000ac4 	.word	0x20000ac4
 8008400:	20000ac8 	.word	0x20000ac8
 8008404:	20000acc 	.word	0x20000acc
 8008408:	20000ab8 	.word	0x20000ab8
 800840c:	20000abc 	.word	0x20000abc
 8008410:	20000ac0 	.word	0x20000ac0
 8008414:	08012c25 	.word	0x08012c25
 8008418:	08008741 	.word	0x08008741
 800841c:	20000a84 	.word	0x20000a84
 8008420:	08008475 	.word	0x08008475

08008424 <Ethernet_Link_Periodic_Handle>:
  * @brief  Ethernet Link periodic check
  * @param  netif
  * @retval None
  */
static void Ethernet_Link_Periodic_Handle(struct netif *netif)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN 4_4_1 */
/* USER CODE END 4_4_1 */

  /* Ethernet Link every 100ms */
  if (HAL_GetTick() - EthernetLinkTimer >= 100)
 800842c:	f7fb fa38 	bl	80038a0 <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	4b08      	ldr	r3, [pc, #32]	@ (8008454 <Ethernet_Link_Periodic_Handle+0x30>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	1ad3      	subs	r3, r2, r3
 8008438:	2b63      	cmp	r3, #99	@ 0x63
 800843a:	d907      	bls.n	800844c <Ethernet_Link_Periodic_Handle+0x28>
  {
    EthernetLinkTimer = HAL_GetTick();
 800843c:	f7fb fa30 	bl	80038a0 <HAL_GetTick>
 8008440:	4603      	mov	r3, r0
 8008442:	4a04      	ldr	r2, [pc, #16]	@ (8008454 <Ethernet_Link_Periodic_Handle+0x30>)
 8008444:	6013      	str	r3, [r2, #0]
    ethernet_link_check_state(netif);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 fac6 	bl	80089d8 <ethernet_link_check_state>
  }
/* USER CODE BEGIN 4_4 */
/* USER CODE END 4_4 */
}
 800844c:	bf00      	nop
 800844e:	3708      	adds	r7, #8
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}
 8008454:	20000a80 	.word	0x20000a80

08008458 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800845c:	4804      	ldr	r0, [pc, #16]	@ (8008470 <MX_LWIP_Process+0x18>)
 800845e:	f000 f94f 	bl	8008700 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 8008462:	f007 fca3 	bl	800fdac <sys_check_timeouts>

  Ethernet_Link_Periodic_Handle(&gnetif);
 8008466:	4802      	ldr	r0, [pc, #8]	@ (8008470 <MX_LWIP_Process+0x18>)
 8008468:	f7ff ffdc 	bl	8008424 <Ethernet_Link_Periodic_Handle>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800846c:	bf00      	nop
 800846e:	bd80      	pop	{r7, pc}
 8008470:	20000a84 	.word	0x20000a84

08008474 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8008490:	2300      	movs	r3, #0
 8008492:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8008494:	4b44      	ldr	r3, [pc, #272]	@ (80085a8 <low_level_init+0x120>)
 8008496:	4a45      	ldr	r2, [pc, #276]	@ (80085ac <low_level_init+0x124>)
 8008498:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x50;
 800849a:	2350      	movs	r3, #80	@ 0x50
 800849c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x39;
 800849e:	2339      	movs	r3, #57	@ 0x39
 80084a0:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0x64;
 80084a2:	2364      	movs	r3, #100	@ 0x64
 80084a4:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0xFD;
 80084a6:	23fd      	movs	r3, #253	@ 0xfd
 80084a8:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x60;
 80084aa:	2360      	movs	r3, #96	@ 0x60
 80084ac:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 80084ae:	2300      	movs	r3, #0
 80084b0:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 80084b2:	4a3d      	ldr	r2, [pc, #244]	@ (80085a8 <low_level_init+0x120>)
 80084b4:	f107 0308 	add.w	r3, r7, #8
 80084b8:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80084ba:	4b3b      	ldr	r3, [pc, #236]	@ (80085a8 <low_level_init+0x120>)
 80084bc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80084c0:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80084c2:	4b39      	ldr	r3, [pc, #228]	@ (80085a8 <low_level_init+0x120>)
 80084c4:	4a3a      	ldr	r2, [pc, #232]	@ (80085b0 <low_level_init+0x128>)
 80084c6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80084c8:	4b37      	ldr	r3, [pc, #220]	@ (80085a8 <low_level_init+0x120>)
 80084ca:	4a3a      	ldr	r2, [pc, #232]	@ (80085b4 <low_level_init+0x12c>)
 80084cc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 80084ce:	4b36      	ldr	r3, [pc, #216]	@ (80085a8 <low_level_init+0x120>)
 80084d0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80084d4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80084d6:	4834      	ldr	r0, [pc, #208]	@ (80085a8 <low_level_init+0x120>)
 80084d8:	f7fb fefc 	bl	80042d4 <HAL_ETH_Init>
 80084dc:	4603      	mov	r3, r0
 80084de:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80084e0:	2238      	movs	r2, #56	@ 0x38
 80084e2:	2100      	movs	r1, #0
 80084e4:	4834      	ldr	r0, [pc, #208]	@ (80085b8 <low_level_init+0x130>)
 80084e6:	f00a ff62 	bl	80133ae <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80084ea:	4b33      	ldr	r3, [pc, #204]	@ (80085b8 <low_level_init+0x130>)
 80084ec:	2221      	movs	r2, #33	@ 0x21
 80084ee:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80084f0:	4b31      	ldr	r3, [pc, #196]	@ (80085b8 <low_level_init+0x130>)
 80084f2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80084f6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80084f8:	4b2f      	ldr	r3, [pc, #188]	@ (80085b8 <low_level_init+0x130>)
 80084fa:	2200      	movs	r2, #0
 80084fc:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 80084fe:	482f      	ldr	r0, [pc, #188]	@ (80085bc <low_level_init+0x134>)
 8008500:	f000 ff48 	bl	8009394 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2206      	movs	r2, #6
 8008508:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800850c:	4b26      	ldr	r3, [pc, #152]	@ (80085a8 <low_level_init+0x120>)
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	781a      	ldrb	r2, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8008518:	4b23      	ldr	r3, [pc, #140]	@ (80085a8 <low_level_init+0x120>)
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	785a      	ldrb	r2, [r3, #1]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008524:	4b20      	ldr	r3, [pc, #128]	@ (80085a8 <low_level_init+0x120>)
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	789a      	ldrb	r2, [r3, #2]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8008530:	4b1d      	ldr	r3, [pc, #116]	@ (80085a8 <low_level_init+0x120>)
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	78da      	ldrb	r2, [r3, #3]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800853c:	4b1a      	ldr	r3, [pc, #104]	@ (80085a8 <low_level_init+0x120>)
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	791a      	ldrb	r2, [r3, #4]
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8008548:	4b17      	ldr	r3, [pc, #92]	@ (80085a8 <low_level_init+0x120>)
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	795a      	ldrb	r2, [r3, #5]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800855a:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008562:	f043 030a 	orr.w	r3, r3, #10
 8008566:	b2da      	uxtb	r2, r3
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800856e:	4914      	ldr	r1, [pc, #80]	@ (80085c0 <low_level_init+0x138>)
 8008570:	4814      	ldr	r0, [pc, #80]	@ (80085c4 <low_level_init+0x13c>)
 8008572:	f7fb f828 	bl	80035c6 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8008576:	4813      	ldr	r0, [pc, #76]	@ (80085c4 <low_level_init+0x13c>)
 8008578:	f7fb f857 	bl	800362a <LAN8742_Init>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d006      	beq.n	8008590 <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f001 fad2 	bl	8009b2c <netif_set_link_down>
    netif_set_down(netif);
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f001 fa69 	bl	8009a60 <netif_set_down>
 800858e:	e008      	b.n	80085a2 <low_level_init+0x11a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8008590:	7bfb      	ldrb	r3, [r7, #15]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d103      	bne.n	800859e <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 fa1e 	bl	80089d8 <ethernet_link_check_state>
 800859c:	e001      	b.n	80085a2 <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 800859e:	f7fa fc09 	bl	8002db4 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}
 80085a8:	2000559c 	.word	0x2000559c
 80085ac:	40028000 	.word	0x40028000
 80085b0:	200054fc 	.word	0x200054fc
 80085b4:	2000545c 	.word	0x2000545c
 80085b8:	2000564c 	.word	0x2000564c
 80085bc:	080170d0 	.word	0x080170d0
 80085c0:	20000084 	.word	0x20000084
 80085c4:	20005684 	.word	0x20005684

080085c8 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b092      	sub	sp, #72	@ 0x48
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 80085d2:	2300      	movs	r3, #0
 80085d4:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 80085d6:	2300      	movs	r3, #0
 80085d8:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 80085da:	2300      	movs	r3, #0
 80085dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 80085e0:	f107 030c 	add.w	r3, r7, #12
 80085e4:	2230      	movs	r2, #48	@ 0x30
 80085e6:	2100      	movs	r1, #0
 80085e8:	4618      	mov	r0, r3
 80085ea:	f00a fee0 	bl	80133ae <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 80085ee:	f107 030c 	add.w	r3, r7, #12
 80085f2:	2230      	movs	r2, #48	@ 0x30
 80085f4:	2100      	movs	r1, #0
 80085f6:	4618      	mov	r0, r3
 80085f8:	f00a fed9 	bl	80133ae <memset>

  for(q = p; q != NULL; q = q->next)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8008600:	e045      	b.n	800868e <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8008602:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008604:	2b03      	cmp	r3, #3
 8008606:	d902      	bls.n	800860e <low_level_output+0x46>
      return ERR_IF;
 8008608:	f06f 030b 	mvn.w	r3, #11
 800860c:	e055      	b.n	80086ba <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800860e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008610:	6859      	ldr	r1, [r3, #4]
 8008612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008614:	4613      	mov	r3, r2
 8008616:	005b      	lsls	r3, r3, #1
 8008618:	4413      	add	r3, r2
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	3348      	adds	r3, #72	@ 0x48
 800861e:	443b      	add	r3, r7
 8008620:	3b3c      	subs	r3, #60	@ 0x3c
 8008622:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8008624:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008626:	895b      	ldrh	r3, [r3, #10]
 8008628:	4619      	mov	r1, r3
 800862a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800862c:	4613      	mov	r3, r2
 800862e:	005b      	lsls	r3, r3, #1
 8008630:	4413      	add	r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	3348      	adds	r3, #72	@ 0x48
 8008636:	443b      	add	r3, r7
 8008638:	3b38      	subs	r3, #56	@ 0x38
 800863a:	6019      	str	r1, [r3, #0]

    if(i>0)
 800863c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800863e:	2b00      	cmp	r3, #0
 8008640:	d011      	beq.n	8008666 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8008642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008644:	1e5a      	subs	r2, r3, #1
 8008646:	f107 000c 	add.w	r0, r7, #12
 800864a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800864c:	460b      	mov	r3, r1
 800864e:	005b      	lsls	r3, r3, #1
 8008650:	440b      	add	r3, r1
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	18c1      	adds	r1, r0, r3
 8008656:	4613      	mov	r3, r2
 8008658:	005b      	lsls	r3, r3, #1
 800865a:	4413      	add	r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	3348      	adds	r3, #72	@ 0x48
 8008660:	443b      	add	r3, r7
 8008662:	3b34      	subs	r3, #52	@ 0x34
 8008664:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8008666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d109      	bne.n	8008682 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800866e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008670:	4613      	mov	r3, r2
 8008672:	005b      	lsls	r3, r3, #1
 8008674:	4413      	add	r3, r2
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	3348      	adds	r3, #72	@ 0x48
 800867a:	443b      	add	r3, r7
 800867c:	3b34      	subs	r3, #52	@ 0x34
 800867e:	2200      	movs	r2, #0
 8008680:	601a      	str	r2, [r3, #0]
    }

    i++;
 8008682:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008684:	3301      	adds	r3, #1
 8008686:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8008688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	643b      	str	r3, [r7, #64]	@ 0x40
 800868e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008690:	2b00      	cmp	r3, #0
 8008692:	d1b6      	bne.n	8008602 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	891b      	ldrh	r3, [r3, #8]
 8008698:	461a      	mov	r2, r3
 800869a:	4b0a      	ldr	r3, [pc, #40]	@ (80086c4 <low_level_output+0xfc>)
 800869c:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800869e:	4a09      	ldr	r2, [pc, #36]	@ (80086c4 <low_level_output+0xfc>)
 80086a0:	f107 030c 	add.w	r3, r7, #12
 80086a4:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80086a6:	4a07      	ldr	r2, [pc, #28]	@ (80086c4 <low_level_output+0xfc>)
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 80086ac:	2214      	movs	r2, #20
 80086ae:	4905      	ldr	r1, [pc, #20]	@ (80086c4 <low_level_output+0xfc>)
 80086b0:	4805      	ldr	r0, [pc, #20]	@ (80086c8 <low_level_output+0x100>)
 80086b2:	f7fb ff9a 	bl	80045ea <HAL_ETH_Transmit>

  return errval;
 80086b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3748      	adds	r7, #72	@ 0x48
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	2000564c 	.word	0x2000564c
 80086c8:	2000559c 	.word	0x2000559c

080086cc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b084      	sub	sp, #16
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80086d4:	2300      	movs	r3, #0
 80086d6:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 80086d8:	4b07      	ldr	r3, [pc, #28]	@ (80086f8 <low_level_input+0x2c>)
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d105      	bne.n	80086ec <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 80086e0:	f107 030c 	add.w	r3, r7, #12
 80086e4:	4619      	mov	r1, r3
 80086e6:	4805      	ldr	r0, [pc, #20]	@ (80086fc <low_level_input+0x30>)
 80086e8:	f7fc f813 	bl	8004712 <HAL_ETH_ReadData>
  }

  return p;
 80086ec:	68fb      	ldr	r3, [r7, #12]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	20005458 	.word	0x20005458
 80086fc:	2000559c 	.word	0x2000559c

08008700 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8008708:	2300      	movs	r3, #0
 800870a:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f7ff ffdd 	bl	80086cc <low_level_input>
 8008712:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00a      	beq.n	8008730 <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	691b      	ldr	r3, [r3, #16]
 800871e:	6879      	ldr	r1, [r7, #4]
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	4798      	blx	r3
 8008724:	4603      	mov	r3, r0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d002      	beq.n	8008730 <ethernetif_input+0x30>
      {
        pbuf_free(p);
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	f001 fdae 	bl	800a28c <pbuf_free>
      }
    }
  } while(p!=NULL);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1ea      	bne.n	800870c <ethernetif_input+0xc>
}
 8008736:	bf00      	nop
 8008738:	bf00      	nop
 800873a:	3710      	adds	r7, #16
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b082      	sub	sp, #8
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d106      	bne.n	800875c <ethernetif_init+0x1c>
 800874e:	4b0e      	ldr	r3, [pc, #56]	@ (8008788 <ethernetif_init+0x48>)
 8008750:	f240 126f 	movw	r2, #367	@ 0x16f
 8008754:	490d      	ldr	r1, [pc, #52]	@ (800878c <ethernetif_init+0x4c>)
 8008756:	480e      	ldr	r0, [pc, #56]	@ (8008790 <ethernetif_init+0x50>)
 8008758:	f00a fd88 	bl	801326c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2273      	movs	r2, #115	@ 0x73
 8008760:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2274      	movs	r2, #116	@ 0x74
 8008768:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a09      	ldr	r2, [pc, #36]	@ (8008794 <ethernetif_init+0x54>)
 8008770:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	4a08      	ldr	r2, [pc, #32]	@ (8008798 <ethernetif_init+0x58>)
 8008776:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f7ff fe85 	bl	8008488 <low_level_init>

  return ERR_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	080146d8 	.word	0x080146d8
 800878c:	080146f4 	.word	0x080146f4
 8008790:	08014704 	.word	0x08014704
 8008794:	080110dd 	.word	0x080110dd
 8008798:	080085c9 	.word	0x080085c9

0800879c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80087a8:	68f9      	ldr	r1, [r7, #12]
 80087aa:	4807      	ldr	r0, [pc, #28]	@ (80087c8 <pbuf_free_custom+0x2c>)
 80087ac:	f000 fed4 	bl	8009558 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 80087b0:	4b06      	ldr	r3, [pc, #24]	@ (80087cc <pbuf_free_custom+0x30>)
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d102      	bne.n	80087be <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 80087b8:	4b04      	ldr	r3, [pc, #16]	@ (80087cc <pbuf_free_custom+0x30>)
 80087ba:	2200      	movs	r2, #0
 80087bc:	701a      	strb	r2, [r3, #0]
  }
}
 80087be:	bf00      	nop
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	080170d0 	.word	0x080170d0
 80087cc:	20005458 	.word	0x20005458

080087d0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80087d4:	f7fb f864 	bl	80038a0 <HAL_GetTick>
 80087d8:	4603      	mov	r3, r0
}
 80087da:	4618      	mov	r0, r3
 80087dc:	bd80      	pop	{r7, pc}
	...

080087e0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b08e      	sub	sp, #56	@ 0x38
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087ec:	2200      	movs	r2, #0
 80087ee:	601a      	str	r2, [r3, #0]
 80087f0:	605a      	str	r2, [r3, #4]
 80087f2:	609a      	str	r2, [r3, #8]
 80087f4:	60da      	str	r2, [r3, #12]
 80087f6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a4a      	ldr	r2, [pc, #296]	@ (8008928 <HAL_ETH_MspInit+0x148>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	f040 808d 	bne.w	800891e <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8008804:	2300      	movs	r3, #0
 8008806:	623b      	str	r3, [r7, #32]
 8008808:	4b48      	ldr	r3, [pc, #288]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800880a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800880c:	4a47      	ldr	r2, [pc, #284]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800880e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008812:	6313      	str	r3, [r2, #48]	@ 0x30
 8008814:	4b45      	ldr	r3, [pc, #276]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800881c:	623b      	str	r3, [r7, #32]
 800881e:	6a3b      	ldr	r3, [r7, #32]
 8008820:	2300      	movs	r3, #0
 8008822:	61fb      	str	r3, [r7, #28]
 8008824:	4b41      	ldr	r3, [pc, #260]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008828:	4a40      	ldr	r2, [pc, #256]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800882a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800882e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008830:	4b3e      	ldr	r3, [pc, #248]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008834:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008838:	61fb      	str	r3, [r7, #28]
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	2300      	movs	r3, #0
 800883e:	61bb      	str	r3, [r7, #24]
 8008840:	4b3a      	ldr	r3, [pc, #232]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008844:	4a39      	ldr	r2, [pc, #228]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008846:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800884a:	6313      	str	r3, [r2, #48]	@ 0x30
 800884c:	4b37      	ldr	r3, [pc, #220]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800884e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008854:	61bb      	str	r3, [r7, #24]
 8008856:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008858:	2300      	movs	r3, #0
 800885a:	617b      	str	r3, [r7, #20]
 800885c:	4b33      	ldr	r3, [pc, #204]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800885e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008860:	4a32      	ldr	r2, [pc, #200]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008862:	f043 0304 	orr.w	r3, r3, #4
 8008866:	6313      	str	r3, [r2, #48]	@ 0x30
 8008868:	4b30      	ldr	r3, [pc, #192]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800886a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800886c:	f003 0304 	and.w	r3, r3, #4
 8008870:	617b      	str	r3, [r7, #20]
 8008872:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008874:	2300      	movs	r3, #0
 8008876:	613b      	str	r3, [r7, #16]
 8008878:	4b2c      	ldr	r3, [pc, #176]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800887a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800887c:	4a2b      	ldr	r2, [pc, #172]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800887e:	f043 0301 	orr.w	r3, r3, #1
 8008882:	6313      	str	r3, [r2, #48]	@ 0x30
 8008884:	4b29      	ldr	r3, [pc, #164]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	613b      	str	r3, [r7, #16]
 800888e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008890:	2300      	movs	r3, #0
 8008892:	60fb      	str	r3, [r7, #12]
 8008894:	4b25      	ldr	r3, [pc, #148]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 8008896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008898:	4a24      	ldr	r2, [pc, #144]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 800889a:	f043 0302 	orr.w	r3, r3, #2
 800889e:	6313      	str	r3, [r2, #48]	@ 0x30
 80088a0:	4b22      	ldr	r3, [pc, #136]	@ (800892c <HAL_ETH_MspInit+0x14c>)
 80088a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088a4:	f003 0302 	and.w	r3, r3, #2
 80088a8:	60fb      	str	r3, [r7, #12]
 80088aa:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80088ac:	2332      	movs	r3, #50	@ 0x32
 80088ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088b0:	2302      	movs	r3, #2
 80088b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088b4:	2300      	movs	r3, #0
 80088b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088b8:	2303      	movs	r3, #3
 80088ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80088bc:	230b      	movs	r3, #11
 80088be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80088c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088c4:	4619      	mov	r1, r3
 80088c6:	481a      	ldr	r0, [pc, #104]	@ (8008930 <HAL_ETH_MspInit+0x150>)
 80088c8:	f7fc ff54 	bl	8005774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80088cc:	2386      	movs	r3, #134	@ 0x86
 80088ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088d0:	2302      	movs	r3, #2
 80088d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088d4:	2300      	movs	r3, #0
 80088d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088d8:	2303      	movs	r3, #3
 80088da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80088dc:	230b      	movs	r3, #11
 80088de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80088e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088e4:	4619      	mov	r1, r3
 80088e6:	4813      	ldr	r0, [pc, #76]	@ (8008934 <HAL_ETH_MspInit+0x154>)
 80088e8:	f7fc ff44 	bl	8005774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80088ec:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80088f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088f2:	2302      	movs	r3, #2
 80088f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088f6:	2300      	movs	r3, #0
 80088f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088fa:	2303      	movs	r3, #3
 80088fc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80088fe:	230b      	movs	r3, #11
 8008900:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008902:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008906:	4619      	mov	r1, r3
 8008908:	480b      	ldr	r0, [pc, #44]	@ (8008938 <HAL_ETH_MspInit+0x158>)
 800890a:	f7fc ff33 	bl	8005774 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800890e:	2200      	movs	r2, #0
 8008910:	2100      	movs	r1, #0
 8008912:	203d      	movs	r0, #61	@ 0x3d
 8008914:	f7fb fc2d 	bl	8004172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8008918:	203d      	movs	r0, #61	@ 0x3d
 800891a:	f7fb fc46 	bl	80041aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800891e:	bf00      	nop
 8008920:	3738      	adds	r7, #56	@ 0x38
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	40028000 	.word	0x40028000
 800892c:	40023800 	.word	0x40023800
 8008930:	40020800 	.word	0x40020800
 8008934:	40020000 	.word	0x40020000
 8008938:	40020400 	.word	0x40020400

0800893c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8008940:	4802      	ldr	r0, [pc, #8]	@ (800894c <ETH_PHY_IO_Init+0x10>)
 8008942:	f7fc fab3 	bl	8004eac <HAL_ETH_SetMDIOClockRange>

  return 0;
 8008946:	2300      	movs	r3, #0
}
 8008948:	4618      	mov	r0, r3
 800894a:	bd80      	pop	{r7, pc}
 800894c:	2000559c 	.word	0x2000559c

08008950 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8008950:	b480      	push	{r7}
 8008952:	af00      	add	r7, sp, #0
  return 0;
 8008954:	2300      	movs	r3, #0
}
 8008956:	4618      	mov	r0, r3
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b084      	sub	sp, #16
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	68f9      	ldr	r1, [r7, #12]
 8008972:	4807      	ldr	r0, [pc, #28]	@ (8008990 <ETH_PHY_IO_ReadReg+0x30>)
 8008974:	f7fc f8f4 	bl	8004b60 <HAL_ETH_ReadPHYRegister>
 8008978:	4603      	mov	r3, r0
 800897a:	2b00      	cmp	r3, #0
 800897c:	d002      	beq.n	8008984 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800897e:	f04f 33ff 	mov.w	r3, #4294967295
 8008982:	e000      	b.n	8008986 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8008984:	2300      	movs	r3, #0
}
 8008986:	4618      	mov	r0, r3
 8008988:	3710      	adds	r7, #16
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	2000559c 	.word	0x2000559c

08008994 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	60f8      	str	r0, [r7, #12]
 800899c:	60b9      	str	r1, [r7, #8]
 800899e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	68f9      	ldr	r1, [r7, #12]
 80089a6:	4807      	ldr	r0, [pc, #28]	@ (80089c4 <ETH_PHY_IO_WriteReg+0x30>)
 80089a8:	f7fc f925 	bl	8004bf6 <HAL_ETH_WritePHYRegister>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d002      	beq.n	80089b8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 80089b2:	f04f 33ff 	mov.w	r3, #4294967295
 80089b6:	e000      	b.n	80089ba <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	2000559c 	.word	0x2000559c

080089c8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80089cc:	f7fa ff68 	bl	80038a0 <HAL_GetTick>
 80089d0:	4603      	mov	r3, r0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	bd80      	pop	{r7, pc}
	...

080089d8 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b0a0      	sub	sp, #128	@ 0x80
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80089e0:	f107 030c 	add.w	r3, r7, #12
 80089e4:	2264      	movs	r2, #100	@ 0x64
 80089e6:	2100      	movs	r1, #0
 80089e8:	4618      	mov	r0, r3
 80089ea:	f00a fce0 	bl	80133ae <memset>
  int32_t PHYLinkState = 0;
 80089ee:	2300      	movs	r3, #0
 80089f0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80089f2:	2300      	movs	r3, #0
 80089f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089f6:	2300      	movs	r3, #0
 80089f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80089fa:	2300      	movs	r3, #0
 80089fc:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80089fe:	483a      	ldr	r0, [pc, #232]	@ (8008ae8 <ethernet_link_check_state+0x110>)
 8008a00:	f7fa fe60 	bl	80036c4 <LAN8742_GetLinkState>
 8008a04:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008a0c:	089b      	lsrs	r3, r3, #2
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00c      	beq.n	8008a32 <ethernet_link_check_state+0x5a>
 8008a18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	dc09      	bgt.n	8008a32 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop_IT(&heth);
 8008a1e:	4833      	ldr	r0, [pc, #204]	@ (8008aec <ethernet_link_check_state+0x114>)
 8008a20:	f7fb fd64 	bl	80044ec <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f001 f81b 	bl	8009a60 <netif_set_down>
    netif_set_link_down(netif);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f001 f87e 	bl	8009b2c <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 8008a30:	e055      	b.n	8008ade <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008a38:	f003 0304 	and.w	r3, r3, #4
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d14e      	bne.n	8008ade <ethernet_link_check_state+0x106>
 8008a40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	dd4b      	ble.n	8008ade <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 8008a46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a48:	3b02      	subs	r3, #2
 8008a4a:	2b03      	cmp	r3, #3
 8008a4c:	d82a      	bhi.n	8008aa4 <ethernet_link_check_state+0xcc>
 8008a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a54 <ethernet_link_check_state+0x7c>)
 8008a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a54:	08008a65 	.word	0x08008a65
 8008a58:	08008a77 	.word	0x08008a77
 8008a5c:	08008a87 	.word	0x08008a87
 8008a60:	08008a97 	.word	0x08008a97
      duplex = ETH_FULLDUPLEX_MODE;
 8008a64:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008a68:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8008a6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008a6e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008a70:	2301      	movs	r3, #1
 8008a72:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8008a74:	e017      	b.n	8008aa6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8008a76:	2300      	movs	r3, #0
 8008a78:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8008a7a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008a7e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008a80:	2301      	movs	r3, #1
 8008a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8008a84:	e00f      	b.n	8008aa6 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 8008a86:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008a8a:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008a90:	2301      	movs	r3, #1
 8008a92:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8008a94:	e007      	b.n	8008aa6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8008a96:	2300      	movs	r3, #0
 8008a98:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8008aa2:	e000      	b.n	8008aa6 <ethernet_link_check_state+0xce>
      break;
 8008aa4:	bf00      	nop
    if(linkchanged)
 8008aa6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d018      	beq.n	8008ade <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8008aac:	f107 030c 	add.w	r3, r7, #12
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	480e      	ldr	r0, [pc, #56]	@ (8008aec <ethernet_link_check_state+0x114>)
 8008ab4:	f7fc f8e8 	bl	8004c88 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8008ab8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008aba:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 8008abc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008abe:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008ac0:	f107 030c 	add.w	r3, r7, #12
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	4809      	ldr	r0, [pc, #36]	@ (8008aec <ethernet_link_check_state+0x114>)
 8008ac8:	f7fc f9d5 	bl	8004e76 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8008acc:	4807      	ldr	r0, [pc, #28]	@ (8008aec <ethernet_link_check_state+0x114>)
 8008ace:	f7fb fc9d 	bl	800440c <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 ff58 	bl	8009988 <netif_set_up>
      netif_set_link_up(netif);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 fff3 	bl	8009ac4 <netif_set_link_up>
}
 8008ade:	bf00      	nop
 8008ae0:	3780      	adds	r7, #128	@ 0x80
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20005684 	.word	0x20005684
 8008aec:	2000559c 	.word	0x2000559c

08008af0 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b086      	sub	sp, #24
 8008af4:	af02      	add	r7, sp, #8
 8008af6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8008af8:	4812      	ldr	r0, [pc, #72]	@ (8008b44 <HAL_ETH_RxAllocateCallback+0x54>)
 8008afa:	f000 fcbf 	bl	800947c <memp_malloc_pool>
 8008afe:	60f8      	str	r0, [r7, #12]
  if (p)
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d014      	beq.n	8008b30 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f103 0220 	add.w	r2, r3, #32
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	4a0d      	ldr	r2, [pc, #52]	@ (8008b48 <HAL_ETH_RxAllocateCallback+0x58>)
 8008b14:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8008b1e:	9201      	str	r2, [sp, #4]
 8008b20:	9300      	str	r3, [sp, #0]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2241      	movs	r2, #65	@ 0x41
 8008b26:	2100      	movs	r1, #0
 8008b28:	2000      	movs	r0, #0
 8008b2a:	f001 f9f5 	bl	8009f18 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8008b2e:	e005      	b.n	8008b3c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8008b30:	4b06      	ldr	r3, [pc, #24]	@ (8008b4c <HAL_ETH_RxAllocateCallback+0x5c>)
 8008b32:	2201      	movs	r2, #1
 8008b34:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	601a      	str	r2, [r3, #0]
}
 8008b3c:	bf00      	nop
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	080170d0 	.word	0x080170d0
 8008b48:	0800879d 	.word	0x0800879d
 8008b4c:	20005458 	.word	0x20005458

08008b50 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b089      	sub	sp, #36	@ 0x24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
 8008b5c:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8008b66:	2300      	movs	r3, #0
 8008b68:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	3b20      	subs	r3, #32
 8008b6e:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8008b70:	69fb      	ldr	r3, [r7, #28]
 8008b72:	2200      	movs	r2, #0
 8008b74:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	887a      	ldrh	r2, [r7, #2]
 8008b80:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8008b82:	69bb      	ldr	r3, [r7, #24]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d103      	bne.n	8008b92 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	69fa      	ldr	r2, [r7, #28]
 8008b8e:	601a      	str	r2, [r3, #0]
 8008b90:	e003      	b.n	8008b9a <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	69fa      	ldr	r2, [r7, #28]
 8008b98:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	69fa      	ldr	r2, [r7, #28]
 8008b9e:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8008ba0:	69bb      	ldr	r3, [r7, #24]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	61fb      	str	r3, [r7, #28]
 8008ba6:	e009      	b.n	8008bbc <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	891a      	ldrh	r2, [r3, #8]
 8008bac:	887b      	ldrh	r3, [r7, #2]
 8008bae:	4413      	add	r3, r2
 8008bb0:	b29a      	uxth	r2, r3
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	61fb      	str	r3, [r7, #28]
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1f2      	bne.n	8008ba8 <HAL_ETH_RxLinkCallback+0x58>
  }

/* USER CODE END HAL ETH RxLinkCallback */
}
 8008bc2:	bf00      	nop
 8008bc4:	bf00      	nop
 8008bc6:	3724      	adds	r7, #36	@ 0x24
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8008bda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008bde:	021b      	lsls	r3, r3, #8
 8008be0:	b21a      	sxth	r2, r3
 8008be2:	88fb      	ldrh	r3, [r7, #6]
 8008be4:	0a1b      	lsrs	r3, r3, #8
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	b21b      	sxth	r3, r3
 8008bea:	4313      	orrs	r3, r2
 8008bec:	b21b      	sxth	r3, r3
 8008bee:	b29b      	uxth	r3, r3
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	370c      	adds	r7, #12
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr

08008bfc <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	061a      	lsls	r2, r3, #24
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	021b      	lsls	r3, r3, #8
 8008c0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008c10:	431a      	orrs	r2, r3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	0a1b      	lsrs	r3, r3, #8
 8008c16:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008c1a:	431a      	orrs	r2, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	0e1b      	lsrs	r3, r3, #24
 8008c20:	4313      	orrs	r3, r2
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr

08008c2e <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b082      	sub	sp, #8
 8008c32:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8008c34:	2300      	movs	r3, #0
 8008c36:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 8008c38:	f000 f8d4 	bl	8008de4 <mem_init>
  memp_init();
 8008c3c:	f000 fbda 	bl	80093f4 <memp_init>
  pbuf_init();
  netif_init();
 8008c40:	f000 fcd8 	bl	80095f4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8008c44:	f007 f8f4 	bl	800fe30 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8008c48:	f001 fe50 	bl	800a8ec <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8008c4c:	f007 f866 	bl	800fd1c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8008c50:	bf00      	nop
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	4603      	mov	r3, r0
 8008c60:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8008c62:	4b05      	ldr	r3, [pc, #20]	@ (8008c78 <ptr_to_mem+0x20>)
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	88fb      	ldrh	r3, [r7, #6]
 8008c68:	4413      	add	r3, r2
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	370c      	adds	r7, #12
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	20005ad0 	.word	0x20005ad0

08008c7c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8008c84:	4b05      	ldr	r3, [pc, #20]	@ (8008c9c <mem_to_ptr+0x20>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	1ad3      	subs	r3, r2, r3
 8008c8c:	b29b      	uxth	r3, r3
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	370c      	adds	r7, #12
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr
 8008c9a:	bf00      	nop
 8008c9c:	20005ad0 	.word	0x20005ad0

08008ca0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8008ca0:	b590      	push	{r4, r7, lr}
 8008ca2:	b085      	sub	sp, #20
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8008ca8:	4b45      	ldr	r3, [pc, #276]	@ (8008dc0 <plug_holes+0x120>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d206      	bcs.n	8008cc0 <plug_holes+0x20>
 8008cb2:	4b44      	ldr	r3, [pc, #272]	@ (8008dc4 <plug_holes+0x124>)
 8008cb4:	f240 12df 	movw	r2, #479	@ 0x1df
 8008cb8:	4943      	ldr	r1, [pc, #268]	@ (8008dc8 <plug_holes+0x128>)
 8008cba:	4844      	ldr	r0, [pc, #272]	@ (8008dcc <plug_holes+0x12c>)
 8008cbc:	f00a fad6 	bl	801326c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8008cc0:	4b43      	ldr	r3, [pc, #268]	@ (8008dd0 <plug_holes+0x130>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d306      	bcc.n	8008cd8 <plug_holes+0x38>
 8008cca:	4b3e      	ldr	r3, [pc, #248]	@ (8008dc4 <plug_holes+0x124>)
 8008ccc:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008cd0:	4940      	ldr	r1, [pc, #256]	@ (8008dd4 <plug_holes+0x134>)
 8008cd2:	483e      	ldr	r0, [pc, #248]	@ (8008dcc <plug_holes+0x12c>)
 8008cd4:	f00a faca 	bl	801326c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	791b      	ldrb	r3, [r3, #4]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d006      	beq.n	8008cee <plug_holes+0x4e>
 8008ce0:	4b38      	ldr	r3, [pc, #224]	@ (8008dc4 <plug_holes+0x124>)
 8008ce2:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8008ce6:	493c      	ldr	r1, [pc, #240]	@ (8008dd8 <plug_holes+0x138>)
 8008ce8:	4838      	ldr	r0, [pc, #224]	@ (8008dcc <plug_holes+0x12c>)
 8008cea:	f00a fabf 	bl	801326c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	881b      	ldrh	r3, [r3, #0]
 8008cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cf6:	d906      	bls.n	8008d06 <plug_holes+0x66>
 8008cf8:	4b32      	ldr	r3, [pc, #200]	@ (8008dc4 <plug_holes+0x124>)
 8008cfa:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8008cfe:	4937      	ldr	r1, [pc, #220]	@ (8008ddc <plug_holes+0x13c>)
 8008d00:	4832      	ldr	r0, [pc, #200]	@ (8008dcc <plug_holes+0x12c>)
 8008d02:	f00a fab3 	bl	801326c <iprintf>

  nmem = ptr_to_mem(mem->next);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	881b      	ldrh	r3, [r3, #0]
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f7ff ffa4 	bl	8008c58 <ptr_to_mem>
 8008d10:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d024      	beq.n	8008d64 <plug_holes+0xc4>
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	791b      	ldrb	r3, [r3, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d120      	bne.n	8008d64 <plug_holes+0xc4>
 8008d22:	4b2b      	ldr	r3, [pc, #172]	@ (8008dd0 <plug_holes+0x130>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d01b      	beq.n	8008d64 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8008d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8008de0 <plug_holes+0x140>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	68fa      	ldr	r2, [r7, #12]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d102      	bne.n	8008d3c <plug_holes+0x9c>
      lfree = mem;
 8008d36:	4a2a      	ldr	r2, [pc, #168]	@ (8008de0 <plug_holes+0x140>)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	881a      	ldrh	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	881b      	ldrh	r3, [r3, #0]
 8008d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d4c:	d00a      	beq.n	8008d64 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	881b      	ldrh	r3, [r3, #0]
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7ff ff80 	bl	8008c58 <ptr_to_mem>
 8008d58:	4604      	mov	r4, r0
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7ff ff8e 	bl	8008c7c <mem_to_ptr>
 8008d60:	4603      	mov	r3, r0
 8008d62:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	885b      	ldrh	r3, [r3, #2]
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7ff ff75 	bl	8008c58 <ptr_to_mem>
 8008d6e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8008d70:	68ba      	ldr	r2, [r7, #8]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d01f      	beq.n	8008db8 <plug_holes+0x118>
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	791b      	ldrb	r3, [r3, #4]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d11b      	bne.n	8008db8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8008d80:	4b17      	ldr	r3, [pc, #92]	@ (8008de0 <plug_holes+0x140>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d102      	bne.n	8008d90 <plug_holes+0xf0>
      lfree = pmem;
 8008d8a:	4a15      	ldr	r2, [pc, #84]	@ (8008de0 <plug_holes+0x140>)
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	881a      	ldrh	r2, [r3, #0]
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	881b      	ldrh	r3, [r3, #0]
 8008d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008da0:	d00a      	beq.n	8008db8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	881b      	ldrh	r3, [r3, #0]
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7ff ff56 	bl	8008c58 <ptr_to_mem>
 8008dac:	4604      	mov	r4, r0
 8008dae:	68b8      	ldr	r0, [r7, #8]
 8008db0:	f7ff ff64 	bl	8008c7c <mem_to_ptr>
 8008db4:	4603      	mov	r3, r0
 8008db6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8008db8:	bf00      	nop
 8008dba:	3714      	adds	r7, #20
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd90      	pop	{r4, r7, pc}
 8008dc0:	20005ad0 	.word	0x20005ad0
 8008dc4:	0801472c 	.word	0x0801472c
 8008dc8:	0801475c 	.word	0x0801475c
 8008dcc:	08014774 	.word	0x08014774
 8008dd0:	20005ad4 	.word	0x20005ad4
 8008dd4:	0801479c 	.word	0x0801479c
 8008dd8:	080147b8 	.word	0x080147b8
 8008ddc:	080147d4 	.word	0x080147d4
 8008de0:	20005ad8 	.word	0x20005ad8

08008de4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b082      	sub	sp, #8
 8008de8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8008dea:	4b18      	ldr	r3, [pc, #96]	@ (8008e4c <mem_init+0x68>)
 8008dec:	3303      	adds	r3, #3
 8008dee:	f023 0303 	bic.w	r3, r3, #3
 8008df2:	461a      	mov	r2, r3
 8008df4:	4b16      	ldr	r3, [pc, #88]	@ (8008e50 <mem_init+0x6c>)
 8008df6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8008df8:	4b15      	ldr	r3, [pc, #84]	@ (8008e50 <mem_init+0x6c>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008e04:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8008e12:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8008e16:	f7ff ff1f 	bl	8008c58 <ptr_to_mem>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8008e54 <mem_init+0x70>)
 8008e1e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8008e20:	4b0c      	ldr	r3, [pc, #48]	@ (8008e54 <mem_init+0x70>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2201      	movs	r2, #1
 8008e26:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8008e28:	4b0a      	ldr	r3, [pc, #40]	@ (8008e54 <mem_init+0x70>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008e30:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8008e32:	4b08      	ldr	r3, [pc, #32]	@ (8008e54 <mem_init+0x70>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008e3a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8008e3c:	4b04      	ldr	r3, [pc, #16]	@ (8008e50 <mem_init+0x6c>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a05      	ldr	r2, [pc, #20]	@ (8008e58 <mem_init+0x74>)
 8008e42:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8008e44:	bf00      	nop
 8008e46:	3708      	adds	r7, #8
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}
 8008e4c:	200056bc 	.word	0x200056bc
 8008e50:	20005ad0 	.word	0x20005ad0
 8008e54:	20005ad4 	.word	0x20005ad4
 8008e58:	20005ad8 	.word	0x20005ad8

08008e5c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b086      	sub	sp, #24
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f7ff ff09 	bl	8008c7c <mem_to_ptr>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	881b      	ldrh	r3, [r3, #0]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7ff fef0 	bl	8008c58 <ptr_to_mem>
 8008e78:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	885b      	ldrh	r3, [r3, #2]
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f7ff feea 	bl	8008c58 <ptr_to_mem>
 8008e84:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	881b      	ldrh	r3, [r3, #0]
 8008e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e8e:	d818      	bhi.n	8008ec2 <mem_link_valid+0x66>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	885b      	ldrh	r3, [r3, #2]
 8008e94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e98:	d813      	bhi.n	8008ec2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8008e9e:	8afa      	ldrh	r2, [r7, #22]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d004      	beq.n	8008eae <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	881b      	ldrh	r3, [r3, #0]
 8008ea8:	8afa      	ldrh	r2, [r7, #22]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d109      	bne.n	8008ec2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8008eae:	4b08      	ldr	r3, [pc, #32]	@ (8008ed0 <mem_link_valid+0x74>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8008eb2:	693a      	ldr	r2, [r7, #16]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d006      	beq.n	8008ec6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	885b      	ldrh	r3, [r3, #2]
 8008ebc:	8afa      	ldrh	r2, [r7, #22]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d001      	beq.n	8008ec6 <mem_link_valid+0x6a>
    return 0;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	e000      	b.n	8008ec8 <mem_link_valid+0x6c>
  }
  return 1;
 8008ec6:	2301      	movs	r3, #1
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3718      	adds	r7, #24
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	20005ad4 	.word	0x20005ad4

08008ed4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d04c      	beq.n	8008f7c <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f003 0303 	and.w	r3, r3, #3
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d007      	beq.n	8008efc <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8008eec:	4b25      	ldr	r3, [pc, #148]	@ (8008f84 <mem_free+0xb0>)
 8008eee:	f240 2273 	movw	r2, #627	@ 0x273
 8008ef2:	4925      	ldr	r1, [pc, #148]	@ (8008f88 <mem_free+0xb4>)
 8008ef4:	4825      	ldr	r0, [pc, #148]	@ (8008f8c <mem_free+0xb8>)
 8008ef6:	f00a f9b9 	bl	801326c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8008efa:	e040      	b.n	8008f7e <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	3b08      	subs	r3, #8
 8008f00:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8008f02:	4b23      	ldr	r3, [pc, #140]	@ (8008f90 <mem_free+0xbc>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d306      	bcc.n	8008f1a <mem_free+0x46>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f103 020c 	add.w	r2, r3, #12
 8008f12:	4b20      	ldr	r3, [pc, #128]	@ (8008f94 <mem_free+0xc0>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d907      	bls.n	8008f2a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8008f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8008f84 <mem_free+0xb0>)
 8008f1c:	f240 227f 	movw	r2, #639	@ 0x27f
 8008f20:	491d      	ldr	r1, [pc, #116]	@ (8008f98 <mem_free+0xc4>)
 8008f22:	481a      	ldr	r0, [pc, #104]	@ (8008f8c <mem_free+0xb8>)
 8008f24:	f00a f9a2 	bl	801326c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8008f28:	e029      	b.n	8008f7e <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	791b      	ldrb	r3, [r3, #4]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d107      	bne.n	8008f42 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8008f32:	4b14      	ldr	r3, [pc, #80]	@ (8008f84 <mem_free+0xb0>)
 8008f34:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8008f38:	4918      	ldr	r1, [pc, #96]	@ (8008f9c <mem_free+0xc8>)
 8008f3a:	4814      	ldr	r0, [pc, #80]	@ (8008f8c <mem_free+0xb8>)
 8008f3c:	f00a f996 	bl	801326c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8008f40:	e01d      	b.n	8008f7e <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f7ff ff8a 	bl	8008e5c <mem_link_valid>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d107      	bne.n	8008f5e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8008f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f84 <mem_free+0xb0>)
 8008f50:	f240 2295 	movw	r2, #661	@ 0x295
 8008f54:	4912      	ldr	r1, [pc, #72]	@ (8008fa0 <mem_free+0xcc>)
 8008f56:	480d      	ldr	r0, [pc, #52]	@ (8008f8c <mem_free+0xb8>)
 8008f58:	f00a f988 	bl	801326c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8008f5c:	e00f      	b.n	8008f7e <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2200      	movs	r2, #0
 8008f62:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8008f64:	4b0f      	ldr	r3, [pc, #60]	@ (8008fa4 <mem_free+0xd0>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68fa      	ldr	r2, [r7, #12]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d202      	bcs.n	8008f74 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8008f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8008fa4 <mem_free+0xd0>)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f7ff fe93 	bl	8008ca0 <plug_holes>
 8008f7a:	e000      	b.n	8008f7e <mem_free+0xaa>
    return;
 8008f7c:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8008f7e:	3710      	adds	r7, #16
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	0801472c 	.word	0x0801472c
 8008f88:	08014800 	.word	0x08014800
 8008f8c:	08014774 	.word	0x08014774
 8008f90:	20005ad0 	.word	0x20005ad0
 8008f94:	20005ad4 	.word	0x20005ad4
 8008f98:	08014824 	.word	0x08014824
 8008f9c:	08014840 	.word	0x08014840
 8008fa0:	08014868 	.word	0x08014868
 8008fa4:	20005ad8 	.word	0x20005ad8

08008fa8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b088      	sub	sp, #32
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8008fb4:	887b      	ldrh	r3, [r7, #2]
 8008fb6:	3303      	adds	r3, #3
 8008fb8:	b29b      	uxth	r3, r3
 8008fba:	f023 0303 	bic.w	r3, r3, #3
 8008fbe:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8008fc0:	8bfb      	ldrh	r3, [r7, #30]
 8008fc2:	2b0b      	cmp	r3, #11
 8008fc4:	d801      	bhi.n	8008fca <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8008fc6:	230c      	movs	r3, #12
 8008fc8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8008fca:	8bfb      	ldrh	r3, [r7, #30]
 8008fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fd0:	d803      	bhi.n	8008fda <mem_trim+0x32>
 8008fd2:	8bfa      	ldrh	r2, [r7, #30]
 8008fd4:	887b      	ldrh	r3, [r7, #2]
 8008fd6:	429a      	cmp	r2, r3
 8008fd8:	d201      	bcs.n	8008fde <mem_trim+0x36>
    return NULL;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	e0cc      	b.n	8009178 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8008fde:	4b68      	ldr	r3, [pc, #416]	@ (8009180 <mem_trim+0x1d8>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d304      	bcc.n	8008ff2 <mem_trim+0x4a>
 8008fe8:	4b66      	ldr	r3, [pc, #408]	@ (8009184 <mem_trim+0x1dc>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d306      	bcc.n	8009000 <mem_trim+0x58>
 8008ff2:	4b65      	ldr	r3, [pc, #404]	@ (8009188 <mem_trim+0x1e0>)
 8008ff4:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8008ff8:	4964      	ldr	r1, [pc, #400]	@ (800918c <mem_trim+0x1e4>)
 8008ffa:	4865      	ldr	r0, [pc, #404]	@ (8009190 <mem_trim+0x1e8>)
 8008ffc:	f00a f936 	bl	801326c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8009000:	4b5f      	ldr	r3, [pc, #380]	@ (8009180 <mem_trim+0x1d8>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	429a      	cmp	r2, r3
 8009008:	d304      	bcc.n	8009014 <mem_trim+0x6c>
 800900a:	4b5e      	ldr	r3, [pc, #376]	@ (8009184 <mem_trim+0x1dc>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	429a      	cmp	r2, r3
 8009012:	d301      	bcc.n	8009018 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	e0af      	b.n	8009178 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	3b08      	subs	r3, #8
 800901c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800901e:	69b8      	ldr	r0, [r7, #24]
 8009020:	f7ff fe2c 	bl	8008c7c <mem_to_ptr>
 8009024:	4603      	mov	r3, r0
 8009026:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	881a      	ldrh	r2, [r3, #0]
 800902c:	8afb      	ldrh	r3, [r7, #22]
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	b29b      	uxth	r3, r3
 8009032:	3b08      	subs	r3, #8
 8009034:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8009036:	8bfa      	ldrh	r2, [r7, #30]
 8009038:	8abb      	ldrh	r3, [r7, #20]
 800903a:	429a      	cmp	r2, r3
 800903c:	d906      	bls.n	800904c <mem_trim+0xa4>
 800903e:	4b52      	ldr	r3, [pc, #328]	@ (8009188 <mem_trim+0x1e0>)
 8009040:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8009044:	4953      	ldr	r1, [pc, #332]	@ (8009194 <mem_trim+0x1ec>)
 8009046:	4852      	ldr	r0, [pc, #328]	@ (8009190 <mem_trim+0x1e8>)
 8009048:	f00a f910 	bl	801326c <iprintf>
  if (newsize > size) {
 800904c:	8bfa      	ldrh	r2, [r7, #30]
 800904e:	8abb      	ldrh	r3, [r7, #20]
 8009050:	429a      	cmp	r2, r3
 8009052:	d901      	bls.n	8009058 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 8009054:	2300      	movs	r3, #0
 8009056:	e08f      	b.n	8009178 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 8009058:	8bfa      	ldrh	r2, [r7, #30]
 800905a:	8abb      	ldrh	r3, [r7, #20]
 800905c:	429a      	cmp	r2, r3
 800905e:	d101      	bne.n	8009064 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	e089      	b.n	8009178 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	881b      	ldrh	r3, [r3, #0]
 8009068:	4618      	mov	r0, r3
 800906a:	f7ff fdf5 	bl	8008c58 <ptr_to_mem>
 800906e:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	791b      	ldrb	r3, [r3, #4]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d13f      	bne.n	80090f8 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009080:	d106      	bne.n	8009090 <mem_trim+0xe8>
 8009082:	4b41      	ldr	r3, [pc, #260]	@ (8009188 <mem_trim+0x1e0>)
 8009084:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8009088:	4943      	ldr	r1, [pc, #268]	@ (8009198 <mem_trim+0x1f0>)
 800908a:	4841      	ldr	r0, [pc, #260]	@ (8009190 <mem_trim+0x1e8>)
 800908c:	f00a f8ee 	bl	801326c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	881b      	ldrh	r3, [r3, #0]
 8009094:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8009096:	8afa      	ldrh	r2, [r7, #22]
 8009098:	8bfb      	ldrh	r3, [r7, #30]
 800909a:	4413      	add	r3, r2
 800909c:	b29b      	uxth	r3, r3
 800909e:	3308      	adds	r3, #8
 80090a0:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80090a2:	4b3e      	ldr	r3, [pc, #248]	@ (800919c <mem_trim+0x1f4>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	693a      	ldr	r2, [r7, #16]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d106      	bne.n	80090ba <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 80090ac:	89fb      	ldrh	r3, [r7, #14]
 80090ae:	4618      	mov	r0, r3
 80090b0:	f7ff fdd2 	bl	8008c58 <ptr_to_mem>
 80090b4:	4603      	mov	r3, r0
 80090b6:	4a39      	ldr	r2, [pc, #228]	@ (800919c <mem_trim+0x1f4>)
 80090b8:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80090ba:	89fb      	ldrh	r3, [r7, #14]
 80090bc:	4618      	mov	r0, r3
 80090be:	f7ff fdcb 	bl	8008c58 <ptr_to_mem>
 80090c2:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	2200      	movs	r2, #0
 80090c8:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	89ba      	ldrh	r2, [r7, #12]
 80090ce:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	8afa      	ldrh	r2, [r7, #22]
 80090d4:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80090d6:	69bb      	ldr	r3, [r7, #24]
 80090d8:	89fa      	ldrh	r2, [r7, #14]
 80090da:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	881b      	ldrh	r3, [r3, #0]
 80090e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090e4:	d047      	beq.n	8009176 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	881b      	ldrh	r3, [r3, #0]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7ff fdb4 	bl	8008c58 <ptr_to_mem>
 80090f0:	4602      	mov	r2, r0
 80090f2:	89fb      	ldrh	r3, [r7, #14]
 80090f4:	8053      	strh	r3, [r2, #2]
 80090f6:	e03e      	b.n	8009176 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80090f8:	8bfb      	ldrh	r3, [r7, #30]
 80090fa:	f103 0214 	add.w	r2, r3, #20
 80090fe:	8abb      	ldrh	r3, [r7, #20]
 8009100:	429a      	cmp	r2, r3
 8009102:	d838      	bhi.n	8009176 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8009104:	8afa      	ldrh	r2, [r7, #22]
 8009106:	8bfb      	ldrh	r3, [r7, #30]
 8009108:	4413      	add	r3, r2
 800910a:	b29b      	uxth	r3, r3
 800910c:	3308      	adds	r3, #8
 800910e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8009110:	69bb      	ldr	r3, [r7, #24]
 8009112:	881b      	ldrh	r3, [r3, #0]
 8009114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009118:	d106      	bne.n	8009128 <mem_trim+0x180>
 800911a:	4b1b      	ldr	r3, [pc, #108]	@ (8009188 <mem_trim+0x1e0>)
 800911c:	f240 3216 	movw	r2, #790	@ 0x316
 8009120:	491d      	ldr	r1, [pc, #116]	@ (8009198 <mem_trim+0x1f0>)
 8009122:	481b      	ldr	r0, [pc, #108]	@ (8009190 <mem_trim+0x1e8>)
 8009124:	f00a f8a2 	bl	801326c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8009128:	89fb      	ldrh	r3, [r7, #14]
 800912a:	4618      	mov	r0, r3
 800912c:	f7ff fd94 	bl	8008c58 <ptr_to_mem>
 8009130:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8009132:	4b1a      	ldr	r3, [pc, #104]	@ (800919c <mem_trim+0x1f4>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	693a      	ldr	r2, [r7, #16]
 8009138:	429a      	cmp	r2, r3
 800913a:	d202      	bcs.n	8009142 <mem_trim+0x19a>
      lfree = mem2;
 800913c:	4a17      	ldr	r2, [pc, #92]	@ (800919c <mem_trim+0x1f4>)
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	2200      	movs	r2, #0
 8009146:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	881a      	ldrh	r2, [r3, #0]
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	8afa      	ldrh	r2, [r7, #22]
 8009154:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8009156:	69bb      	ldr	r3, [r7, #24]
 8009158:	89fa      	ldrh	r2, [r7, #14]
 800915a:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	881b      	ldrh	r3, [r3, #0]
 8009160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009164:	d007      	beq.n	8009176 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	881b      	ldrh	r3, [r3, #0]
 800916a:	4618      	mov	r0, r3
 800916c:	f7ff fd74 	bl	8008c58 <ptr_to_mem>
 8009170:	4602      	mov	r2, r0
 8009172:	89fb      	ldrh	r3, [r7, #14]
 8009174:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8009176:	687b      	ldr	r3, [r7, #4]
}
 8009178:	4618      	mov	r0, r3
 800917a:	3720      	adds	r7, #32
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	20005ad0 	.word	0x20005ad0
 8009184:	20005ad4 	.word	0x20005ad4
 8009188:	0801472c 	.word	0x0801472c
 800918c:	0801489c 	.word	0x0801489c
 8009190:	08014774 	.word	0x08014774
 8009194:	080148b4 	.word	0x080148b4
 8009198:	080148d4 	.word	0x080148d4
 800919c:	20005ad8 	.word	0x20005ad8

080091a0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b088      	sub	sp, #32
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	4603      	mov	r3, r0
 80091a8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80091aa:	88fb      	ldrh	r3, [r7, #6]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d101      	bne.n	80091b4 <mem_malloc+0x14>
    return NULL;
 80091b0:	2300      	movs	r3, #0
 80091b2:	e0d9      	b.n	8009368 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80091b4:	88fb      	ldrh	r3, [r7, #6]
 80091b6:	3303      	adds	r3, #3
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	f023 0303 	bic.w	r3, r3, #3
 80091be:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80091c0:	8bbb      	ldrh	r3, [r7, #28]
 80091c2:	2b0b      	cmp	r3, #11
 80091c4:	d801      	bhi.n	80091ca <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80091c6:	230c      	movs	r3, #12
 80091c8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80091ca:	8bbb      	ldrh	r3, [r7, #28]
 80091cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091d0:	d803      	bhi.n	80091da <mem_malloc+0x3a>
 80091d2:	8bba      	ldrh	r2, [r7, #28]
 80091d4:	88fb      	ldrh	r3, [r7, #6]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d201      	bcs.n	80091de <mem_malloc+0x3e>
    return NULL;
 80091da:	2300      	movs	r3, #0
 80091dc:	e0c4      	b.n	8009368 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80091de:	4b64      	ldr	r3, [pc, #400]	@ (8009370 <mem_malloc+0x1d0>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4618      	mov	r0, r3
 80091e4:	f7ff fd4a 	bl	8008c7c <mem_to_ptr>
 80091e8:	4603      	mov	r3, r0
 80091ea:	83fb      	strh	r3, [r7, #30]
 80091ec:	e0b4      	b.n	8009358 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80091ee:	8bfb      	ldrh	r3, [r7, #30]
 80091f0:	4618      	mov	r0, r3
 80091f2:	f7ff fd31 	bl	8008c58 <ptr_to_mem>
 80091f6:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	791b      	ldrb	r3, [r3, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f040 80a4 	bne.w	800934a <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	881b      	ldrh	r3, [r3, #0]
 8009206:	461a      	mov	r2, r3
 8009208:	8bfb      	ldrh	r3, [r7, #30]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	f1a3 0208 	sub.w	r2, r3, #8
 8009210:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8009212:	429a      	cmp	r2, r3
 8009214:	f0c0 8099 	bcc.w	800934a <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	881b      	ldrh	r3, [r3, #0]
 800921c:	461a      	mov	r2, r3
 800921e:	8bfb      	ldrh	r3, [r7, #30]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	f1a3 0208 	sub.w	r2, r3, #8
 8009226:	8bbb      	ldrh	r3, [r7, #28]
 8009228:	3314      	adds	r3, #20
 800922a:	429a      	cmp	r2, r3
 800922c:	d333      	bcc.n	8009296 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800922e:	8bfa      	ldrh	r2, [r7, #30]
 8009230:	8bbb      	ldrh	r3, [r7, #28]
 8009232:	4413      	add	r3, r2
 8009234:	b29b      	uxth	r3, r3
 8009236:	3308      	adds	r3, #8
 8009238:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800923a:	8a7b      	ldrh	r3, [r7, #18]
 800923c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009240:	d106      	bne.n	8009250 <mem_malloc+0xb0>
 8009242:	4b4c      	ldr	r3, [pc, #304]	@ (8009374 <mem_malloc+0x1d4>)
 8009244:	f240 3287 	movw	r2, #903	@ 0x387
 8009248:	494b      	ldr	r1, [pc, #300]	@ (8009378 <mem_malloc+0x1d8>)
 800924a:	484c      	ldr	r0, [pc, #304]	@ (800937c <mem_malloc+0x1dc>)
 800924c:	f00a f80e 	bl	801326c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8009250:	8a7b      	ldrh	r3, [r7, #18]
 8009252:	4618      	mov	r0, r3
 8009254:	f7ff fd00 	bl	8008c58 <ptr_to_mem>
 8009258:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2200      	movs	r2, #0
 800925e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	881a      	ldrh	r2, [r3, #0]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	8bfa      	ldrh	r2, [r7, #30]
 800926c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	8a7a      	ldrh	r2, [r7, #18]
 8009272:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	2201      	movs	r2, #1
 8009278:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	881b      	ldrh	r3, [r3, #0]
 800927e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009282:	d00b      	beq.n	800929c <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	881b      	ldrh	r3, [r3, #0]
 8009288:	4618      	mov	r0, r3
 800928a:	f7ff fce5 	bl	8008c58 <ptr_to_mem>
 800928e:	4602      	mov	r2, r0
 8009290:	8a7b      	ldrh	r3, [r7, #18]
 8009292:	8053      	strh	r3, [r2, #2]
 8009294:	e002      	b.n	800929c <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2201      	movs	r2, #1
 800929a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800929c:	4b34      	ldr	r3, [pc, #208]	@ (8009370 <mem_malloc+0x1d0>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	697a      	ldr	r2, [r7, #20]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d127      	bne.n	80092f6 <mem_malloc+0x156>
          struct mem *cur = lfree;
 80092a6:	4b32      	ldr	r3, [pc, #200]	@ (8009370 <mem_malloc+0x1d0>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80092ac:	e005      	b.n	80092ba <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80092ae:	69bb      	ldr	r3, [r7, #24]
 80092b0:	881b      	ldrh	r3, [r3, #0]
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7ff fcd0 	bl	8008c58 <ptr_to_mem>
 80092b8:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	791b      	ldrb	r3, [r3, #4]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d004      	beq.n	80092cc <mem_malloc+0x12c>
 80092c2:	4b2f      	ldr	r3, [pc, #188]	@ (8009380 <mem_malloc+0x1e0>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	69ba      	ldr	r2, [r7, #24]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d1f0      	bne.n	80092ae <mem_malloc+0x10e>
          }
          lfree = cur;
 80092cc:	4a28      	ldr	r2, [pc, #160]	@ (8009370 <mem_malloc+0x1d0>)
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80092d2:	4b27      	ldr	r3, [pc, #156]	@ (8009370 <mem_malloc+0x1d0>)
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	4b2a      	ldr	r3, [pc, #168]	@ (8009380 <mem_malloc+0x1e0>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d00b      	beq.n	80092f6 <mem_malloc+0x156>
 80092de:	4b24      	ldr	r3, [pc, #144]	@ (8009370 <mem_malloc+0x1d0>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	791b      	ldrb	r3, [r3, #4]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d006      	beq.n	80092f6 <mem_malloc+0x156>
 80092e8:	4b22      	ldr	r3, [pc, #136]	@ (8009374 <mem_malloc+0x1d4>)
 80092ea:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80092ee:	4925      	ldr	r1, [pc, #148]	@ (8009384 <mem_malloc+0x1e4>)
 80092f0:	4822      	ldr	r0, [pc, #136]	@ (800937c <mem_malloc+0x1dc>)
 80092f2:	f009 ffbb 	bl	801326c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80092f6:	8bba      	ldrh	r2, [r7, #28]
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	4413      	add	r3, r2
 80092fc:	3308      	adds	r3, #8
 80092fe:	4a20      	ldr	r2, [pc, #128]	@ (8009380 <mem_malloc+0x1e0>)
 8009300:	6812      	ldr	r2, [r2, #0]
 8009302:	4293      	cmp	r3, r2
 8009304:	d906      	bls.n	8009314 <mem_malloc+0x174>
 8009306:	4b1b      	ldr	r3, [pc, #108]	@ (8009374 <mem_malloc+0x1d4>)
 8009308:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800930c:	491e      	ldr	r1, [pc, #120]	@ (8009388 <mem_malloc+0x1e8>)
 800930e:	481b      	ldr	r0, [pc, #108]	@ (800937c <mem_malloc+0x1dc>)
 8009310:	f009 ffac 	bl	801326c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	f003 0303 	and.w	r3, r3, #3
 800931a:	2b00      	cmp	r3, #0
 800931c:	d006      	beq.n	800932c <mem_malloc+0x18c>
 800931e:	4b15      	ldr	r3, [pc, #84]	@ (8009374 <mem_malloc+0x1d4>)
 8009320:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8009324:	4919      	ldr	r1, [pc, #100]	@ (800938c <mem_malloc+0x1ec>)
 8009326:	4815      	ldr	r0, [pc, #84]	@ (800937c <mem_malloc+0x1dc>)
 8009328:	f009 ffa0 	bl	801326c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f003 0303 	and.w	r3, r3, #3
 8009332:	2b00      	cmp	r3, #0
 8009334:	d006      	beq.n	8009344 <mem_malloc+0x1a4>
 8009336:	4b0f      	ldr	r3, [pc, #60]	@ (8009374 <mem_malloc+0x1d4>)
 8009338:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800933c:	4914      	ldr	r1, [pc, #80]	@ (8009390 <mem_malloc+0x1f0>)
 800933e:	480f      	ldr	r0, [pc, #60]	@ (800937c <mem_malloc+0x1dc>)
 8009340:	f009 ff94 	bl	801326c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	3308      	adds	r3, #8
 8009348:	e00e      	b.n	8009368 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800934a:	8bfb      	ldrh	r3, [r7, #30]
 800934c:	4618      	mov	r0, r3
 800934e:	f7ff fc83 	bl	8008c58 <ptr_to_mem>
 8009352:	4603      	mov	r3, r0
 8009354:	881b      	ldrh	r3, [r3, #0]
 8009356:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8009358:	8bfa      	ldrh	r2, [r7, #30]
 800935a:	8bbb      	ldrh	r3, [r7, #28]
 800935c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8009360:	429a      	cmp	r2, r3
 8009362:	f4ff af44 	bcc.w	80091ee <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8009366:	2300      	movs	r3, #0
}
 8009368:	4618      	mov	r0, r3
 800936a:	3720      	adds	r7, #32
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}
 8009370:	20005ad8 	.word	0x20005ad8
 8009374:	0801472c 	.word	0x0801472c
 8009378:	080148d4 	.word	0x080148d4
 800937c:	08014774 	.word	0x08014774
 8009380:	20005ad4 	.word	0x20005ad4
 8009384:	080148e8 	.word	0x080148e8
 8009388:	08014904 	.word	0x08014904
 800938c:	08014934 	.word	0x08014934
 8009390:	08014964 	.word	0x08014964

08009394 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	2200      	movs	r2, #0
 80093a2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	3303      	adds	r3, #3
 80093aa:	f023 0303 	bic.w	r3, r3, #3
 80093ae:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80093b0:	2300      	movs	r3, #0
 80093b2:	60fb      	str	r3, [r7, #12]
 80093b4:	e011      	b.n	80093da <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	68ba      	ldr	r2, [r7, #8]
 80093c6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	881b      	ldrh	r3, [r3, #0]
 80093cc:	461a      	mov	r2, r3
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	4413      	add	r3, r2
 80093d2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	3301      	adds	r3, #1
 80093d8:	60fb      	str	r3, [r7, #12]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	885b      	ldrh	r3, [r3, #2]
 80093de:	461a      	mov	r2, r3
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	4293      	cmp	r3, r2
 80093e4:	dbe7      	blt.n	80093b6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80093e6:	bf00      	nop
 80093e8:	bf00      	nop
 80093ea:	3714      	adds	r7, #20
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b082      	sub	sp, #8
 80093f8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80093fa:	2300      	movs	r3, #0
 80093fc:	80fb      	strh	r3, [r7, #6]
 80093fe:	e009      	b.n	8009414 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8009400:	88fb      	ldrh	r3, [r7, #6]
 8009402:	4a08      	ldr	r2, [pc, #32]	@ (8009424 <memp_init+0x30>)
 8009404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009408:	4618      	mov	r0, r3
 800940a:	f7ff ffc3 	bl	8009394 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800940e:	88fb      	ldrh	r3, [r7, #6]
 8009410:	3301      	adds	r3, #1
 8009412:	80fb      	strh	r3, [r7, #6]
 8009414:	88fb      	ldrh	r3, [r7, #6]
 8009416:	2b08      	cmp	r3, #8
 8009418:	d9f2      	bls.n	8009400 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800941a:	bf00      	nop
 800941c:	bf00      	nop
 800941e:	3708      	adds	r7, #8
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}
 8009424:	08017148 	.word	0x08017148

08009428 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d012      	beq.n	8009464 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	68fa      	ldr	r2, [r7, #12]
 8009444:	6812      	ldr	r2, [r2, #0]
 8009446:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f003 0303 	and.w	r3, r3, #3
 800944e:	2b00      	cmp	r3, #0
 8009450:	d006      	beq.n	8009460 <do_memp_malloc_pool+0x38>
 8009452:	4b07      	ldr	r3, [pc, #28]	@ (8009470 <do_memp_malloc_pool+0x48>)
 8009454:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8009458:	4906      	ldr	r1, [pc, #24]	@ (8009474 <do_memp_malloc_pool+0x4c>)
 800945a:	4807      	ldr	r0, [pc, #28]	@ (8009478 <do_memp_malloc_pool+0x50>)
 800945c:	f009 ff06 	bl	801326c <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	e000      	b.n	8009466 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	08014988 	.word	0x08014988
 8009474:	080149b8 	.word	0x080149b8
 8009478:	080149dc 	.word	0x080149dc

0800947c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d106      	bne.n	8009498 <memp_malloc_pool+0x1c>
 800948a:	4b0a      	ldr	r3, [pc, #40]	@ (80094b4 <memp_malloc_pool+0x38>)
 800948c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8009490:	4909      	ldr	r1, [pc, #36]	@ (80094b8 <memp_malloc_pool+0x3c>)
 8009492:	480a      	ldr	r0, [pc, #40]	@ (80094bc <memp_malloc_pool+0x40>)
 8009494:	f009 feea 	bl	801326c <iprintf>
  if (desc == NULL) {
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d101      	bne.n	80094a2 <memp_malloc_pool+0x26>
    return NULL;
 800949e:	2300      	movs	r3, #0
 80094a0:	e003      	b.n	80094aa <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f7ff ffc0 	bl	8009428 <do_memp_malloc_pool>
 80094a8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3708      	adds	r7, #8
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	08014988 	.word	0x08014988
 80094b8:	08014a04 	.word	0x08014a04
 80094bc:	080149dc 	.word	0x080149dc

080094c0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	4603      	mov	r3, r0
 80094c8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80094ca:	79fb      	ldrb	r3, [r7, #7]
 80094cc:	2b08      	cmp	r3, #8
 80094ce:	d908      	bls.n	80094e2 <memp_malloc+0x22>
 80094d0:	4b0a      	ldr	r3, [pc, #40]	@ (80094fc <memp_malloc+0x3c>)
 80094d2:	f240 1257 	movw	r2, #343	@ 0x157
 80094d6:	490a      	ldr	r1, [pc, #40]	@ (8009500 <memp_malloc+0x40>)
 80094d8:	480a      	ldr	r0, [pc, #40]	@ (8009504 <memp_malloc+0x44>)
 80094da:	f009 fec7 	bl	801326c <iprintf>
 80094de:	2300      	movs	r3, #0
 80094e0:	e008      	b.n	80094f4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80094e2:	79fb      	ldrb	r3, [r7, #7]
 80094e4:	4a08      	ldr	r2, [pc, #32]	@ (8009508 <memp_malloc+0x48>)
 80094e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7ff ff9c 	bl	8009428 <do_memp_malloc_pool>
 80094f0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80094f2:	68fb      	ldr	r3, [r7, #12]
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3710      	adds	r7, #16
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}
 80094fc:	08014988 	.word	0x08014988
 8009500:	08014a18 	.word	0x08014a18
 8009504:	080149dc 	.word	0x080149dc
 8009508:	08017148 	.word	0x08017148

0800950c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	f003 0303 	and.w	r3, r3, #3
 800951c:	2b00      	cmp	r3, #0
 800951e:	d006      	beq.n	800952e <do_memp_free_pool+0x22>
 8009520:	4b0a      	ldr	r3, [pc, #40]	@ (800954c <do_memp_free_pool+0x40>)
 8009522:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8009526:	490a      	ldr	r1, [pc, #40]	@ (8009550 <do_memp_free_pool+0x44>)
 8009528:	480a      	ldr	r0, [pc, #40]	@ (8009554 <do_memp_free_pool+0x48>)
 800952a:	f009 fe9f 	bl	801326c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8009544:	bf00      	nop
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	08014988 	.word	0x08014988
 8009550:	08014a38 	.word	0x08014a38
 8009554:	080149dc 	.word	0x080149dc

08009558 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b082      	sub	sp, #8
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d106      	bne.n	8009576 <memp_free_pool+0x1e>
 8009568:	4b0a      	ldr	r3, [pc, #40]	@ (8009594 <memp_free_pool+0x3c>)
 800956a:	f240 1295 	movw	r2, #405	@ 0x195
 800956e:	490a      	ldr	r1, [pc, #40]	@ (8009598 <memp_free_pool+0x40>)
 8009570:	480a      	ldr	r0, [pc, #40]	@ (800959c <memp_free_pool+0x44>)
 8009572:	f009 fe7b 	bl	801326c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d007      	beq.n	800958c <memp_free_pool+0x34>
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d004      	beq.n	800958c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7ff ffc1 	bl	800950c <do_memp_free_pool>
 800958a:	e000      	b.n	800958e <memp_free_pool+0x36>
    return;
 800958c:	bf00      	nop
}
 800958e:	3708      	adds	r7, #8
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	08014988 	.word	0x08014988
 8009598:	08014a04 	.word	0x08014a04
 800959c:	080149dc 	.word	0x080149dc

080095a0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b082      	sub	sp, #8
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	4603      	mov	r3, r0
 80095a8:	6039      	str	r1, [r7, #0]
 80095aa:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80095ac:	79fb      	ldrb	r3, [r7, #7]
 80095ae:	2b08      	cmp	r3, #8
 80095b0:	d907      	bls.n	80095c2 <memp_free+0x22>
 80095b2:	4b0c      	ldr	r3, [pc, #48]	@ (80095e4 <memp_free+0x44>)
 80095b4:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80095b8:	490b      	ldr	r1, [pc, #44]	@ (80095e8 <memp_free+0x48>)
 80095ba:	480c      	ldr	r0, [pc, #48]	@ (80095ec <memp_free+0x4c>)
 80095bc:	f009 fe56 	bl	801326c <iprintf>
 80095c0:	e00c      	b.n	80095dc <memp_free+0x3c>

  if (mem == NULL) {
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d008      	beq.n	80095da <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80095c8:	79fb      	ldrb	r3, [r7, #7]
 80095ca:	4a09      	ldr	r2, [pc, #36]	@ (80095f0 <memp_free+0x50>)
 80095cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095d0:	6839      	ldr	r1, [r7, #0]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7ff ff9a 	bl	800950c <do_memp_free_pool>
 80095d8:	e000      	b.n	80095dc <memp_free+0x3c>
    return;
 80095da:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	08014988 	.word	0x08014988
 80095e8:	08014a58 	.word	0x08014a58
 80095ec:	080149dc 	.word	0x080149dc
 80095f0:	08017148 	.word	0x08017148

080095f4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80095f4:	b480      	push	{r7}
 80095f6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80095f8:	bf00      	nop
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr
	...

08009604 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b086      	sub	sp, #24
 8009608:	af00      	add	r7, sp, #0
 800960a:	60f8      	str	r0, [r7, #12]
 800960c:	60b9      	str	r1, [r7, #8]
 800960e:	607a      	str	r2, [r7, #4]
 8009610:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d108      	bne.n	800962a <netif_add+0x26>
 8009618:	4b57      	ldr	r3, [pc, #348]	@ (8009778 <netif_add+0x174>)
 800961a:	f240 1227 	movw	r2, #295	@ 0x127
 800961e:	4957      	ldr	r1, [pc, #348]	@ (800977c <netif_add+0x178>)
 8009620:	4857      	ldr	r0, [pc, #348]	@ (8009780 <netif_add+0x17c>)
 8009622:	f009 fe23 	bl	801326c <iprintf>
 8009626:	2300      	movs	r3, #0
 8009628:	e0a2      	b.n	8009770 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800962a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962c:	2b00      	cmp	r3, #0
 800962e:	d108      	bne.n	8009642 <netif_add+0x3e>
 8009630:	4b51      	ldr	r3, [pc, #324]	@ (8009778 <netif_add+0x174>)
 8009632:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8009636:	4953      	ldr	r1, [pc, #332]	@ (8009784 <netif_add+0x180>)
 8009638:	4851      	ldr	r0, [pc, #324]	@ (8009780 <netif_add+0x17c>)
 800963a:	f009 fe17 	bl	801326c <iprintf>
 800963e:	2300      	movs	r3, #0
 8009640:	e096      	b.n	8009770 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d101      	bne.n	800964c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8009648:	4b4f      	ldr	r3, [pc, #316]	@ (8009788 <netif_add+0x184>)
 800964a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d101      	bne.n	8009656 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8009652:	4b4d      	ldr	r3, [pc, #308]	@ (8009788 <netif_add+0x184>)
 8009654:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d101      	bne.n	8009660 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800965c:	4b4a      	ldr	r3, [pc, #296]	@ (8009788 <netif_add+0x184>)
 800965e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2200      	movs	r2, #0
 8009664:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2200      	movs	r2, #0
 800966a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2200      	movs	r2, #0
 8009670:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	4a45      	ldr	r2, [pc, #276]	@ (800978c <netif_add+0x188>)
 8009676:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2200      	movs	r2, #0
 800967c:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2200      	movs	r2, #0
 800968a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	6a3a      	ldr	r2, [r7, #32]
 8009690:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8009692:	4b3f      	ldr	r3, [pc, #252]	@ (8009790 <netif_add+0x18c>)
 8009694:	781a      	ldrb	r2, [r3, #0]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096a0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	68b9      	ldr	r1, [r7, #8]
 80096a8:	68f8      	ldr	r0, [r7, #12]
 80096aa:	f000 f913 	bl	80098d4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80096ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b0:	68f8      	ldr	r0, [r7, #12]
 80096b2:	4798      	blx	r3
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d001      	beq.n	80096be <netif_add+0xba>
    return NULL;
 80096ba:	2300      	movs	r3, #0
 80096bc:	e058      	b.n	8009770 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80096c4:	2bff      	cmp	r3, #255	@ 0xff
 80096c6:	d103      	bne.n	80096d0 <netif_add+0xcc>
        netif->num = 0;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 80096d0:	2300      	movs	r3, #0
 80096d2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80096d4:	4b2f      	ldr	r3, [pc, #188]	@ (8009794 <netif_add+0x190>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	617b      	str	r3, [r7, #20]
 80096da:	e02b      	b.n	8009734 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80096dc:	697a      	ldr	r2, [r7, #20]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d106      	bne.n	80096f2 <netif_add+0xee>
 80096e4:	4b24      	ldr	r3, [pc, #144]	@ (8009778 <netif_add+0x174>)
 80096e6:	f240 128b 	movw	r2, #395	@ 0x18b
 80096ea:	492b      	ldr	r1, [pc, #172]	@ (8009798 <netif_add+0x194>)
 80096ec:	4824      	ldr	r0, [pc, #144]	@ (8009780 <netif_add+0x17c>)
 80096ee:	f009 fdbd 	bl	801326c <iprintf>
        num_netifs++;
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	3301      	adds	r3, #1
 80096f6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	2bff      	cmp	r3, #255	@ 0xff
 80096fc:	dd06      	ble.n	800970c <netif_add+0x108>
 80096fe:	4b1e      	ldr	r3, [pc, #120]	@ (8009778 <netif_add+0x174>)
 8009700:	f240 128d 	movw	r2, #397	@ 0x18d
 8009704:	4925      	ldr	r1, [pc, #148]	@ (800979c <netif_add+0x198>)
 8009706:	481e      	ldr	r0, [pc, #120]	@ (8009780 <netif_add+0x17c>)
 8009708:	f009 fdb0 	bl	801326c <iprintf>
        if (netif2->num == netif->num) {
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009718:	429a      	cmp	r2, r3
 800971a:	d108      	bne.n	800972e <netif_add+0x12a>
          netif->num++;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009722:	3301      	adds	r3, #1
 8009724:	b2da      	uxtb	r2, r3
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800972c:	e005      	b.n	800973a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	617b      	str	r3, [r7, #20]
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1d0      	bne.n	80096dc <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1be      	bne.n	80096be <netif_add+0xba>
  }
  if (netif->num == 254) {
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009746:	2bfe      	cmp	r3, #254	@ 0xfe
 8009748:	d103      	bne.n	8009752 <netif_add+0x14e>
    netif_num = 0;
 800974a:	4b11      	ldr	r3, [pc, #68]	@ (8009790 <netif_add+0x18c>)
 800974c:	2200      	movs	r2, #0
 800974e:	701a      	strb	r2, [r3, #0]
 8009750:	e006      	b.n	8009760 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009758:	3301      	adds	r3, #1
 800975a:	b2da      	uxtb	r2, r3
 800975c:	4b0c      	ldr	r3, [pc, #48]	@ (8009790 <netif_add+0x18c>)
 800975e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8009760:	4b0c      	ldr	r3, [pc, #48]	@ (8009794 <netif_add+0x190>)
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8009768:	4a0a      	ldr	r2, [pc, #40]	@ (8009794 <netif_add+0x190>)
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800976e:	68fb      	ldr	r3, [r7, #12]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3718      	adds	r7, #24
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	08014a74 	.word	0x08014a74
 800977c:	08014b08 	.word	0x08014b08
 8009780:	08014ac4 	.word	0x08014ac4
 8009784:	08014b24 	.word	0x08014b24
 8009788:	080171ac 	.word	0x080171ac
 800978c:	08009baf 	.word	0x08009baf
 8009790:	200089d0 	.word	0x200089d0
 8009794:	200089c8 	.word	0x200089c8
 8009798:	08014b48 	.word	0x08014b48
 800979c:	08014b5c 	.word	0x08014b5c

080097a0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80097aa:	6839      	ldr	r1, [r7, #0]
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f002 fbe7 	bl	800bf80 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f007 f815 	bl	80107e4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80097ba:	bf00      	nop
 80097bc:	3708      	adds	r7, #8
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
	...

080097c4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b086      	sub	sp, #24
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d106      	bne.n	80097e4 <netif_do_set_ipaddr+0x20>
 80097d6:	4b1d      	ldr	r3, [pc, #116]	@ (800984c <netif_do_set_ipaddr+0x88>)
 80097d8:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80097dc:	491c      	ldr	r1, [pc, #112]	@ (8009850 <netif_do_set_ipaddr+0x8c>)
 80097de:	481d      	ldr	r0, [pc, #116]	@ (8009854 <netif_do_set_ipaddr+0x90>)
 80097e0:	f009 fd44 	bl	801326c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d106      	bne.n	80097f8 <netif_do_set_ipaddr+0x34>
 80097ea:	4b18      	ldr	r3, [pc, #96]	@ (800984c <netif_do_set_ipaddr+0x88>)
 80097ec:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80097f0:	4917      	ldr	r1, [pc, #92]	@ (8009850 <netif_do_set_ipaddr+0x8c>)
 80097f2:	4818      	ldr	r0, [pc, #96]	@ (8009854 <netif_do_set_ipaddr+0x90>)
 80097f4:	f009 fd3a 	bl	801326c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	681a      	ldr	r2, [r3, #0]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	3304      	adds	r3, #4
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	429a      	cmp	r2, r3
 8009804:	d01c      	beq.n	8009840 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	3304      	adds	r3, #4
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8009816:	f107 0314 	add.w	r3, r7, #20
 800981a:	4619      	mov	r1, r3
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f7ff ffbf 	bl	80097a0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d002      	beq.n	800982e <netif_do_set_ipaddr+0x6a>
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	e000      	b.n	8009830 <netif_do_set_ipaddr+0x6c>
 800982e:	2300      	movs	r3, #0
 8009830:	68fa      	ldr	r2, [r7, #12]
 8009832:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8009834:	2101      	movs	r1, #1
 8009836:	68f8      	ldr	r0, [r7, #12]
 8009838:	f000 f8d2 	bl	80099e0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800983c:	2301      	movs	r3, #1
 800983e:	e000      	b.n	8009842 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8009840:	2300      	movs	r3, #0
}
 8009842:	4618      	mov	r0, r3
 8009844:	3718      	adds	r7, #24
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}
 800984a:	bf00      	nop
 800984c:	08014a74 	.word	0x08014a74
 8009850:	08014b8c 	.word	0x08014b8c
 8009854:	08014ac4 	.word	0x08014ac4

08009858 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	3308      	adds	r3, #8
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	429a      	cmp	r2, r3
 8009870:	d00a      	beq.n	8009888 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d002      	beq.n	800987e <netif_do_set_netmask+0x26>
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	e000      	b.n	8009880 <netif_do_set_netmask+0x28>
 800987e:	2300      	movs	r3, #0
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8009884:	2301      	movs	r3, #1
 8009886:	e000      	b.n	800988a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8009888:	2300      	movs	r3, #0
}
 800988a:	4618      	mov	r0, r3
 800988c:	3714      	adds	r7, #20
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr

08009896 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8009896:	b480      	push	{r7}
 8009898:	b085      	sub	sp, #20
 800989a:	af00      	add	r7, sp, #0
 800989c:	60f8      	str	r0, [r7, #12]
 800989e:	60b9      	str	r1, [r7, #8]
 80098a0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	681a      	ldr	r2, [r3, #0]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	330c      	adds	r3, #12
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	429a      	cmp	r2, r3
 80098ae:	d00a      	beq.n	80098c6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d002      	beq.n	80098bc <netif_do_set_gw+0x26>
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	e000      	b.n	80098be <netif_do_set_gw+0x28>
 80098bc:	2300      	movs	r3, #0
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80098c2:	2301      	movs	r3, #1
 80098c4:	e000      	b.n	80098c8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80098c6:	2300      	movs	r3, #0
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3714      	adds	r7, #20
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b088      	sub	sp, #32
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	607a      	str	r2, [r7, #4]
 80098e0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80098e2:	2300      	movs	r3, #0
 80098e4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80098e6:	2300      	movs	r3, #0
 80098e8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d101      	bne.n	80098f4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80098f0:	4b1c      	ldr	r3, [pc, #112]	@ (8009964 <netif_set_addr+0x90>)
 80098f2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d101      	bne.n	80098fe <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80098fa:	4b1a      	ldr	r3, [pc, #104]	@ (8009964 <netif_set_addr+0x90>)
 80098fc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d101      	bne.n	8009908 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8009904:	4b17      	ldr	r3, [pc, #92]	@ (8009964 <netif_set_addr+0x90>)
 8009906:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d003      	beq.n	8009916 <netif_set_addr+0x42>
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d101      	bne.n	800991a <netif_set_addr+0x46>
 8009916:	2301      	movs	r3, #1
 8009918:	e000      	b.n	800991c <netif_set_addr+0x48>
 800991a:	2300      	movs	r3, #0
 800991c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d006      	beq.n	8009932 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8009924:	f107 0310 	add.w	r3, r7, #16
 8009928:	461a      	mov	r2, r3
 800992a:	68b9      	ldr	r1, [r7, #8]
 800992c:	68f8      	ldr	r0, [r7, #12]
 800992e:	f7ff ff49 	bl	80097c4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8009932:	69fa      	ldr	r2, [r7, #28]
 8009934:	6879      	ldr	r1, [r7, #4]
 8009936:	68f8      	ldr	r0, [r7, #12]
 8009938:	f7ff ff8e 	bl	8009858 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800993c:	69ba      	ldr	r2, [r7, #24]
 800993e:	6839      	ldr	r1, [r7, #0]
 8009940:	68f8      	ldr	r0, [r7, #12]
 8009942:	f7ff ffa8 	bl	8009896 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d106      	bne.n	800995a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800994c:	f107 0310 	add.w	r3, r7, #16
 8009950:	461a      	mov	r2, r3
 8009952:	68b9      	ldr	r1, [r7, #8]
 8009954:	68f8      	ldr	r0, [r7, #12]
 8009956:	f7ff ff35 	bl	80097c4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800995a:	bf00      	nop
 800995c:	3720      	adds	r7, #32
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	080171ac 	.word	0x080171ac

08009968 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8009968:	b480      	push	{r7}
 800996a:	b083      	sub	sp, #12
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8009970:	4a04      	ldr	r2, [pc, #16]	@ (8009984 <netif_set_default+0x1c>)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8009976:	bf00      	nop
 8009978:	370c      	adds	r7, #12
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr
 8009982:	bf00      	nop
 8009984:	200089cc 	.word	0x200089cc

08009988 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b082      	sub	sp, #8
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d107      	bne.n	80099a6 <netif_set_up+0x1e>
 8009996:	4b0f      	ldr	r3, [pc, #60]	@ (80099d4 <netif_set_up+0x4c>)
 8009998:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800999c:	490e      	ldr	r1, [pc, #56]	@ (80099d8 <netif_set_up+0x50>)
 800999e:	480f      	ldr	r0, [pc, #60]	@ (80099dc <netif_set_up+0x54>)
 80099a0:	f009 fc64 	bl	801326c <iprintf>
 80099a4:	e013      	b.n	80099ce <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80099ac:	f003 0301 	and.w	r3, r3, #1
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d10c      	bne.n	80099ce <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80099ba:	f043 0301 	orr.w	r3, r3, #1
 80099be:	b2da      	uxtb	r2, r3
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80099c6:	2103      	movs	r1, #3
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 f809 	bl	80099e0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80099ce:	3708      	adds	r7, #8
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}
 80099d4:	08014a74 	.word	0x08014a74
 80099d8:	08014bfc 	.word	0x08014bfc
 80099dc:	08014ac4 	.word	0x08014ac4

080099e0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b082      	sub	sp, #8
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	460b      	mov	r3, r1
 80099ea:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d106      	bne.n	8009a00 <netif_issue_reports+0x20>
 80099f2:	4b18      	ldr	r3, [pc, #96]	@ (8009a54 <netif_issue_reports+0x74>)
 80099f4:	f240 326d 	movw	r2, #877	@ 0x36d
 80099f8:	4917      	ldr	r1, [pc, #92]	@ (8009a58 <netif_issue_reports+0x78>)
 80099fa:	4818      	ldr	r0, [pc, #96]	@ (8009a5c <netif_issue_reports+0x7c>)
 80099fc:	f009 fc36 	bl	801326c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009a06:	f003 0304 	and.w	r3, r3, #4
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d01e      	beq.n	8009a4c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009a14:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d017      	beq.n	8009a4c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009a1c:	78fb      	ldrb	r3, [r7, #3]
 8009a1e:	f003 0301 	and.w	r3, r3, #1
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d013      	beq.n	8009a4e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	3304      	adds	r3, #4
 8009a2a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d00e      	beq.n	8009a4e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009a36:	f003 0308 	and.w	r3, r3, #8
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d007      	beq.n	8009a4e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	3304      	adds	r3, #4
 8009a42:	4619      	mov	r1, r3
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f007 fe37 	bl	80116b8 <etharp_request>
 8009a4a:	e000      	b.n	8009a4e <netif_issue_reports+0x6e>
    return;
 8009a4c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	08014a74 	.word	0x08014a74
 8009a58:	08014c18 	.word	0x08014c18
 8009a5c:	08014ac4 	.word	0x08014ac4

08009a60 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d107      	bne.n	8009a7e <netif_set_down+0x1e>
 8009a6e:	4b12      	ldr	r3, [pc, #72]	@ (8009ab8 <netif_set_down+0x58>)
 8009a70:	f240 329b 	movw	r2, #923	@ 0x39b
 8009a74:	4911      	ldr	r1, [pc, #68]	@ (8009abc <netif_set_down+0x5c>)
 8009a76:	4812      	ldr	r0, [pc, #72]	@ (8009ac0 <netif_set_down+0x60>)
 8009a78:	f009 fbf8 	bl	801326c <iprintf>
 8009a7c:	e019      	b.n	8009ab2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009a84:	f003 0301 	and.w	r3, r3, #1
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d012      	beq.n	8009ab2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009a92:	f023 0301 	bic.w	r3, r3, #1
 8009a96:	b2da      	uxtb	r2, r3
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009aa4:	f003 0308 	and.w	r3, r3, #8
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d002      	beq.n	8009ab2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f007 f9c1 	bl	8010e34 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8009ab2:	3708      	adds	r7, #8
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	08014a74 	.word	0x08014a74
 8009abc:	08014c3c 	.word	0x08014c3c
 8009ac0:	08014ac4 	.word	0x08014ac4

08009ac4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b082      	sub	sp, #8
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d107      	bne.n	8009ae2 <netif_set_link_up+0x1e>
 8009ad2:	4b13      	ldr	r3, [pc, #76]	@ (8009b20 <netif_set_link_up+0x5c>)
 8009ad4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8009ad8:	4912      	ldr	r1, [pc, #72]	@ (8009b24 <netif_set_link_up+0x60>)
 8009ada:	4813      	ldr	r0, [pc, #76]	@ (8009b28 <netif_set_link_up+0x64>)
 8009adc:	f009 fbc6 	bl	801326c <iprintf>
 8009ae0:	e01b      	b.n	8009b1a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009ae8:	f003 0304 	and.w	r3, r3, #4
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d114      	bne.n	8009b1a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009af6:	f043 0304 	orr.w	r3, r3, #4
 8009afa:	b2da      	uxtb	r2, r3
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8009b02:	2103      	movs	r1, #3
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f7ff ff6b 	bl	80099e0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	69db      	ldr	r3, [r3, #28]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d003      	beq.n	8009b1a <netif_set_link_up+0x56>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	69db      	ldr	r3, [r3, #28]
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8009b1a:	3708      	adds	r7, #8
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}
 8009b20:	08014a74 	.word	0x08014a74
 8009b24:	08014c5c 	.word	0x08014c5c
 8009b28:	08014ac4 	.word	0x08014ac4

08009b2c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d107      	bne.n	8009b4a <netif_set_link_down+0x1e>
 8009b3a:	4b11      	ldr	r3, [pc, #68]	@ (8009b80 <netif_set_link_down+0x54>)
 8009b3c:	f240 4206 	movw	r2, #1030	@ 0x406
 8009b40:	4910      	ldr	r1, [pc, #64]	@ (8009b84 <netif_set_link_down+0x58>)
 8009b42:	4811      	ldr	r0, [pc, #68]	@ (8009b88 <netif_set_link_down+0x5c>)
 8009b44:	f009 fb92 	bl	801326c <iprintf>
 8009b48:	e017      	b.n	8009b7a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009b50:	f003 0304 	and.w	r3, r3, #4
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d010      	beq.n	8009b7a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009b5e:	f023 0304 	bic.w	r3, r3, #4
 8009b62:	b2da      	uxtb	r2, r3
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	69db      	ldr	r3, [r3, #28]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d003      	beq.n	8009b7a <netif_set_link_down+0x4e>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	69db      	ldr	r3, [r3, #28]
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8009b7a:	3708      	adds	r7, #8
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	08014a74 	.word	0x08014a74
 8009b84:	08014c80 	.word	0x08014c80
 8009b88:	08014ac4 	.word	0x08014ac4

08009b8c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b083      	sub	sp, #12
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d002      	beq.n	8009ba2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	683a      	ldr	r2, [r7, #0]
 8009ba0:	61da      	str	r2, [r3, #28]
  }
}
 8009ba2:	bf00      	nop
 8009ba4:	370c      	adds	r7, #12
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr

08009bae <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8009bae:	b480      	push	{r7}
 8009bb0:	b085      	sub	sp, #20
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	60f8      	str	r0, [r7, #12]
 8009bb6:	60b9      	str	r1, [r7, #8]
 8009bb8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8009bba:	f06f 030b 	mvn.w	r3, #11
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3714      	adds	r7, #20
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc8:	4770      	bx	lr
	...

08009bcc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b085      	sub	sp, #20
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8009bd6:	79fb      	ldrb	r3, [r7, #7]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d013      	beq.n	8009c04 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8009bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8009c14 <netif_get_by_index+0x48>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	60fb      	str	r3, [r7, #12]
 8009be2:	e00c      	b.n	8009bfe <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009bea:	3301      	adds	r3, #1
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	79fa      	ldrb	r2, [r7, #7]
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d101      	bne.n	8009bf8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	e006      	b.n	8009c06 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	60fb      	str	r3, [r7, #12]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d1ef      	bne.n	8009be4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8009c04:	2300      	movs	r3, #0
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3714      	adds	r7, #20
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr
 8009c12:	bf00      	nop
 8009c14:	200089c8 	.word	0x200089c8

08009c18 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8009c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8009c50 <pbuf_free_ooseq+0x38>)
 8009c20:	2200      	movs	r2, #0
 8009c22:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8009c24:	4b0b      	ldr	r3, [pc, #44]	@ (8009c54 <pbuf_free_ooseq+0x3c>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	607b      	str	r3, [r7, #4]
 8009c2a:	e00a      	b.n	8009c42 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d003      	beq.n	8009c3c <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f002 f9e1 	bl	800bffc <tcp_free_ooseq>
      return;
 8009c3a:	e005      	b.n	8009c48 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	68db      	ldr	r3, [r3, #12]
 8009c40:	607b      	str	r3, [r7, #4]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d1f1      	bne.n	8009c2c <pbuf_free_ooseq+0x14>
    }
  }
}
 8009c48:	3708      	adds	r7, #8
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
 8009c4e:	bf00      	nop
 8009c50:	200089d1 	.word	0x200089d1
 8009c54:	200089e0 	.word	0x200089e0

08009c58 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8009c5c:	4b03      	ldr	r3, [pc, #12]	@ (8009c6c <pbuf_pool_is_empty+0x14>)
 8009c5e:	2201      	movs	r2, #1
 8009c60:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8009c62:	bf00      	nop
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr
 8009c6c:	200089d1 	.word	0x200089d1

08009c70 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b085      	sub	sp, #20
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	60f8      	str	r0, [r7, #12]
 8009c78:	60b9      	str	r1, [r7, #8]
 8009c7a:	4611      	mov	r1, r2
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	460b      	mov	r3, r1
 8009c80:	80fb      	strh	r3, [r7, #6]
 8009c82:	4613      	mov	r3, r2
 8009c84:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	68ba      	ldr	r2, [r7, #8]
 8009c90:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	88fa      	ldrh	r2, [r7, #6]
 8009c96:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	88ba      	ldrh	r2, [r7, #4]
 8009c9c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8009c9e:	8b3b      	ldrh	r3, [r7, #24]
 8009ca0:	b2da      	uxtb	r2, r3
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	7f3a      	ldrb	r2, [r7, #28]
 8009caa:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	73da      	strb	r2, [r3, #15]
}
 8009cb8:	bf00      	nop
 8009cba:	3714      	adds	r7, #20
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr

08009cc4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b08c      	sub	sp, #48	@ 0x30
 8009cc8:	af02      	add	r7, sp, #8
 8009cca:	4603      	mov	r3, r0
 8009ccc:	71fb      	strb	r3, [r7, #7]
 8009cce:	460b      	mov	r3, r1
 8009cd0:	80bb      	strh	r3, [r7, #4]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8009cd6:	79fb      	ldrb	r3, [r7, #7]
 8009cd8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8009cda:	887b      	ldrh	r3, [r7, #2]
 8009cdc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8009ce0:	d07f      	beq.n	8009de2 <pbuf_alloc+0x11e>
 8009ce2:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8009ce6:	f300 80c8 	bgt.w	8009e7a <pbuf_alloc+0x1b6>
 8009cea:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8009cee:	d010      	beq.n	8009d12 <pbuf_alloc+0x4e>
 8009cf0:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8009cf4:	f300 80c1 	bgt.w	8009e7a <pbuf_alloc+0x1b6>
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d002      	beq.n	8009d02 <pbuf_alloc+0x3e>
 8009cfc:	2b41      	cmp	r3, #65	@ 0x41
 8009cfe:	f040 80bc 	bne.w	8009e7a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8009d02:	887a      	ldrh	r2, [r7, #2]
 8009d04:	88bb      	ldrh	r3, [r7, #4]
 8009d06:	4619      	mov	r1, r3
 8009d08:	2000      	movs	r0, #0
 8009d0a:	f000 f8d1 	bl	8009eb0 <pbuf_alloc_reference>
 8009d0e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8009d10:	e0bd      	b.n	8009e8e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8009d12:	2300      	movs	r3, #0
 8009d14:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8009d16:	2300      	movs	r3, #0
 8009d18:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8009d1a:	88bb      	ldrh	r3, [r7, #4]
 8009d1c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8009d1e:	2008      	movs	r0, #8
 8009d20:	f7ff fbce 	bl	80094c0 <memp_malloc>
 8009d24:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d109      	bne.n	8009d40 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8009d2c:	f7ff ff94 	bl	8009c58 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8009d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d002      	beq.n	8009d3c <pbuf_alloc+0x78>
            pbuf_free(p);
 8009d36:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009d38:	f000 faa8 	bl	800a28c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	e0a7      	b.n	8009e90 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8009d40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009d42:	3303      	adds	r3, #3
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	f023 0303 	bic.w	r3, r3, #3
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	8b7a      	ldrh	r2, [r7, #26]
 8009d54:	4293      	cmp	r3, r2
 8009d56:	bf28      	it	cs
 8009d58:	4613      	movcs	r3, r2
 8009d5a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8009d5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009d5e:	3310      	adds	r3, #16
 8009d60:	693a      	ldr	r2, [r7, #16]
 8009d62:	4413      	add	r3, r2
 8009d64:	3303      	adds	r3, #3
 8009d66:	f023 0303 	bic.w	r3, r3, #3
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	89f9      	ldrh	r1, [r7, #14]
 8009d6e:	8b7a      	ldrh	r2, [r7, #26]
 8009d70:	2300      	movs	r3, #0
 8009d72:	9301      	str	r3, [sp, #4]
 8009d74:	887b      	ldrh	r3, [r7, #2]
 8009d76:	9300      	str	r3, [sp, #0]
 8009d78:	460b      	mov	r3, r1
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	6938      	ldr	r0, [r7, #16]
 8009d7e:	f7ff ff77 	bl	8009c70 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	f003 0303 	and.w	r3, r3, #3
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d006      	beq.n	8009d9c <pbuf_alloc+0xd8>
 8009d8e:	4b42      	ldr	r3, [pc, #264]	@ (8009e98 <pbuf_alloc+0x1d4>)
 8009d90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d94:	4941      	ldr	r1, [pc, #260]	@ (8009e9c <pbuf_alloc+0x1d8>)
 8009d96:	4842      	ldr	r0, [pc, #264]	@ (8009ea0 <pbuf_alloc+0x1dc>)
 8009d98:	f009 fa68 	bl	801326c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8009d9c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009d9e:	3303      	adds	r3, #3
 8009da0:	f023 0303 	bic.w	r3, r3, #3
 8009da4:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8009da8:	d106      	bne.n	8009db8 <pbuf_alloc+0xf4>
 8009daa:	4b3b      	ldr	r3, [pc, #236]	@ (8009e98 <pbuf_alloc+0x1d4>)
 8009dac:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8009db0:	493c      	ldr	r1, [pc, #240]	@ (8009ea4 <pbuf_alloc+0x1e0>)
 8009db2:	483b      	ldr	r0, [pc, #236]	@ (8009ea0 <pbuf_alloc+0x1dc>)
 8009db4:	f009 fa5a 	bl	801326c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8009db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d102      	bne.n	8009dc4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009dc2:	e002      	b.n	8009dca <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8009dce:	8b7a      	ldrh	r2, [r7, #26]
 8009dd0:	89fb      	ldrh	r3, [r7, #14]
 8009dd2:	1ad3      	subs	r3, r2, r3
 8009dd4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8009dda:	8b7b      	ldrh	r3, [r7, #26]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d19e      	bne.n	8009d1e <pbuf_alloc+0x5a>
      break;
 8009de0:	e055      	b.n	8009e8e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8009de2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009de4:	3303      	adds	r3, #3
 8009de6:	b29b      	uxth	r3, r3
 8009de8:	f023 0303 	bic.w	r3, r3, #3
 8009dec:	b29a      	uxth	r2, r3
 8009dee:	88bb      	ldrh	r3, [r7, #4]
 8009df0:	3303      	adds	r3, #3
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	f023 0303 	bic.w	r3, r3, #3
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	4413      	add	r3, r2
 8009dfc:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8009dfe:	8b3b      	ldrh	r3, [r7, #24]
 8009e00:	3310      	adds	r3, #16
 8009e02:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8009e04:	8b3a      	ldrh	r2, [r7, #24]
 8009e06:	88bb      	ldrh	r3, [r7, #4]
 8009e08:	3303      	adds	r3, #3
 8009e0a:	f023 0303 	bic.w	r3, r3, #3
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d306      	bcc.n	8009e20 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8009e12:	8afa      	ldrh	r2, [r7, #22]
 8009e14:	88bb      	ldrh	r3, [r7, #4]
 8009e16:	3303      	adds	r3, #3
 8009e18:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d201      	bcs.n	8009e24 <pbuf_alloc+0x160>
        return NULL;
 8009e20:	2300      	movs	r3, #0
 8009e22:	e035      	b.n	8009e90 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8009e24:	8afb      	ldrh	r3, [r7, #22]
 8009e26:	4618      	mov	r0, r3
 8009e28:	f7ff f9ba 	bl	80091a0 <mem_malloc>
 8009e2c:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8009e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d101      	bne.n	8009e38 <pbuf_alloc+0x174>
        return NULL;
 8009e34:	2300      	movs	r3, #0
 8009e36:	e02b      	b.n	8009e90 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8009e38:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009e3a:	3310      	adds	r3, #16
 8009e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e3e:	4413      	add	r3, r2
 8009e40:	3303      	adds	r3, #3
 8009e42:	f023 0303 	bic.w	r3, r3, #3
 8009e46:	4618      	mov	r0, r3
 8009e48:	88b9      	ldrh	r1, [r7, #4]
 8009e4a:	88ba      	ldrh	r2, [r7, #4]
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	9301      	str	r3, [sp, #4]
 8009e50:	887b      	ldrh	r3, [r7, #2]
 8009e52:	9300      	str	r3, [sp, #0]
 8009e54:	460b      	mov	r3, r1
 8009e56:	4601      	mov	r1, r0
 8009e58:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009e5a:	f7ff ff09 	bl	8009c70 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8009e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e60:	685b      	ldr	r3, [r3, #4]
 8009e62:	f003 0303 	and.w	r3, r3, #3
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d010      	beq.n	8009e8c <pbuf_alloc+0x1c8>
 8009e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8009e98 <pbuf_alloc+0x1d4>)
 8009e6c:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8009e70:	490d      	ldr	r1, [pc, #52]	@ (8009ea8 <pbuf_alloc+0x1e4>)
 8009e72:	480b      	ldr	r0, [pc, #44]	@ (8009ea0 <pbuf_alloc+0x1dc>)
 8009e74:	f009 f9fa 	bl	801326c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8009e78:	e008      	b.n	8009e8c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8009e7a:	4b07      	ldr	r3, [pc, #28]	@ (8009e98 <pbuf_alloc+0x1d4>)
 8009e7c:	f240 1227 	movw	r2, #295	@ 0x127
 8009e80:	490a      	ldr	r1, [pc, #40]	@ (8009eac <pbuf_alloc+0x1e8>)
 8009e82:	4807      	ldr	r0, [pc, #28]	@ (8009ea0 <pbuf_alloc+0x1dc>)
 8009e84:	f009 f9f2 	bl	801326c <iprintf>
      return NULL;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	e001      	b.n	8009e90 <pbuf_alloc+0x1cc>
      break;
 8009e8c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8009e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3728      	adds	r7, #40	@ 0x28
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	08014ca4 	.word	0x08014ca4
 8009e9c:	08014cd4 	.word	0x08014cd4
 8009ea0:	08014d04 	.word	0x08014d04
 8009ea4:	08014d2c 	.word	0x08014d2c
 8009ea8:	08014d60 	.word	0x08014d60
 8009eac:	08014d8c 	.word	0x08014d8c

08009eb0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af02      	add	r7, sp, #8
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	460b      	mov	r3, r1
 8009eba:	807b      	strh	r3, [r7, #2]
 8009ebc:	4613      	mov	r3, r2
 8009ebe:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8009ec0:	883b      	ldrh	r3, [r7, #0]
 8009ec2:	2b41      	cmp	r3, #65	@ 0x41
 8009ec4:	d009      	beq.n	8009eda <pbuf_alloc_reference+0x2a>
 8009ec6:	883b      	ldrh	r3, [r7, #0]
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d006      	beq.n	8009eda <pbuf_alloc_reference+0x2a>
 8009ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8009f0c <pbuf_alloc_reference+0x5c>)
 8009ece:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8009ed2:	490f      	ldr	r1, [pc, #60]	@ (8009f10 <pbuf_alloc_reference+0x60>)
 8009ed4:	480f      	ldr	r0, [pc, #60]	@ (8009f14 <pbuf_alloc_reference+0x64>)
 8009ed6:	f009 f9c9 	bl	801326c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8009eda:	2007      	movs	r0, #7
 8009edc:	f7ff faf0 	bl	80094c0 <memp_malloc>
 8009ee0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d101      	bne.n	8009eec <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	e00b      	b.n	8009f04 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8009eec:	8879      	ldrh	r1, [r7, #2]
 8009eee:	887a      	ldrh	r2, [r7, #2]
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	9301      	str	r3, [sp, #4]
 8009ef4:	883b      	ldrh	r3, [r7, #0]
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	460b      	mov	r3, r1
 8009efa:	6879      	ldr	r1, [r7, #4]
 8009efc:	68f8      	ldr	r0, [r7, #12]
 8009efe:	f7ff feb7 	bl	8009c70 <pbuf_init_alloced_pbuf>
  return p;
 8009f02:	68fb      	ldr	r3, [r7, #12]
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3710      	adds	r7, #16
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	08014ca4 	.word	0x08014ca4
 8009f10:	08014da8 	.word	0x08014da8
 8009f14:	08014d04 	.word	0x08014d04

08009f18 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b088      	sub	sp, #32
 8009f1c:	af02      	add	r7, sp, #8
 8009f1e:	607b      	str	r3, [r7, #4]
 8009f20:	4603      	mov	r3, r0
 8009f22:	73fb      	strb	r3, [r7, #15]
 8009f24:	460b      	mov	r3, r1
 8009f26:	81bb      	strh	r3, [r7, #12]
 8009f28:	4613      	mov	r3, r2
 8009f2a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8009f2c:	7bfb      	ldrb	r3, [r7, #15]
 8009f2e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8009f30:	8a7b      	ldrh	r3, [r7, #18]
 8009f32:	3303      	adds	r3, #3
 8009f34:	f023 0203 	bic.w	r2, r3, #3
 8009f38:	89bb      	ldrh	r3, [r7, #12]
 8009f3a:	441a      	add	r2, r3
 8009f3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d901      	bls.n	8009f46 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8009f42:	2300      	movs	r3, #0
 8009f44:	e018      	b.n	8009f78 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8009f46:	6a3b      	ldr	r3, [r7, #32]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d007      	beq.n	8009f5c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8009f4c:	8a7b      	ldrh	r3, [r7, #18]
 8009f4e:	3303      	adds	r3, #3
 8009f50:	f023 0303 	bic.w	r3, r3, #3
 8009f54:	6a3a      	ldr	r2, [r7, #32]
 8009f56:	4413      	add	r3, r2
 8009f58:	617b      	str	r3, [r7, #20]
 8009f5a:	e001      	b.n	8009f60 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	89b9      	ldrh	r1, [r7, #12]
 8009f64:	89ba      	ldrh	r2, [r7, #12]
 8009f66:	2302      	movs	r3, #2
 8009f68:	9301      	str	r3, [sp, #4]
 8009f6a:	897b      	ldrh	r3, [r7, #10]
 8009f6c:	9300      	str	r3, [sp, #0]
 8009f6e:	460b      	mov	r3, r1
 8009f70:	6979      	ldr	r1, [r7, #20]
 8009f72:	f7ff fe7d 	bl	8009c70 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8009f76:	687b      	ldr	r3, [r7, #4]
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3718      	adds	r7, #24
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	460b      	mov	r3, r1
 8009f8a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d106      	bne.n	8009fa0 <pbuf_realloc+0x20>
 8009f92:	4b3a      	ldr	r3, [pc, #232]	@ (800a07c <pbuf_realloc+0xfc>)
 8009f94:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8009f98:	4939      	ldr	r1, [pc, #228]	@ (800a080 <pbuf_realloc+0x100>)
 8009f9a:	483a      	ldr	r0, [pc, #232]	@ (800a084 <pbuf_realloc+0x104>)
 8009f9c:	f009 f966 	bl	801326c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	891b      	ldrh	r3, [r3, #8]
 8009fa4:	887a      	ldrh	r2, [r7, #2]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d263      	bcs.n	800a072 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	891a      	ldrh	r2, [r3, #8]
 8009fae:	887b      	ldrh	r3, [r7, #2]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8009fb4:	887b      	ldrh	r3, [r7, #2]
 8009fb6:	817b      	strh	r3, [r7, #10]
  q = p;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8009fbc:	e018      	b.n	8009ff0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	895b      	ldrh	r3, [r3, #10]
 8009fc2:	897a      	ldrh	r2, [r7, #10]
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	891a      	ldrh	r2, [r3, #8]
 8009fcc:	893b      	ldrh	r3, [r7, #8]
 8009fce:	1ad3      	subs	r3, r2, r3
 8009fd0:	b29a      	uxth	r2, r3
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d106      	bne.n	8009ff0 <pbuf_realloc+0x70>
 8009fe2:	4b26      	ldr	r3, [pc, #152]	@ (800a07c <pbuf_realloc+0xfc>)
 8009fe4:	f240 12af 	movw	r2, #431	@ 0x1af
 8009fe8:	4927      	ldr	r1, [pc, #156]	@ (800a088 <pbuf_realloc+0x108>)
 8009fea:	4826      	ldr	r0, [pc, #152]	@ (800a084 <pbuf_realloc+0x104>)
 8009fec:	f009 f93e 	bl	801326c <iprintf>
  while (rem_len > q->len) {
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	895b      	ldrh	r3, [r3, #10]
 8009ff4:	897a      	ldrh	r2, [r7, #10]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d8e1      	bhi.n	8009fbe <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	7b1b      	ldrb	r3, [r3, #12]
 8009ffe:	f003 030f 	and.w	r3, r3, #15
 800a002:	2b00      	cmp	r3, #0
 800a004:	d121      	bne.n	800a04a <pbuf_realloc+0xca>
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	895b      	ldrh	r3, [r3, #10]
 800a00a:	897a      	ldrh	r2, [r7, #10]
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d01c      	beq.n	800a04a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	7b5b      	ldrb	r3, [r3, #13]
 800a014:	f003 0302 	and.w	r3, r3, #2
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d116      	bne.n	800a04a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	685a      	ldr	r2, [r3, #4]
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	1ad3      	subs	r3, r2, r3
 800a024:	b29a      	uxth	r2, r3
 800a026:	897b      	ldrh	r3, [r7, #10]
 800a028:	4413      	add	r3, r2
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	4619      	mov	r1, r3
 800a02e:	68f8      	ldr	r0, [r7, #12]
 800a030:	f7fe ffba 	bl	8008fa8 <mem_trim>
 800a034:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d106      	bne.n	800a04a <pbuf_realloc+0xca>
 800a03c:	4b0f      	ldr	r3, [pc, #60]	@ (800a07c <pbuf_realloc+0xfc>)
 800a03e:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800a042:	4912      	ldr	r1, [pc, #72]	@ (800a08c <pbuf_realloc+0x10c>)
 800a044:	480f      	ldr	r0, [pc, #60]	@ (800a084 <pbuf_realloc+0x104>)
 800a046:	f009 f911 	bl	801326c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	897a      	ldrh	r2, [r7, #10]
 800a04e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	895a      	ldrh	r2, [r3, #10]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d004      	beq.n	800a06a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4618      	mov	r0, r3
 800a066:	f000 f911 	bl	800a28c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2200      	movs	r2, #0
 800a06e:	601a      	str	r2, [r3, #0]
 800a070:	e000      	b.n	800a074 <pbuf_realloc+0xf4>
    return;
 800a072:	bf00      	nop

}
 800a074:	3710      	adds	r7, #16
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	08014ca4 	.word	0x08014ca4
 800a080:	08014dbc 	.word	0x08014dbc
 800a084:	08014d04 	.word	0x08014d04
 800a088:	08014dd4 	.word	0x08014dd4
 800a08c:	08014dec 	.word	0x08014dec

0800a090 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b086      	sub	sp, #24
 800a094:	af00      	add	r7, sp, #0
 800a096:	60f8      	str	r0, [r7, #12]
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	4613      	mov	r3, r2
 800a09c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d106      	bne.n	800a0b2 <pbuf_add_header_impl+0x22>
 800a0a4:	4b2b      	ldr	r3, [pc, #172]	@ (800a154 <pbuf_add_header_impl+0xc4>)
 800a0a6:	f240 12df 	movw	r2, #479	@ 0x1df
 800a0aa:	492b      	ldr	r1, [pc, #172]	@ (800a158 <pbuf_add_header_impl+0xc8>)
 800a0ac:	482b      	ldr	r0, [pc, #172]	@ (800a15c <pbuf_add_header_impl+0xcc>)
 800a0ae:	f009 f8dd 	bl	801326c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d003      	beq.n	800a0c0 <pbuf_add_header_impl+0x30>
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0be:	d301      	bcc.n	800a0c4 <pbuf_add_header_impl+0x34>
    return 1;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	e043      	b.n	800a14c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d101      	bne.n	800a0ce <pbuf_add_header_impl+0x3e>
    return 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	e03e      	b.n	800a14c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	891a      	ldrh	r2, [r3, #8]
 800a0d6:	8a7b      	ldrh	r3, [r7, #18]
 800a0d8:	4413      	add	r3, r2
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	8a7a      	ldrh	r2, [r7, #18]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d901      	bls.n	800a0e6 <pbuf_add_header_impl+0x56>
    return 1;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	e032      	b.n	800a14c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	7b1b      	ldrb	r3, [r3, #12]
 800a0ea:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800a0ec:	8a3b      	ldrh	r3, [r7, #16]
 800a0ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d00c      	beq.n	800a110 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	685a      	ldr	r2, [r3, #4]
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	425b      	negs	r3, r3
 800a0fe:	4413      	add	r3, r2
 800a100:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	3310      	adds	r3, #16
 800a106:	697a      	ldr	r2, [r7, #20]
 800a108:	429a      	cmp	r2, r3
 800a10a:	d20d      	bcs.n	800a128 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800a10c:	2301      	movs	r3, #1
 800a10e:	e01d      	b.n	800a14c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800a110:	79fb      	ldrb	r3, [r7, #7]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d006      	beq.n	800a124 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	685a      	ldr	r2, [r3, #4]
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	425b      	negs	r3, r3
 800a11e:	4413      	add	r3, r2
 800a120:	617b      	str	r3, [r7, #20]
 800a122:	e001      	b.n	800a128 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800a124:	2301      	movs	r3, #1
 800a126:	e011      	b.n	800a14c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	697a      	ldr	r2, [r7, #20]
 800a12c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	895a      	ldrh	r2, [r3, #10]
 800a132:	8a7b      	ldrh	r3, [r7, #18]
 800a134:	4413      	add	r3, r2
 800a136:	b29a      	uxth	r2, r3
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	891a      	ldrh	r2, [r3, #8]
 800a140:	8a7b      	ldrh	r3, [r7, #18]
 800a142:	4413      	add	r3, r2
 800a144:	b29a      	uxth	r2, r3
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	811a      	strh	r2, [r3, #8]


  return 0;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3718      	adds	r7, #24
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}
 800a154:	08014ca4 	.word	0x08014ca4
 800a158:	08014e08 	.word	0x08014e08
 800a15c:	08014d04 	.word	0x08014d04

0800a160 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b082      	sub	sp, #8
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800a16a:	2200      	movs	r2, #0
 800a16c:	6839      	ldr	r1, [r7, #0]
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f7ff ff8e 	bl	800a090 <pbuf_add_header_impl>
 800a174:	4603      	mov	r3, r0
}
 800a176:	4618      	mov	r0, r3
 800a178:	3708      	adds	r7, #8
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}
	...

0800a180 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d106      	bne.n	800a19e <pbuf_remove_header+0x1e>
 800a190:	4b20      	ldr	r3, [pc, #128]	@ (800a214 <pbuf_remove_header+0x94>)
 800a192:	f240 224b 	movw	r2, #587	@ 0x24b
 800a196:	4920      	ldr	r1, [pc, #128]	@ (800a218 <pbuf_remove_header+0x98>)
 800a198:	4820      	ldr	r0, [pc, #128]	@ (800a21c <pbuf_remove_header+0x9c>)
 800a19a:	f009 f867 	bl	801326c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d003      	beq.n	800a1ac <pbuf_remove_header+0x2c>
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1aa:	d301      	bcc.n	800a1b0 <pbuf_remove_header+0x30>
    return 1;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e02c      	b.n	800a20a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d101      	bne.n	800a1ba <pbuf_remove_header+0x3a>
    return 0;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	e027      	b.n	800a20a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	895b      	ldrh	r3, [r3, #10]
 800a1c2:	89fa      	ldrh	r2, [r7, #14]
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d908      	bls.n	800a1da <pbuf_remove_header+0x5a>
 800a1c8:	4b12      	ldr	r3, [pc, #72]	@ (800a214 <pbuf_remove_header+0x94>)
 800a1ca:	f240 2255 	movw	r2, #597	@ 0x255
 800a1ce:	4914      	ldr	r1, [pc, #80]	@ (800a220 <pbuf_remove_header+0xa0>)
 800a1d0:	4812      	ldr	r0, [pc, #72]	@ (800a21c <pbuf_remove_header+0x9c>)
 800a1d2:	f009 f84b 	bl	801326c <iprintf>
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e017      	b.n	800a20a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	685a      	ldr	r2, [r3, #4]
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	441a      	add	r2, r3
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	895a      	ldrh	r2, [r3, #10]
 800a1f0:	89fb      	ldrh	r3, [r7, #14]
 800a1f2:	1ad3      	subs	r3, r2, r3
 800a1f4:	b29a      	uxth	r2, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	891a      	ldrh	r2, [r3, #8]
 800a1fe:	89fb      	ldrh	r3, [r7, #14]
 800a200:	1ad3      	subs	r3, r2, r3
 800a202:	b29a      	uxth	r2, r3
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	08014ca4 	.word	0x08014ca4
 800a218:	08014e08 	.word	0x08014e08
 800a21c:	08014d04 	.word	0x08014d04
 800a220:	08014e14 	.word	0x08014e14

0800a224 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	460b      	mov	r3, r1
 800a22e:	807b      	strh	r3, [r7, #2]
 800a230:	4613      	mov	r3, r2
 800a232:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800a234:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	da08      	bge.n	800a24e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800a23c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a240:	425b      	negs	r3, r3
 800a242:	4619      	mov	r1, r3
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f7ff ff9b 	bl	800a180 <pbuf_remove_header>
 800a24a:	4603      	mov	r3, r0
 800a24c:	e007      	b.n	800a25e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800a24e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a252:	787a      	ldrb	r2, [r7, #1]
 800a254:	4619      	mov	r1, r3
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f7ff ff1a 	bl	800a090 <pbuf_add_header_impl>
 800a25c:	4603      	mov	r3, r0
  }
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3708      	adds	r7, #8
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b082      	sub	sp, #8
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	460b      	mov	r3, r1
 800a270:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800a272:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a276:	2201      	movs	r2, #1
 800a278:	4619      	mov	r1, r3
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f7ff ffd2 	bl	800a224 <pbuf_header_impl>
 800a280:	4603      	mov	r3, r0
}
 800a282:	4618      	mov	r0, r3
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
	...

0800a28c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b086      	sub	sp, #24
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d10b      	bne.n	800a2b2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d106      	bne.n	800a2ae <pbuf_free+0x22>
 800a2a0:	4b38      	ldr	r3, [pc, #224]	@ (800a384 <pbuf_free+0xf8>)
 800a2a2:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800a2a6:	4938      	ldr	r1, [pc, #224]	@ (800a388 <pbuf_free+0xfc>)
 800a2a8:	4838      	ldr	r0, [pc, #224]	@ (800a38c <pbuf_free+0x100>)
 800a2aa:	f008 ffdf 	bl	801326c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	e063      	b.n	800a37a <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800a2b6:	e05c      	b.n	800a372 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	7b9b      	ldrb	r3, [r3, #14]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d106      	bne.n	800a2ce <pbuf_free+0x42>
 800a2c0:	4b30      	ldr	r3, [pc, #192]	@ (800a384 <pbuf_free+0xf8>)
 800a2c2:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800a2c6:	4932      	ldr	r1, [pc, #200]	@ (800a390 <pbuf_free+0x104>)
 800a2c8:	4830      	ldr	r0, [pc, #192]	@ (800a38c <pbuf_free+0x100>)
 800a2ca:	f008 ffcf 	bl	801326c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	7b9b      	ldrb	r3, [r3, #14]
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	b2da      	uxtb	r2, r3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	739a      	strb	r2, [r3, #14]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	7b9b      	ldrb	r3, [r3, #14]
 800a2de:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800a2e0:	7dbb      	ldrb	r3, [r7, #22]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d143      	bne.n	800a36e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	7b1b      	ldrb	r3, [r3, #12]
 800a2f0:	f003 030f 	and.w	r3, r3, #15
 800a2f4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	7b5b      	ldrb	r3, [r3, #13]
 800a2fa:	f003 0302 	and.w	r3, r3, #2
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d011      	beq.n	800a326 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	691b      	ldr	r3, [r3, #16]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d106      	bne.n	800a31c <pbuf_free+0x90>
 800a30e:	4b1d      	ldr	r3, [pc, #116]	@ (800a384 <pbuf_free+0xf8>)
 800a310:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800a314:	491f      	ldr	r1, [pc, #124]	@ (800a394 <pbuf_free+0x108>)
 800a316:	481d      	ldr	r0, [pc, #116]	@ (800a38c <pbuf_free+0x100>)
 800a318:	f008 ffa8 	bl	801326c <iprintf>
        pc->custom_free_function(p);
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	691b      	ldr	r3, [r3, #16]
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	4798      	blx	r3
 800a324:	e01d      	b.n	800a362 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800a326:	7bfb      	ldrb	r3, [r7, #15]
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d104      	bne.n	800a336 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800a32c:	6879      	ldr	r1, [r7, #4]
 800a32e:	2008      	movs	r0, #8
 800a330:	f7ff f936 	bl	80095a0 <memp_free>
 800a334:	e015      	b.n	800a362 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800a336:	7bfb      	ldrb	r3, [r7, #15]
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d104      	bne.n	800a346 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800a33c:	6879      	ldr	r1, [r7, #4]
 800a33e:	2007      	movs	r0, #7
 800a340:	f7ff f92e 	bl	80095a0 <memp_free>
 800a344:	e00d      	b.n	800a362 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800a346:	7bfb      	ldrb	r3, [r7, #15]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d103      	bne.n	800a354 <pbuf_free+0xc8>
          mem_free(p);
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f7fe fdc1 	bl	8008ed4 <mem_free>
 800a352:	e006      	b.n	800a362 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800a354:	4b0b      	ldr	r3, [pc, #44]	@ (800a384 <pbuf_free+0xf8>)
 800a356:	f240 320f 	movw	r2, #783	@ 0x30f
 800a35a:	490f      	ldr	r1, [pc, #60]	@ (800a398 <pbuf_free+0x10c>)
 800a35c:	480b      	ldr	r0, [pc, #44]	@ (800a38c <pbuf_free+0x100>)
 800a35e:	f008 ff85 	bl	801326c <iprintf>
        }
      }
      count++;
 800a362:	7dfb      	ldrb	r3, [r7, #23]
 800a364:	3301      	adds	r3, #1
 800a366:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	607b      	str	r3, [r7, #4]
 800a36c:	e001      	b.n	800a372 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800a36e:	2300      	movs	r3, #0
 800a370:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d19f      	bne.n	800a2b8 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800a378:	7dfb      	ldrb	r3, [r7, #23]
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3718      	adds	r7, #24
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
 800a382:	bf00      	nop
 800a384:	08014ca4 	.word	0x08014ca4
 800a388:	08014e08 	.word	0x08014e08
 800a38c:	08014d04 	.word	0x08014d04
 800a390:	08014e34 	.word	0x08014e34
 800a394:	08014e4c 	.word	0x08014e4c
 800a398:	08014e70 	.word	0x08014e70

0800a39c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b085      	sub	sp, #20
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800a3a8:	e005      	b.n	800a3b6 <pbuf_clen+0x1a>
    ++len;
 800a3aa:	89fb      	ldrh	r3, [r7, #14]
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1f6      	bne.n	800a3aa <pbuf_clen+0xe>
  }
  return len;
 800a3bc:	89fb      	ldrh	r3, [r7, #14]
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3714      	adds	r7, #20
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
	...

0800a3cc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d010      	beq.n	800a3fc <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	7b9b      	ldrb	r3, [r3, #14]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	b2da      	uxtb	r2, r3
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	7b9b      	ldrb	r3, [r3, #14]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d106      	bne.n	800a3fc <pbuf_ref+0x30>
 800a3ee:	4b05      	ldr	r3, [pc, #20]	@ (800a404 <pbuf_ref+0x38>)
 800a3f0:	f240 3242 	movw	r2, #834	@ 0x342
 800a3f4:	4904      	ldr	r1, [pc, #16]	@ (800a408 <pbuf_ref+0x3c>)
 800a3f6:	4805      	ldr	r0, [pc, #20]	@ (800a40c <pbuf_ref+0x40>)
 800a3f8:	f008 ff38 	bl	801326c <iprintf>
  }
}
 800a3fc:	bf00      	nop
 800a3fe:	3708      	adds	r7, #8
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	08014ca4 	.word	0x08014ca4
 800a408:	08014e84 	.word	0x08014e84
 800a40c:	08014d04 	.word	0x08014d04

0800a410 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d002      	beq.n	800a426 <pbuf_cat+0x16>
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d107      	bne.n	800a436 <pbuf_cat+0x26>
 800a426:	4b20      	ldr	r3, [pc, #128]	@ (800a4a8 <pbuf_cat+0x98>)
 800a428:	f240 3259 	movw	r2, #857	@ 0x359
 800a42c:	491f      	ldr	r1, [pc, #124]	@ (800a4ac <pbuf_cat+0x9c>)
 800a42e:	4820      	ldr	r0, [pc, #128]	@ (800a4b0 <pbuf_cat+0xa0>)
 800a430:	f008 ff1c 	bl	801326c <iprintf>
 800a434:	e034      	b.n	800a4a0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	60fb      	str	r3, [r7, #12]
 800a43a:	e00a      	b.n	800a452 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	891a      	ldrh	r2, [r3, #8]
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	891b      	ldrh	r3, [r3, #8]
 800a444:	4413      	add	r3, r2
 800a446:	b29a      	uxth	r2, r3
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	60fb      	str	r3, [r7, #12]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d1f0      	bne.n	800a43c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	891a      	ldrh	r2, [r3, #8]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	895b      	ldrh	r3, [r3, #10]
 800a462:	429a      	cmp	r2, r3
 800a464:	d006      	beq.n	800a474 <pbuf_cat+0x64>
 800a466:	4b10      	ldr	r3, [pc, #64]	@ (800a4a8 <pbuf_cat+0x98>)
 800a468:	f240 3262 	movw	r2, #866	@ 0x362
 800a46c:	4911      	ldr	r1, [pc, #68]	@ (800a4b4 <pbuf_cat+0xa4>)
 800a46e:	4810      	ldr	r0, [pc, #64]	@ (800a4b0 <pbuf_cat+0xa0>)
 800a470:	f008 fefc 	bl	801326c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d006      	beq.n	800a48a <pbuf_cat+0x7a>
 800a47c:	4b0a      	ldr	r3, [pc, #40]	@ (800a4a8 <pbuf_cat+0x98>)
 800a47e:	f240 3263 	movw	r2, #867	@ 0x363
 800a482:	490d      	ldr	r1, [pc, #52]	@ (800a4b8 <pbuf_cat+0xa8>)
 800a484:	480a      	ldr	r0, [pc, #40]	@ (800a4b0 <pbuf_cat+0xa0>)
 800a486:	f008 fef1 	bl	801326c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	891a      	ldrh	r2, [r3, #8]
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	891b      	ldrh	r3, [r3, #8]
 800a492:	4413      	add	r3, r2
 800a494:	b29a      	uxth	r2, r3
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	683a      	ldr	r2, [r7, #0]
 800a49e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800a4a0:	3710      	adds	r7, #16
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	08014ca4 	.word	0x08014ca4
 800a4ac:	08014e98 	.word	0x08014e98
 800a4b0:	08014d04 	.word	0x08014d04
 800a4b4:	08014ed0 	.word	0x08014ed0
 800a4b8:	08014f00 	.word	0x08014f00

0800a4bc <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b082      	sub	sp, #8
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800a4c6:	6839      	ldr	r1, [r7, #0]
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f7ff ffa1 	bl	800a410 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800a4ce:	6838      	ldr	r0, [r7, #0]
 800a4d0:	f7ff ff7c 	bl	800a3cc <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800a4d4:	bf00      	nop
 800a4d6:	3708      	adds	r7, #8
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b086      	sub	sp, #24
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
 800a4e4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	617b      	str	r3, [r7, #20]
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d008      	beq.n	800a506 <pbuf_copy+0x2a>
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d005      	beq.n	800a506 <pbuf_copy+0x2a>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	891a      	ldrh	r2, [r3, #8]
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	891b      	ldrh	r3, [r3, #8]
 800a502:	429a      	cmp	r2, r3
 800a504:	d209      	bcs.n	800a51a <pbuf_copy+0x3e>
 800a506:	4b57      	ldr	r3, [pc, #348]	@ (800a664 <pbuf_copy+0x188>)
 800a508:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800a50c:	4956      	ldr	r1, [pc, #344]	@ (800a668 <pbuf_copy+0x18c>)
 800a50e:	4857      	ldr	r0, [pc, #348]	@ (800a66c <pbuf_copy+0x190>)
 800a510:	f008 feac 	bl	801326c <iprintf>
 800a514:	f06f 030f 	mvn.w	r3, #15
 800a518:	e09f      	b.n	800a65a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	895b      	ldrh	r3, [r3, #10]
 800a51e:	461a      	mov	r2, r3
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	1ad2      	subs	r2, r2, r3
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	895b      	ldrh	r3, [r3, #10]
 800a528:	4619      	mov	r1, r3
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	1acb      	subs	r3, r1, r3
 800a52e:	429a      	cmp	r2, r3
 800a530:	d306      	bcc.n	800a540 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	895b      	ldrh	r3, [r3, #10]
 800a536:	461a      	mov	r2, r3
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	1ad3      	subs	r3, r2, r3
 800a53c:	60fb      	str	r3, [r7, #12]
 800a53e:	e005      	b.n	800a54c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	895b      	ldrh	r3, [r3, #10]
 800a544:	461a      	mov	r2, r3
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	1ad3      	subs	r3, r2, r3
 800a54a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	685a      	ldr	r2, [r3, #4]
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	18d0      	adds	r0, r2, r3
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	685a      	ldr	r2, [r3, #4]
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	4413      	add	r3, r2
 800a55c:	68fa      	ldr	r2, [r7, #12]
 800a55e:	4619      	mov	r1, r3
 800a560:	f008 ffc3 	bl	80134ea <memcpy>
    offset_to += len;
 800a564:	697a      	ldr	r2, [r7, #20]
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	4413      	add	r3, r2
 800a56a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	4413      	add	r3, r2
 800a572:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	895b      	ldrh	r3, [r3, #10]
 800a578:	461a      	mov	r2, r3
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d906      	bls.n	800a58e <pbuf_copy+0xb2>
 800a580:	4b38      	ldr	r3, [pc, #224]	@ (800a664 <pbuf_copy+0x188>)
 800a582:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800a586:	493a      	ldr	r1, [pc, #232]	@ (800a670 <pbuf_copy+0x194>)
 800a588:	4838      	ldr	r0, [pc, #224]	@ (800a66c <pbuf_copy+0x190>)
 800a58a:	f008 fe6f 	bl	801326c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	895b      	ldrh	r3, [r3, #10]
 800a592:	461a      	mov	r2, r3
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	4293      	cmp	r3, r2
 800a598:	d906      	bls.n	800a5a8 <pbuf_copy+0xcc>
 800a59a:	4b32      	ldr	r3, [pc, #200]	@ (800a664 <pbuf_copy+0x188>)
 800a59c:	f240 32da 	movw	r2, #986	@ 0x3da
 800a5a0:	4934      	ldr	r1, [pc, #208]	@ (800a674 <pbuf_copy+0x198>)
 800a5a2:	4832      	ldr	r0, [pc, #200]	@ (800a66c <pbuf_copy+0x190>)
 800a5a4:	f008 fe62 	bl	801326c <iprintf>
    if (offset_from >= p_from->len) {
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	895b      	ldrh	r3, [r3, #10]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d304      	bcc.n	800a5be <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	895b      	ldrh	r3, [r3, #10]
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d114      	bne.n	800a5f4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d10c      	bne.n	800a5f4 <pbuf_copy+0x118>
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d009      	beq.n	800a5f4 <pbuf_copy+0x118>
 800a5e0:	4b20      	ldr	r3, [pc, #128]	@ (800a664 <pbuf_copy+0x188>)
 800a5e2:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800a5e6:	4924      	ldr	r1, [pc, #144]	@ (800a678 <pbuf_copy+0x19c>)
 800a5e8:	4820      	ldr	r0, [pc, #128]	@ (800a66c <pbuf_copy+0x190>)
 800a5ea:	f008 fe3f 	bl	801326c <iprintf>
 800a5ee:	f06f 030f 	mvn.w	r3, #15
 800a5f2:	e032      	b.n	800a65a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d013      	beq.n	800a622 <pbuf_copy+0x146>
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	895a      	ldrh	r2, [r3, #10]
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	891b      	ldrh	r3, [r3, #8]
 800a602:	429a      	cmp	r2, r3
 800a604:	d10d      	bne.n	800a622 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d009      	beq.n	800a622 <pbuf_copy+0x146>
 800a60e:	4b15      	ldr	r3, [pc, #84]	@ (800a664 <pbuf_copy+0x188>)
 800a610:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800a614:	4919      	ldr	r1, [pc, #100]	@ (800a67c <pbuf_copy+0x1a0>)
 800a616:	4815      	ldr	r0, [pc, #84]	@ (800a66c <pbuf_copy+0x190>)
 800a618:	f008 fe28 	bl	801326c <iprintf>
 800a61c:	f06f 0305 	mvn.w	r3, #5
 800a620:	e01b      	b.n	800a65a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d013      	beq.n	800a650 <pbuf_copy+0x174>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	895a      	ldrh	r2, [r3, #10]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	891b      	ldrh	r3, [r3, #8]
 800a630:	429a      	cmp	r2, r3
 800a632:	d10d      	bne.n	800a650 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d009      	beq.n	800a650 <pbuf_copy+0x174>
 800a63c:	4b09      	ldr	r3, [pc, #36]	@ (800a664 <pbuf_copy+0x188>)
 800a63e:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800a642:	490e      	ldr	r1, [pc, #56]	@ (800a67c <pbuf_copy+0x1a0>)
 800a644:	4809      	ldr	r0, [pc, #36]	@ (800a66c <pbuf_copy+0x190>)
 800a646:	f008 fe11 	bl	801326c <iprintf>
 800a64a:	f06f 0305 	mvn.w	r3, #5
 800a64e:	e004      	b.n	800a65a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	f47f af61 	bne.w	800a51a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3718      	adds	r7, #24
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	08014ca4 	.word	0x08014ca4
 800a668:	08014f4c 	.word	0x08014f4c
 800a66c:	08014d04 	.word	0x08014d04
 800a670:	08014f7c 	.word	0x08014f7c
 800a674:	08014f94 	.word	0x08014f94
 800a678:	08014fb0 	.word	0x08014fb0
 800a67c:	08014fc0 	.word	0x08014fc0

0800a680 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b088      	sub	sp, #32
 800a684:	af00      	add	r7, sp, #0
 800a686:	60f8      	str	r0, [r7, #12]
 800a688:	60b9      	str	r1, [r7, #8]
 800a68a:	4611      	mov	r1, r2
 800a68c:	461a      	mov	r2, r3
 800a68e:	460b      	mov	r3, r1
 800a690:	80fb      	strh	r3, [r7, #6]
 800a692:	4613      	mov	r3, r2
 800a694:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800a696:	2300      	movs	r3, #0
 800a698:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800a69a:	2300      	movs	r3, #0
 800a69c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d108      	bne.n	800a6b6 <pbuf_copy_partial+0x36>
 800a6a4:	4b2b      	ldr	r3, [pc, #172]	@ (800a754 <pbuf_copy_partial+0xd4>)
 800a6a6:	f240 420a 	movw	r2, #1034	@ 0x40a
 800a6aa:	492b      	ldr	r1, [pc, #172]	@ (800a758 <pbuf_copy_partial+0xd8>)
 800a6ac:	482b      	ldr	r0, [pc, #172]	@ (800a75c <pbuf_copy_partial+0xdc>)
 800a6ae:	f008 fddd 	bl	801326c <iprintf>
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	e04a      	b.n	800a74c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d108      	bne.n	800a6ce <pbuf_copy_partial+0x4e>
 800a6bc:	4b25      	ldr	r3, [pc, #148]	@ (800a754 <pbuf_copy_partial+0xd4>)
 800a6be:	f240 420b 	movw	r2, #1035	@ 0x40b
 800a6c2:	4927      	ldr	r1, [pc, #156]	@ (800a760 <pbuf_copy_partial+0xe0>)
 800a6c4:	4825      	ldr	r0, [pc, #148]	@ (800a75c <pbuf_copy_partial+0xdc>)
 800a6c6:	f008 fdd1 	bl	801326c <iprintf>
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	e03e      	b.n	800a74c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	61fb      	str	r3, [r7, #28]
 800a6d2:	e034      	b.n	800a73e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800a6d4:	88bb      	ldrh	r3, [r7, #4]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d00a      	beq.n	800a6f0 <pbuf_copy_partial+0x70>
 800a6da:	69fb      	ldr	r3, [r7, #28]
 800a6dc:	895b      	ldrh	r3, [r3, #10]
 800a6de:	88ba      	ldrh	r2, [r7, #4]
 800a6e0:	429a      	cmp	r2, r3
 800a6e2:	d305      	bcc.n	800a6f0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800a6e4:	69fb      	ldr	r3, [r7, #28]
 800a6e6:	895b      	ldrh	r3, [r3, #10]
 800a6e8:	88ba      	ldrh	r2, [r7, #4]
 800a6ea:	1ad3      	subs	r3, r2, r3
 800a6ec:	80bb      	strh	r3, [r7, #4]
 800a6ee:	e023      	b.n	800a738 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800a6f0:	69fb      	ldr	r3, [r7, #28]
 800a6f2:	895a      	ldrh	r2, [r3, #10]
 800a6f4:	88bb      	ldrh	r3, [r7, #4]
 800a6f6:	1ad3      	subs	r3, r2, r3
 800a6f8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800a6fa:	8b3a      	ldrh	r2, [r7, #24]
 800a6fc:	88fb      	ldrh	r3, [r7, #6]
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d901      	bls.n	800a706 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800a702:	88fb      	ldrh	r3, [r7, #6]
 800a704:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800a706:	8b7b      	ldrh	r3, [r7, #26]
 800a708:	68ba      	ldr	r2, [r7, #8]
 800a70a:	18d0      	adds	r0, r2, r3
 800a70c:	69fb      	ldr	r3, [r7, #28]
 800a70e:	685a      	ldr	r2, [r3, #4]
 800a710:	88bb      	ldrh	r3, [r7, #4]
 800a712:	4413      	add	r3, r2
 800a714:	8b3a      	ldrh	r2, [r7, #24]
 800a716:	4619      	mov	r1, r3
 800a718:	f008 fee7 	bl	80134ea <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800a71c:	8afa      	ldrh	r2, [r7, #22]
 800a71e:	8b3b      	ldrh	r3, [r7, #24]
 800a720:	4413      	add	r3, r2
 800a722:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800a724:	8b7a      	ldrh	r2, [r7, #26]
 800a726:	8b3b      	ldrh	r3, [r7, #24]
 800a728:	4413      	add	r3, r2
 800a72a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800a72c:	88fa      	ldrh	r2, [r7, #6]
 800a72e:	8b3b      	ldrh	r3, [r7, #24]
 800a730:	1ad3      	subs	r3, r2, r3
 800a732:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800a734:	2300      	movs	r3, #0
 800a736:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800a738:	69fb      	ldr	r3, [r7, #28]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	61fb      	str	r3, [r7, #28]
 800a73e:	88fb      	ldrh	r3, [r7, #6]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d002      	beq.n	800a74a <pbuf_copy_partial+0xca>
 800a744:	69fb      	ldr	r3, [r7, #28]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d1c4      	bne.n	800a6d4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800a74a:	8afb      	ldrh	r3, [r7, #22]
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	3720      	adds	r7, #32
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}
 800a754:	08014ca4 	.word	0x08014ca4
 800a758:	08014fec 	.word	0x08014fec
 800a75c:	08014d04 	.word	0x08014d04
 800a760:	0801500c 	.word	0x0801500c

0800a764 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b088      	sub	sp, #32
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	4613      	mov	r3, r2
 800a770:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800a772:	88fb      	ldrh	r3, [r7, #6]
 800a774:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800a776:	2300      	movs	r3, #0
 800a778:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d109      	bne.n	800a794 <pbuf_take+0x30>
 800a780:	4b3a      	ldr	r3, [pc, #232]	@ (800a86c <pbuf_take+0x108>)
 800a782:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 800a786:	493a      	ldr	r1, [pc, #232]	@ (800a870 <pbuf_take+0x10c>)
 800a788:	483a      	ldr	r0, [pc, #232]	@ (800a874 <pbuf_take+0x110>)
 800a78a:	f008 fd6f 	bl	801326c <iprintf>
 800a78e:	f06f 030f 	mvn.w	r3, #15
 800a792:	e067      	b.n	800a864 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d109      	bne.n	800a7ae <pbuf_take+0x4a>
 800a79a:	4b34      	ldr	r3, [pc, #208]	@ (800a86c <pbuf_take+0x108>)
 800a79c:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 800a7a0:	4935      	ldr	r1, [pc, #212]	@ (800a878 <pbuf_take+0x114>)
 800a7a2:	4834      	ldr	r0, [pc, #208]	@ (800a874 <pbuf_take+0x110>)
 800a7a4:	f008 fd62 	bl	801326c <iprintf>
 800a7a8:	f06f 030f 	mvn.w	r3, #15
 800a7ac:	e05a      	b.n	800a864 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	891b      	ldrh	r3, [r3, #8]
 800a7b2:	88fa      	ldrh	r2, [r7, #6]
 800a7b4:	429a      	cmp	r2, r3
 800a7b6:	d909      	bls.n	800a7cc <pbuf_take+0x68>
 800a7b8:	4b2c      	ldr	r3, [pc, #176]	@ (800a86c <pbuf_take+0x108>)
 800a7ba:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 800a7be:	492f      	ldr	r1, [pc, #188]	@ (800a87c <pbuf_take+0x118>)
 800a7c0:	482c      	ldr	r0, [pc, #176]	@ (800a874 <pbuf_take+0x110>)
 800a7c2:	f008 fd53 	bl	801326c <iprintf>
 800a7c6:	f04f 33ff 	mov.w	r3, #4294967295
 800a7ca:	e04b      	b.n	800a864 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d007      	beq.n	800a7e2 <pbuf_take+0x7e>
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d004      	beq.n	800a7e2 <pbuf_take+0x7e>
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	891b      	ldrh	r3, [r3, #8]
 800a7dc:	88fa      	ldrh	r2, [r7, #6]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d902      	bls.n	800a7e8 <pbuf_take+0x84>
    return ERR_ARG;
 800a7e2:	f06f 030f 	mvn.w	r3, #15
 800a7e6:	e03d      	b.n	800a864 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	61fb      	str	r3, [r7, #28]
 800a7ec:	e028      	b.n	800a840 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800a7ee:	69fb      	ldr	r3, [r7, #28]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d106      	bne.n	800a802 <pbuf_take+0x9e>
 800a7f4:	4b1d      	ldr	r3, [pc, #116]	@ (800a86c <pbuf_take+0x108>)
 800a7f6:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800a7fa:	4921      	ldr	r1, [pc, #132]	@ (800a880 <pbuf_take+0x11c>)
 800a7fc:	481d      	ldr	r0, [pc, #116]	@ (800a874 <pbuf_take+0x110>)
 800a7fe:	f008 fd35 	bl	801326c <iprintf>
    buf_copy_len = total_copy_len;
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800a806:	69fb      	ldr	r3, [r7, #28]
 800a808:	895b      	ldrh	r3, [r3, #10]
 800a80a:	461a      	mov	r2, r3
 800a80c:	69bb      	ldr	r3, [r7, #24]
 800a80e:	4293      	cmp	r3, r2
 800a810:	d902      	bls.n	800a818 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800a812:	69fb      	ldr	r3, [r7, #28]
 800a814:	895b      	ldrh	r3, [r3, #10]
 800a816:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800a818:	69fb      	ldr	r3, [r7, #28]
 800a81a:	6858      	ldr	r0, [r3, #4]
 800a81c:	68ba      	ldr	r2, [r7, #8]
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	4413      	add	r3, r2
 800a822:	69ba      	ldr	r2, [r7, #24]
 800a824:	4619      	mov	r1, r3
 800a826:	f008 fe60 	bl	80134ea <memcpy>
    total_copy_len -= buf_copy_len;
 800a82a:	697a      	ldr	r2, [r7, #20]
 800a82c:	69bb      	ldr	r3, [r7, #24]
 800a82e:	1ad3      	subs	r3, r2, r3
 800a830:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800a832:	693a      	ldr	r2, [r7, #16]
 800a834:	69bb      	ldr	r3, [r7, #24]
 800a836:	4413      	add	r3, r2
 800a838:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800a83a:	69fb      	ldr	r3, [r7, #28]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	61fb      	str	r3, [r7, #28]
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d1d3      	bne.n	800a7ee <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d103      	bne.n	800a854 <pbuf_take+0xf0>
 800a84c:	88fb      	ldrh	r3, [r7, #6]
 800a84e:	693a      	ldr	r2, [r7, #16]
 800a850:	429a      	cmp	r2, r3
 800a852:	d006      	beq.n	800a862 <pbuf_take+0xfe>
 800a854:	4b05      	ldr	r3, [pc, #20]	@ (800a86c <pbuf_take+0x108>)
 800a856:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 800a85a:	490a      	ldr	r1, [pc, #40]	@ (800a884 <pbuf_take+0x120>)
 800a85c:	4805      	ldr	r0, [pc, #20]	@ (800a874 <pbuf_take+0x110>)
 800a85e:	f008 fd05 	bl	801326c <iprintf>
  return ERR_OK;
 800a862:	2300      	movs	r3, #0
}
 800a864:	4618      	mov	r0, r3
 800a866:	3720      	adds	r7, #32
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	08014ca4 	.word	0x08014ca4
 800a870:	0801507c 	.word	0x0801507c
 800a874:	08014d04 	.word	0x08014d04
 800a878:	08015094 	.word	0x08015094
 800a87c:	080150b0 	.word	0x080150b0
 800a880:	080150d0 	.word	0x080150d0
 800a884:	080150e8 	.word	0x080150e8

0800a888 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b084      	sub	sp, #16
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	4603      	mov	r3, r0
 800a890:	603a      	str	r2, [r7, #0]
 800a892:	71fb      	strb	r3, [r7, #7]
 800a894:	460b      	mov	r3, r1
 800a896:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	8919      	ldrh	r1, [r3, #8]
 800a89c:	88ba      	ldrh	r2, [r7, #4]
 800a89e:	79fb      	ldrb	r3, [r7, #7]
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7ff fa0f 	bl	8009cc4 <pbuf_alloc>
 800a8a6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d101      	bne.n	800a8b2 <pbuf_clone+0x2a>
    return NULL;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	e011      	b.n	800a8d6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800a8b2:	6839      	ldr	r1, [r7, #0]
 800a8b4:	68f8      	ldr	r0, [r7, #12]
 800a8b6:	f7ff fe11 	bl	800a4dc <pbuf_copy>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800a8be:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d006      	beq.n	800a8d4 <pbuf_clone+0x4c>
 800a8c6:	4b06      	ldr	r3, [pc, #24]	@ (800a8e0 <pbuf_clone+0x58>)
 800a8c8:	f240 5224 	movw	r2, #1316	@ 0x524
 800a8cc:	4905      	ldr	r1, [pc, #20]	@ (800a8e4 <pbuf_clone+0x5c>)
 800a8ce:	4806      	ldr	r0, [pc, #24]	@ (800a8e8 <pbuf_clone+0x60>)
 800a8d0:	f008 fccc 	bl	801326c <iprintf>
  return q;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3710      	adds	r7, #16
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	08014ca4 	.word	0x08014ca4
 800a8e4:	08015118 	.word	0x08015118
 800a8e8:	08014d04 	.word	0x08014d04

0800a8ec <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800a8f0:	f008 fb38 	bl	8012f64 <rand>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a8fc:	b29b      	uxth	r3, r3
 800a8fe:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800a902:	b29a      	uxth	r2, r3
 800a904:	4b01      	ldr	r3, [pc, #4]	@ (800a90c <tcp_init+0x20>)
 800a906:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800a908:	bf00      	nop
 800a90a:	bd80      	pop	{r7, pc}
 800a90c:	20000098 	.word	0x20000098

0800a910 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b082      	sub	sp, #8
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	7d1b      	ldrb	r3, [r3, #20]
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d105      	bne.n	800a92c <tcp_free+0x1c>
 800a920:	4b06      	ldr	r3, [pc, #24]	@ (800a93c <tcp_free+0x2c>)
 800a922:	22d4      	movs	r2, #212	@ 0xd4
 800a924:	4906      	ldr	r1, [pc, #24]	@ (800a940 <tcp_free+0x30>)
 800a926:	4807      	ldr	r0, [pc, #28]	@ (800a944 <tcp_free+0x34>)
 800a928:	f008 fca0 	bl	801326c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800a92c:	6879      	ldr	r1, [r7, #4]
 800a92e:	2001      	movs	r0, #1
 800a930:	f7fe fe36 	bl	80095a0 <memp_free>
}
 800a934:	bf00      	nop
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	080151a4 	.word	0x080151a4
 800a940:	080151d4 	.word	0x080151d4
 800a944:	080151e8 	.word	0x080151e8

0800a948 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	7d1b      	ldrb	r3, [r3, #20]
 800a954:	2b01      	cmp	r3, #1
 800a956:	d105      	bne.n	800a964 <tcp_free_listen+0x1c>
 800a958:	4b06      	ldr	r3, [pc, #24]	@ (800a974 <tcp_free_listen+0x2c>)
 800a95a:	22df      	movs	r2, #223	@ 0xdf
 800a95c:	4906      	ldr	r1, [pc, #24]	@ (800a978 <tcp_free_listen+0x30>)
 800a95e:	4807      	ldr	r0, [pc, #28]	@ (800a97c <tcp_free_listen+0x34>)
 800a960:	f008 fc84 	bl	801326c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800a964:	6879      	ldr	r1, [r7, #4]
 800a966:	2002      	movs	r0, #2
 800a968:	f7fe fe1a 	bl	80095a0 <memp_free>
}
 800a96c:	bf00      	nop
 800a96e:	3708      	adds	r7, #8
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}
 800a974:	080151a4 	.word	0x080151a4
 800a978:	08015210 	.word	0x08015210
 800a97c:	080151e8 	.word	0x080151e8

0800a980 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800a984:	f000 fea4 	bl	800b6d0 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800a988:	4b07      	ldr	r3, [pc, #28]	@ (800a9a8 <tcp_tmr+0x28>)
 800a98a:	781b      	ldrb	r3, [r3, #0]
 800a98c:	3301      	adds	r3, #1
 800a98e:	b2da      	uxtb	r2, r3
 800a990:	4b05      	ldr	r3, [pc, #20]	@ (800a9a8 <tcp_tmr+0x28>)
 800a992:	701a      	strb	r2, [r3, #0]
 800a994:	4b04      	ldr	r3, [pc, #16]	@ (800a9a8 <tcp_tmr+0x28>)
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	f003 0301 	and.w	r3, r3, #1
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d001      	beq.n	800a9a4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800a9a0:	f000 fb54 	bl	800b04c <tcp_slowtmr>
  }
}
 800a9a4:	bf00      	nop
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	200089e9 	.word	0x200089e9

0800a9ac <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b084      	sub	sp, #16
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d105      	bne.n	800a9c8 <tcp_remove_listener+0x1c>
 800a9bc:	4b0d      	ldr	r3, [pc, #52]	@ (800a9f4 <tcp_remove_listener+0x48>)
 800a9be:	22ff      	movs	r2, #255	@ 0xff
 800a9c0:	490d      	ldr	r1, [pc, #52]	@ (800a9f8 <tcp_remove_listener+0x4c>)
 800a9c2:	480e      	ldr	r0, [pc, #56]	@ (800a9fc <tcp_remove_listener+0x50>)
 800a9c4:	f008 fc52 	bl	801326c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	60fb      	str	r3, [r7, #12]
 800a9cc:	e00a      	b.n	800a9e4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d102      	bne.n	800a9de <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	60fb      	str	r3, [r7, #12]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1f1      	bne.n	800a9ce <tcp_remove_listener+0x22>
    }
  }
}
 800a9ea:	bf00      	nop
 800a9ec:	bf00      	nop
 800a9ee:	3710      	adds	r7, #16
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}
 800a9f4:	080151a4 	.word	0x080151a4
 800a9f8:	0801522c 	.word	0x0801522c
 800a9fc:	080151e8 	.word	0x080151e8

0800aa00 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d106      	bne.n	800aa1c <tcp_listen_closed+0x1c>
 800aa0e:	4b14      	ldr	r3, [pc, #80]	@ (800aa60 <tcp_listen_closed+0x60>)
 800aa10:	f240 1211 	movw	r2, #273	@ 0x111
 800aa14:	4913      	ldr	r1, [pc, #76]	@ (800aa64 <tcp_listen_closed+0x64>)
 800aa16:	4814      	ldr	r0, [pc, #80]	@ (800aa68 <tcp_listen_closed+0x68>)
 800aa18:	f008 fc28 	bl	801326c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	7d1b      	ldrb	r3, [r3, #20]
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d006      	beq.n	800aa32 <tcp_listen_closed+0x32>
 800aa24:	4b0e      	ldr	r3, [pc, #56]	@ (800aa60 <tcp_listen_closed+0x60>)
 800aa26:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800aa2a:	4910      	ldr	r1, [pc, #64]	@ (800aa6c <tcp_listen_closed+0x6c>)
 800aa2c:	480e      	ldr	r0, [pc, #56]	@ (800aa68 <tcp_listen_closed+0x68>)
 800aa2e:	f008 fc1d 	bl	801326c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800aa32:	2301      	movs	r3, #1
 800aa34:	60fb      	str	r3, [r7, #12]
 800aa36:	e00b      	b.n	800aa50 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800aa38:	4a0d      	ldr	r2, [pc, #52]	@ (800aa70 <tcp_listen_closed+0x70>)
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	6879      	ldr	r1, [r7, #4]
 800aa44:	4618      	mov	r0, r3
 800aa46:	f7ff ffb1 	bl	800a9ac <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	60fb      	str	r3, [r7, #12]
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d9f0      	bls.n	800aa38 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800aa56:	bf00      	nop
 800aa58:	bf00      	nop
 800aa5a:	3710      	adds	r7, #16
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}
 800aa60:	080151a4 	.word	0x080151a4
 800aa64:	08015254 	.word	0x08015254
 800aa68:	080151e8 	.word	0x080151e8
 800aa6c:	08015260 	.word	0x08015260
 800aa70:	08017184 	.word	0x08017184

0800aa74 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800aa74:	b5b0      	push	{r4, r5, r7, lr}
 800aa76:	b088      	sub	sp, #32
 800aa78:	af04      	add	r7, sp, #16
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	460b      	mov	r3, r1
 800aa7e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d106      	bne.n	800aa94 <tcp_close_shutdown+0x20>
 800aa86:	4b63      	ldr	r3, [pc, #396]	@ (800ac14 <tcp_close_shutdown+0x1a0>)
 800aa88:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800aa8c:	4962      	ldr	r1, [pc, #392]	@ (800ac18 <tcp_close_shutdown+0x1a4>)
 800aa8e:	4863      	ldr	r0, [pc, #396]	@ (800ac1c <tcp_close_shutdown+0x1a8>)
 800aa90:	f008 fbec 	bl	801326c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800aa94:	78fb      	ldrb	r3, [r7, #3]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d066      	beq.n	800ab68 <tcp_close_shutdown+0xf4>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	7d1b      	ldrb	r3, [r3, #20]
 800aa9e:	2b04      	cmp	r3, #4
 800aaa0:	d003      	beq.n	800aaaa <tcp_close_shutdown+0x36>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	7d1b      	ldrb	r3, [r3, #20]
 800aaa6:	2b07      	cmp	r3, #7
 800aaa8:	d15e      	bne.n	800ab68 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d104      	bne.n	800aabc <tcp_close_shutdown+0x48>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aab6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800aaba:	d055      	beq.n	800ab68 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	8b5b      	ldrh	r3, [r3, #26]
 800aac0:	f003 0310 	and.w	r3, r3, #16
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d106      	bne.n	800aad6 <tcp_close_shutdown+0x62>
 800aac8:	4b52      	ldr	r3, [pc, #328]	@ (800ac14 <tcp_close_shutdown+0x1a0>)
 800aaca:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800aace:	4954      	ldr	r1, [pc, #336]	@ (800ac20 <tcp_close_shutdown+0x1ac>)
 800aad0:	4852      	ldr	r0, [pc, #328]	@ (800ac1c <tcp_close_shutdown+0x1a8>)
 800aad2:	f008 fbcb 	bl	801326c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800aade:	687d      	ldr	r5, [r7, #4]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	3304      	adds	r3, #4
 800aae4:	687a      	ldr	r2, [r7, #4]
 800aae6:	8ad2      	ldrh	r2, [r2, #22]
 800aae8:	6879      	ldr	r1, [r7, #4]
 800aaea:	8b09      	ldrh	r1, [r1, #24]
 800aaec:	9102      	str	r1, [sp, #8]
 800aaee:	9201      	str	r2, [sp, #4]
 800aaf0:	9300      	str	r3, [sp, #0]
 800aaf2:	462b      	mov	r3, r5
 800aaf4:	4622      	mov	r2, r4
 800aaf6:	4601      	mov	r1, r0
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f004 fe8d 	bl	800f818 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f001 f8c8 	bl	800bc94 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800ab04:	4b47      	ldr	r3, [pc, #284]	@ (800ac24 <tcp_close_shutdown+0x1b0>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d105      	bne.n	800ab1a <tcp_close_shutdown+0xa6>
 800ab0e:	4b45      	ldr	r3, [pc, #276]	@ (800ac24 <tcp_close_shutdown+0x1b0>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	68db      	ldr	r3, [r3, #12]
 800ab14:	4a43      	ldr	r2, [pc, #268]	@ (800ac24 <tcp_close_shutdown+0x1b0>)
 800ab16:	6013      	str	r3, [r2, #0]
 800ab18:	e013      	b.n	800ab42 <tcp_close_shutdown+0xce>
 800ab1a:	4b42      	ldr	r3, [pc, #264]	@ (800ac24 <tcp_close_shutdown+0x1b0>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	60fb      	str	r3, [r7, #12]
 800ab20:	e00c      	b.n	800ab3c <tcp_close_shutdown+0xc8>
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	68db      	ldr	r3, [r3, #12]
 800ab26:	687a      	ldr	r2, [r7, #4]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d104      	bne.n	800ab36 <tcp_close_shutdown+0xc2>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	68da      	ldr	r2, [r3, #12]
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	60da      	str	r2, [r3, #12]
 800ab34:	e005      	b.n	800ab42 <tcp_close_shutdown+0xce>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	68db      	ldr	r3, [r3, #12]
 800ab3a:	60fb      	str	r3, [r7, #12]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d1ef      	bne.n	800ab22 <tcp_close_shutdown+0xae>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2200      	movs	r2, #0
 800ab46:	60da      	str	r2, [r3, #12]
 800ab48:	4b37      	ldr	r3, [pc, #220]	@ (800ac28 <tcp_close_shutdown+0x1b4>)
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800ab4e:	4b37      	ldr	r3, [pc, #220]	@ (800ac2c <tcp_close_shutdown+0x1b8>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	687a      	ldr	r2, [r7, #4]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d102      	bne.n	800ab5e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800ab58:	f003 fd5c 	bl	800e614 <tcp_trigger_input_pcb_close>
 800ab5c:	e002      	b.n	800ab64 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f7ff fed6 	bl	800a910 <tcp_free>
      }
      return ERR_OK;
 800ab64:	2300      	movs	r3, #0
 800ab66:	e050      	b.n	800ac0a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	7d1b      	ldrb	r3, [r3, #20]
 800ab6c:	2b02      	cmp	r3, #2
 800ab6e:	d03b      	beq.n	800abe8 <tcp_close_shutdown+0x174>
 800ab70:	2b02      	cmp	r3, #2
 800ab72:	dc44      	bgt.n	800abfe <tcp_close_shutdown+0x18a>
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d002      	beq.n	800ab7e <tcp_close_shutdown+0x10a>
 800ab78:	2b01      	cmp	r3, #1
 800ab7a:	d02a      	beq.n	800abd2 <tcp_close_shutdown+0x15e>
 800ab7c:	e03f      	b.n	800abfe <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	8adb      	ldrh	r3, [r3, #22]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d021      	beq.n	800abca <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ab86:	4b2a      	ldr	r3, [pc, #168]	@ (800ac30 <tcp_close_shutdown+0x1bc>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	687a      	ldr	r2, [r7, #4]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d105      	bne.n	800ab9c <tcp_close_shutdown+0x128>
 800ab90:	4b27      	ldr	r3, [pc, #156]	@ (800ac30 <tcp_close_shutdown+0x1bc>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	68db      	ldr	r3, [r3, #12]
 800ab96:	4a26      	ldr	r2, [pc, #152]	@ (800ac30 <tcp_close_shutdown+0x1bc>)
 800ab98:	6013      	str	r3, [r2, #0]
 800ab9a:	e013      	b.n	800abc4 <tcp_close_shutdown+0x150>
 800ab9c:	4b24      	ldr	r3, [pc, #144]	@ (800ac30 <tcp_close_shutdown+0x1bc>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	60bb      	str	r3, [r7, #8]
 800aba2:	e00c      	b.n	800abbe <tcp_close_shutdown+0x14a>
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	68db      	ldr	r3, [r3, #12]
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	429a      	cmp	r2, r3
 800abac:	d104      	bne.n	800abb8 <tcp_close_shutdown+0x144>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	68da      	ldr	r2, [r3, #12]
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	60da      	str	r2, [r3, #12]
 800abb6:	e005      	b.n	800abc4 <tcp_close_shutdown+0x150>
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	68db      	ldr	r3, [r3, #12]
 800abbc:	60bb      	str	r3, [r7, #8]
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1ef      	bne.n	800aba4 <tcp_close_shutdown+0x130>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f7ff fea0 	bl	800a910 <tcp_free>
      break;
 800abd0:	e01a      	b.n	800ac08 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f7ff ff14 	bl	800aa00 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800abd8:	6879      	ldr	r1, [r7, #4]
 800abda:	4816      	ldr	r0, [pc, #88]	@ (800ac34 <tcp_close_shutdown+0x1c0>)
 800abdc:	f001 f8aa 	bl	800bd34 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f7ff feb1 	bl	800a948 <tcp_free_listen>
      break;
 800abe6:	e00f      	b.n	800ac08 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800abe8:	6879      	ldr	r1, [r7, #4]
 800abea:	480e      	ldr	r0, [pc, #56]	@ (800ac24 <tcp_close_shutdown+0x1b0>)
 800abec:	f001 f8a2 	bl	800bd34 <tcp_pcb_remove>
 800abf0:	4b0d      	ldr	r3, [pc, #52]	@ (800ac28 <tcp_close_shutdown+0x1b4>)
 800abf2:	2201      	movs	r2, #1
 800abf4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f7ff fe8a 	bl	800a910 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800abfc:	e004      	b.n	800ac08 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f000 f81a 	bl	800ac38 <tcp_close_shutdown_fin>
 800ac04:	4603      	mov	r3, r0
 800ac06:	e000      	b.n	800ac0a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800ac08:	2300      	movs	r3, #0
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3710      	adds	r7, #16
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bdb0      	pop	{r4, r5, r7, pc}
 800ac12:	bf00      	nop
 800ac14:	080151a4 	.word	0x080151a4
 800ac18:	08015278 	.word	0x08015278
 800ac1c:	080151e8 	.word	0x080151e8
 800ac20:	08015298 	.word	0x08015298
 800ac24:	200089e0 	.word	0x200089e0
 800ac28:	200089e8 	.word	0x200089e8
 800ac2c:	20008a20 	.word	0x20008a20
 800ac30:	200089d8 	.word	0x200089d8
 800ac34:	200089dc 	.word	0x200089dc

0800ac38 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d106      	bne.n	800ac54 <tcp_close_shutdown_fin+0x1c>
 800ac46:	4b2e      	ldr	r3, [pc, #184]	@ (800ad00 <tcp_close_shutdown_fin+0xc8>)
 800ac48:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800ac4c:	492d      	ldr	r1, [pc, #180]	@ (800ad04 <tcp_close_shutdown_fin+0xcc>)
 800ac4e:	482e      	ldr	r0, [pc, #184]	@ (800ad08 <tcp_close_shutdown_fin+0xd0>)
 800ac50:	f008 fb0c 	bl	801326c <iprintf>

  switch (pcb->state) {
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	7d1b      	ldrb	r3, [r3, #20]
 800ac58:	2b07      	cmp	r3, #7
 800ac5a:	d020      	beq.n	800ac9e <tcp_close_shutdown_fin+0x66>
 800ac5c:	2b07      	cmp	r3, #7
 800ac5e:	dc2b      	bgt.n	800acb8 <tcp_close_shutdown_fin+0x80>
 800ac60:	2b03      	cmp	r3, #3
 800ac62:	d002      	beq.n	800ac6a <tcp_close_shutdown_fin+0x32>
 800ac64:	2b04      	cmp	r3, #4
 800ac66:	d00d      	beq.n	800ac84 <tcp_close_shutdown_fin+0x4c>
 800ac68:	e026      	b.n	800acb8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f003 fee2 	bl	800ea34 <tcp_send_fin>
 800ac70:	4603      	mov	r3, r0
 800ac72:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800ac74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d11f      	bne.n	800acbc <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2205      	movs	r2, #5
 800ac80:	751a      	strb	r2, [r3, #20]
      }
      break;
 800ac82:	e01b      	b.n	800acbc <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f003 fed5 	bl	800ea34 <tcp_send_fin>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800ac8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d114      	bne.n	800acc0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2205      	movs	r2, #5
 800ac9a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800ac9c:	e010      	b.n	800acc0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f003 fec8 	bl	800ea34 <tcp_send_fin>
 800aca4:	4603      	mov	r3, r0
 800aca6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800aca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d109      	bne.n	800acc4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2209      	movs	r2, #9
 800acb4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800acb6:	e005      	b.n	800acc4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800acb8:	2300      	movs	r3, #0
 800acba:	e01c      	b.n	800acf6 <tcp_close_shutdown_fin+0xbe>
      break;
 800acbc:	bf00      	nop
 800acbe:	e002      	b.n	800acc6 <tcp_close_shutdown_fin+0x8e>
      break;
 800acc0:	bf00      	nop
 800acc2:	e000      	b.n	800acc6 <tcp_close_shutdown_fin+0x8e>
      break;
 800acc4:	bf00      	nop
  }

  if (err == ERR_OK) {
 800acc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d103      	bne.n	800acd6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f003 ffee 	bl	800ecb0 <tcp_output>
 800acd4:	e00d      	b.n	800acf2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800acd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acde:	d108      	bne.n	800acf2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	8b5b      	ldrh	r3, [r3, #26]
 800ace4:	f043 0308 	orr.w	r3, r3, #8
 800ace8:	b29a      	uxth	r2, r3
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800acee:	2300      	movs	r3, #0
 800acf0:	e001      	b.n	800acf6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800acf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3710      	adds	r7, #16
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	080151a4 	.word	0x080151a4
 800ad04:	08015254 	.word	0x08015254
 800ad08:	080151e8 	.word	0x080151e8

0800ad0c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b082      	sub	sp, #8
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d109      	bne.n	800ad2e <tcp_close+0x22>
 800ad1a:	4b0f      	ldr	r3, [pc, #60]	@ (800ad58 <tcp_close+0x4c>)
 800ad1c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800ad20:	490e      	ldr	r1, [pc, #56]	@ (800ad5c <tcp_close+0x50>)
 800ad22:	480f      	ldr	r0, [pc, #60]	@ (800ad60 <tcp_close+0x54>)
 800ad24:	f008 faa2 	bl	801326c <iprintf>
 800ad28:	f06f 030f 	mvn.w	r3, #15
 800ad2c:	e00f      	b.n	800ad4e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	7d1b      	ldrb	r3, [r3, #20]
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d006      	beq.n	800ad44 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	8b5b      	ldrh	r3, [r3, #26]
 800ad3a:	f043 0310 	orr.w	r3, r3, #16
 800ad3e:	b29a      	uxth	r2, r3
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800ad44:	2101      	movs	r1, #1
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f7ff fe94 	bl	800aa74 <tcp_close_shutdown>
 800ad4c:	4603      	mov	r3, r0
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3708      	adds	r7, #8
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	bf00      	nop
 800ad58:	080151a4 	.word	0x080151a4
 800ad5c:	080152b4 	.word	0x080152b4
 800ad60:	080151e8 	.word	0x080151e8

0800ad64 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b08e      	sub	sp, #56	@ 0x38
 800ad68:	af04      	add	r7, sp, #16
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d107      	bne.n	800ad84 <tcp_abandon+0x20>
 800ad74:	4b52      	ldr	r3, [pc, #328]	@ (800aec0 <tcp_abandon+0x15c>)
 800ad76:	f240 223d 	movw	r2, #573	@ 0x23d
 800ad7a:	4952      	ldr	r1, [pc, #328]	@ (800aec4 <tcp_abandon+0x160>)
 800ad7c:	4852      	ldr	r0, [pc, #328]	@ (800aec8 <tcp_abandon+0x164>)
 800ad7e:	f008 fa75 	bl	801326c <iprintf>
 800ad82:	e099      	b.n	800aeb8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	7d1b      	ldrb	r3, [r3, #20]
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d106      	bne.n	800ad9a <tcp_abandon+0x36>
 800ad8c:	4b4c      	ldr	r3, [pc, #304]	@ (800aec0 <tcp_abandon+0x15c>)
 800ad8e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800ad92:	494e      	ldr	r1, [pc, #312]	@ (800aecc <tcp_abandon+0x168>)
 800ad94:	484c      	ldr	r0, [pc, #304]	@ (800aec8 <tcp_abandon+0x164>)
 800ad96:	f008 fa69 	bl	801326c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	7d1b      	ldrb	r3, [r3, #20]
 800ad9e:	2b0a      	cmp	r3, #10
 800ada0:	d107      	bne.n	800adb2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800ada2:	6879      	ldr	r1, [r7, #4]
 800ada4:	484a      	ldr	r0, [pc, #296]	@ (800aed0 <tcp_abandon+0x16c>)
 800ada6:	f000 ffc5 	bl	800bd34 <tcp_pcb_remove>
    tcp_free(pcb);
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f7ff fdb0 	bl	800a910 <tcp_free>
 800adb0:	e082      	b.n	800aeb8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800adb2:	2300      	movs	r3, #0
 800adb4:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800adb6:	2300      	movs	r3, #0
 800adb8:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adbe:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adc4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adcc:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	691b      	ldr	r3, [r3, #16]
 800add2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	7d1b      	ldrb	r3, [r3, #20]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d126      	bne.n	800ae2a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	8adb      	ldrh	r3, [r3, #22]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d02e      	beq.n	800ae42 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ade4:	4b3b      	ldr	r3, [pc, #236]	@ (800aed4 <tcp_abandon+0x170>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	429a      	cmp	r2, r3
 800adec:	d105      	bne.n	800adfa <tcp_abandon+0x96>
 800adee:	4b39      	ldr	r3, [pc, #228]	@ (800aed4 <tcp_abandon+0x170>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	68db      	ldr	r3, [r3, #12]
 800adf4:	4a37      	ldr	r2, [pc, #220]	@ (800aed4 <tcp_abandon+0x170>)
 800adf6:	6013      	str	r3, [r2, #0]
 800adf8:	e013      	b.n	800ae22 <tcp_abandon+0xbe>
 800adfa:	4b36      	ldr	r3, [pc, #216]	@ (800aed4 <tcp_abandon+0x170>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	61fb      	str	r3, [r7, #28]
 800ae00:	e00c      	b.n	800ae1c <tcp_abandon+0xb8>
 800ae02:	69fb      	ldr	r3, [r7, #28]
 800ae04:	68db      	ldr	r3, [r3, #12]
 800ae06:	687a      	ldr	r2, [r7, #4]
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d104      	bne.n	800ae16 <tcp_abandon+0xb2>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	68da      	ldr	r2, [r3, #12]
 800ae10:	69fb      	ldr	r3, [r7, #28]
 800ae12:	60da      	str	r2, [r3, #12]
 800ae14:	e005      	b.n	800ae22 <tcp_abandon+0xbe>
 800ae16:	69fb      	ldr	r3, [r7, #28]
 800ae18:	68db      	ldr	r3, [r3, #12]
 800ae1a:	61fb      	str	r3, [r7, #28]
 800ae1c:	69fb      	ldr	r3, [r7, #28]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d1ef      	bne.n	800ae02 <tcp_abandon+0x9e>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2200      	movs	r2, #0
 800ae26:	60da      	str	r2, [r3, #12]
 800ae28:	e00b      	b.n	800ae42 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	8adb      	ldrh	r3, [r3, #22]
 800ae32:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800ae34:	6879      	ldr	r1, [r7, #4]
 800ae36:	4828      	ldr	r0, [pc, #160]	@ (800aed8 <tcp_abandon+0x174>)
 800ae38:	f000 ff7c 	bl	800bd34 <tcp_pcb_remove>
 800ae3c:	4b27      	ldr	r3, [pc, #156]	@ (800aedc <tcp_abandon+0x178>)
 800ae3e:	2201      	movs	r2, #1
 800ae40:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d004      	beq.n	800ae54 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f000 fd1e 	bl	800b890 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d004      	beq.n	800ae66 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae60:	4618      	mov	r0, r3
 800ae62:	f000 fd15 	bl	800b890 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d004      	beq.n	800ae78 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae72:	4618      	mov	r0, r3
 800ae74:	f000 fd0c 	bl	800b890 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800ae78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d00e      	beq.n	800ae9c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800ae7e:	6879      	ldr	r1, [r7, #4]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	3304      	adds	r3, #4
 800ae84:	687a      	ldr	r2, [r7, #4]
 800ae86:	8b12      	ldrh	r2, [r2, #24]
 800ae88:	9202      	str	r2, [sp, #8]
 800ae8a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800ae8c:	9201      	str	r2, [sp, #4]
 800ae8e:	9300      	str	r3, [sp, #0]
 800ae90:	460b      	mov	r3, r1
 800ae92:	697a      	ldr	r2, [r7, #20]
 800ae94:	69b9      	ldr	r1, [r7, #24]
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f004 fcbe 	bl	800f818 <tcp_rst>
    }
    last_state = pcb->state;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	7d1b      	ldrb	r3, [r3, #20]
 800aea0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f7ff fd34 	bl	800a910 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d004      	beq.n	800aeb8 <tcp_abandon+0x154>
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	f06f 010c 	mvn.w	r1, #12
 800aeb4:	68f8      	ldr	r0, [r7, #12]
 800aeb6:	4798      	blx	r3
  }
}
 800aeb8:	3728      	adds	r7, #40	@ 0x28
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	080151a4 	.word	0x080151a4
 800aec4:	080152e8 	.word	0x080152e8
 800aec8:	080151e8 	.word	0x080151e8
 800aecc:	08015304 	.word	0x08015304
 800aed0:	200089e4 	.word	0x200089e4
 800aed4:	200089d8 	.word	0x200089d8
 800aed8:	200089e0 	.word	0x200089e0
 800aedc:	200089e8 	.word	0x200089e8

0800aee0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b082      	sub	sp, #8
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800aee8:	2101      	movs	r1, #1
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f7ff ff3a 	bl	800ad64 <tcp_abandon>
}
 800aef0:	bf00      	nop
 800aef2:	3708      	adds	r7, #8
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}

0800aef8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d106      	bne.n	800af14 <tcp_update_rcv_ann_wnd+0x1c>
 800af06:	4b25      	ldr	r3, [pc, #148]	@ (800af9c <tcp_update_rcv_ann_wnd+0xa4>)
 800af08:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800af0c:	4924      	ldr	r1, [pc, #144]	@ (800afa0 <tcp_update_rcv_ann_wnd+0xa8>)
 800af0e:	4825      	ldr	r0, [pc, #148]	@ (800afa4 <tcp_update_rcv_ann_wnd+0xac>)
 800af10:	f008 f9ac 	bl	801326c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800af1c:	4413      	add	r3, r2
 800af1e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af24:	687a      	ldr	r2, [r7, #4]
 800af26:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800af28:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800af2c:	bf28      	it	cs
 800af2e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800af32:	b292      	uxth	r2, r2
 800af34:	4413      	add	r3, r2
 800af36:	68fa      	ldr	r2, [r7, #12]
 800af38:	1ad3      	subs	r3, r2, r3
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	db08      	blt.n	800af50 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af4a:	68fa      	ldr	r2, [r7, #12]
 800af4c:	1ad3      	subs	r3, r2, r3
 800af4e:	e020      	b.n	800af92 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af58:	1ad3      	subs	r3, r2, r3
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	dd03      	ble.n	800af66 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2200      	movs	r2, #0
 800af62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800af64:	e014      	b.n	800af90 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af6e:	1ad3      	subs	r3, r2, r3
 800af70:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af78:	d306      	bcc.n	800af88 <tcp_update_rcv_ann_wnd+0x90>
 800af7a:	4b08      	ldr	r3, [pc, #32]	@ (800af9c <tcp_update_rcv_ann_wnd+0xa4>)
 800af7c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800af80:	4909      	ldr	r1, [pc, #36]	@ (800afa8 <tcp_update_rcv_ann_wnd+0xb0>)
 800af82:	4808      	ldr	r0, [pc, #32]	@ (800afa4 <tcp_update_rcv_ann_wnd+0xac>)
 800af84:	f008 f972 	bl	801326c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	b29a      	uxth	r2, r3
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800af90:	2300      	movs	r3, #0
  }
}
 800af92:	4618      	mov	r0, r3
 800af94:	3710      	adds	r7, #16
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
 800af9a:	bf00      	nop
 800af9c:	080151a4 	.word	0x080151a4
 800afa0:	08015400 	.word	0x08015400
 800afa4:	080151e8 	.word	0x080151e8
 800afa8:	08015424 	.word	0x08015424

0800afac <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	460b      	mov	r3, r1
 800afb6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d107      	bne.n	800afce <tcp_recved+0x22>
 800afbe:	4b1f      	ldr	r3, [pc, #124]	@ (800b03c <tcp_recved+0x90>)
 800afc0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800afc4:	491e      	ldr	r1, [pc, #120]	@ (800b040 <tcp_recved+0x94>)
 800afc6:	481f      	ldr	r0, [pc, #124]	@ (800b044 <tcp_recved+0x98>)
 800afc8:	f008 f950 	bl	801326c <iprintf>
 800afcc:	e032      	b.n	800b034 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	7d1b      	ldrb	r3, [r3, #20]
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d106      	bne.n	800afe4 <tcp_recved+0x38>
 800afd6:	4b19      	ldr	r3, [pc, #100]	@ (800b03c <tcp_recved+0x90>)
 800afd8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800afdc:	491a      	ldr	r1, [pc, #104]	@ (800b048 <tcp_recved+0x9c>)
 800afde:	4819      	ldr	r0, [pc, #100]	@ (800b044 <tcp_recved+0x98>)
 800afe0:	f008 f944 	bl	801326c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800afe8:	887b      	ldrh	r3, [r7, #2]
 800afea:	4413      	add	r3, r2
 800afec:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800afee:	89fb      	ldrh	r3, [r7, #14]
 800aff0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800aff4:	d804      	bhi.n	800b000 <tcp_recved+0x54>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800affa:	89fa      	ldrh	r2, [r7, #14]
 800affc:	429a      	cmp	r2, r3
 800affe:	d204      	bcs.n	800b00a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800b006:	851a      	strh	r2, [r3, #40]	@ 0x28
 800b008:	e002      	b.n	800b010 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	89fa      	ldrh	r2, [r7, #14]
 800b00e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f7ff ff71 	bl	800aef8 <tcp_update_rcv_ann_wnd>
 800b016:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800b01e:	d309      	bcc.n	800b034 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	8b5b      	ldrh	r3, [r3, #26]
 800b024:	f043 0302 	orr.w	r3, r3, #2
 800b028:	b29a      	uxth	r2, r3
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f003 fe3e 	bl	800ecb0 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800b034:	3710      	adds	r7, #16
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
 800b03a:	bf00      	nop
 800b03c:	080151a4 	.word	0x080151a4
 800b040:	08015440 	.word	0x08015440
 800b044:	080151e8 	.word	0x080151e8
 800b048:	08015458 	.word	0x08015458

0800b04c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800b04c:	b5b0      	push	{r4, r5, r7, lr}
 800b04e:	b090      	sub	sp, #64	@ 0x40
 800b050:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800b052:	2300      	movs	r3, #0
 800b054:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800b058:	4b95      	ldr	r3, [pc, #596]	@ (800b2b0 <tcp_slowtmr+0x264>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	3301      	adds	r3, #1
 800b05e:	4a94      	ldr	r2, [pc, #592]	@ (800b2b0 <tcp_slowtmr+0x264>)
 800b060:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800b062:	4b94      	ldr	r3, [pc, #592]	@ (800b2b4 <tcp_slowtmr+0x268>)
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	3301      	adds	r3, #1
 800b068:	b2da      	uxtb	r2, r3
 800b06a:	4b92      	ldr	r3, [pc, #584]	@ (800b2b4 <tcp_slowtmr+0x268>)
 800b06c:	701a      	strb	r2, [r3, #0]
 800b06e:	e000      	b.n	800b072 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800b070:	bf00      	nop
  prev = NULL;
 800b072:	2300      	movs	r3, #0
 800b074:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800b076:	4b90      	ldr	r3, [pc, #576]	@ (800b2b8 <tcp_slowtmr+0x26c>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800b07c:	e29f      	b.n	800b5be <tcp_slowtmr+0x572>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800b07e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b080:	7d1b      	ldrb	r3, [r3, #20]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d106      	bne.n	800b094 <tcp_slowtmr+0x48>
 800b086:	4b8d      	ldr	r3, [pc, #564]	@ (800b2bc <tcp_slowtmr+0x270>)
 800b088:	f240 42be 	movw	r2, #1214	@ 0x4be
 800b08c:	498c      	ldr	r1, [pc, #560]	@ (800b2c0 <tcp_slowtmr+0x274>)
 800b08e:	488d      	ldr	r0, [pc, #564]	@ (800b2c4 <tcp_slowtmr+0x278>)
 800b090:	f008 f8ec 	bl	801326c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800b094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b096:	7d1b      	ldrb	r3, [r3, #20]
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d106      	bne.n	800b0aa <tcp_slowtmr+0x5e>
 800b09c:	4b87      	ldr	r3, [pc, #540]	@ (800b2bc <tcp_slowtmr+0x270>)
 800b09e:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800b0a2:	4989      	ldr	r1, [pc, #548]	@ (800b2c8 <tcp_slowtmr+0x27c>)
 800b0a4:	4887      	ldr	r0, [pc, #540]	@ (800b2c4 <tcp_slowtmr+0x278>)
 800b0a6:	f008 f8e1 	bl	801326c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800b0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ac:	7d1b      	ldrb	r3, [r3, #20]
 800b0ae:	2b0a      	cmp	r3, #10
 800b0b0:	d106      	bne.n	800b0c0 <tcp_slowtmr+0x74>
 800b0b2:	4b82      	ldr	r3, [pc, #520]	@ (800b2bc <tcp_slowtmr+0x270>)
 800b0b4:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800b0b8:	4984      	ldr	r1, [pc, #528]	@ (800b2cc <tcp_slowtmr+0x280>)
 800b0ba:	4882      	ldr	r0, [pc, #520]	@ (800b2c4 <tcp_slowtmr+0x278>)
 800b0bc:	f008 f8d6 	bl	801326c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800b0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c2:	7f9a      	ldrb	r2, [r3, #30]
 800b0c4:	4b7b      	ldr	r3, [pc, #492]	@ (800b2b4 <tcp_slowtmr+0x268>)
 800b0c6:	781b      	ldrb	r3, [r3, #0]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d105      	bne.n	800b0d8 <tcp_slowtmr+0x8c>
      prev = pcb;
 800b0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800b0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d2:	68db      	ldr	r3, [r3, #12]
 800b0d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800b0d6:	e272      	b.n	800b5be <tcp_slowtmr+0x572>
    pcb->last_timer = tcp_timer_ctr;
 800b0d8:	4b76      	ldr	r3, [pc, #472]	@ (800b2b4 <tcp_slowtmr+0x268>)
 800b0da:	781a      	ldrb	r2, [r3, #0]
 800b0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0de:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800b0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ee:	7d1b      	ldrb	r3, [r3, #20]
 800b0f0:	2b02      	cmp	r3, #2
 800b0f2:	d10a      	bne.n	800b10a <tcp_slowtmr+0xbe>
 800b0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b0fa:	2b05      	cmp	r3, #5
 800b0fc:	d905      	bls.n	800b10a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800b0fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b102:	3301      	adds	r3, #1
 800b104:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b108:	e11e      	b.n	800b348 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800b10a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b10c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b110:	2b0b      	cmp	r3, #11
 800b112:	d905      	bls.n	800b120 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800b114:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b118:	3301      	adds	r3, #1
 800b11a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b11e:	e113      	b.n	800b348 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800b120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b122:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800b126:	2b00      	cmp	r3, #0
 800b128:	d075      	beq.n	800b216 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800b12a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b12c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d006      	beq.n	800b140 <tcp_slowtmr+0xf4>
 800b132:	4b62      	ldr	r3, [pc, #392]	@ (800b2bc <tcp_slowtmr+0x270>)
 800b134:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800b138:	4965      	ldr	r1, [pc, #404]	@ (800b2d0 <tcp_slowtmr+0x284>)
 800b13a:	4862      	ldr	r0, [pc, #392]	@ (800b2c4 <tcp_slowtmr+0x278>)
 800b13c:	f008 f896 	bl	801326c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800b140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b144:	2b00      	cmp	r3, #0
 800b146:	d106      	bne.n	800b156 <tcp_slowtmr+0x10a>
 800b148:	4b5c      	ldr	r3, [pc, #368]	@ (800b2bc <tcp_slowtmr+0x270>)
 800b14a:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800b14e:	4961      	ldr	r1, [pc, #388]	@ (800b2d4 <tcp_slowtmr+0x288>)
 800b150:	485c      	ldr	r0, [pc, #368]	@ (800b2c4 <tcp_slowtmr+0x278>)
 800b152:	f008 f88b 	bl	801326c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800b156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b158:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800b15c:	2b0b      	cmp	r3, #11
 800b15e:	d905      	bls.n	800b16c <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800b160:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b164:	3301      	adds	r3, #1
 800b166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b16a:	e0ed      	b.n	800b348 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800b16c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b16e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800b172:	3b01      	subs	r3, #1
 800b174:	4a58      	ldr	r2, [pc, #352]	@ (800b2d8 <tcp_slowtmr+0x28c>)
 800b176:	5cd3      	ldrb	r3, [r2, r3]
 800b178:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800b17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b17c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b180:	7c7a      	ldrb	r2, [r7, #17]
 800b182:	429a      	cmp	r2, r3
 800b184:	d907      	bls.n	800b196 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800b186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b188:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b18c:	3301      	adds	r3, #1
 800b18e:	b2da      	uxtb	r2, r3
 800b190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b192:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800b196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b198:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b19c:	7c7a      	ldrb	r2, [r7, #17]
 800b19e:	429a      	cmp	r2, r3
 800b1a0:	f200 80d2 	bhi.w	800b348 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800b1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1aa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d108      	bne.n	800b1c4 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800b1b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b1b4:	f004 fc24 	bl	800fa00 <tcp_zero_window_probe>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d014      	beq.n	800b1e8 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800b1be:	2300      	movs	r3, #0
 800b1c0:	623b      	str	r3, [r7, #32]
 800b1c2:	e011      	b.n	800b1e8 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800b1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b1ce:	f003 fae9 	bl	800e7a4 <tcp_split_unsent_seg>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d107      	bne.n	800b1e8 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800b1d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b1da:	f003 fd69 	bl	800ecb0 <tcp_output>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d101      	bne.n	800b1e8 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800b1e8:	6a3b      	ldr	r3, [r7, #32]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	f000 80ac 	beq.w	800b348 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800b1f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800b1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1fa:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800b1fe:	2b06      	cmp	r3, #6
 800b200:	f200 80a2 	bhi.w	800b348 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800b204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b206:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800b20a:	3301      	adds	r3, #1
 800b20c:	b2da      	uxtb	r2, r3
 800b20e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b210:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800b214:	e098      	b.n	800b348 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800b216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b218:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	db0f      	blt.n	800b240 <tcp_slowtmr+0x1f4>
 800b220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b222:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800b226:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d008      	beq.n	800b240 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800b22e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b230:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800b234:	b29b      	uxth	r3, r3
 800b236:	3301      	adds	r3, #1
 800b238:	b29b      	uxth	r3, r3
 800b23a:	b21a      	sxth	r2, r3
 800b23c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b23e:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800b240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b242:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800b246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b248:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800b24c:	429a      	cmp	r2, r3
 800b24e:	db7b      	blt.n	800b348 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800b250:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b252:	f004 f821 	bl	800f298 <tcp_rexmit_rto_prepare>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d007      	beq.n	800b26c <tcp_slowtmr+0x220>
 800b25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b25e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b260:	2b00      	cmp	r3, #0
 800b262:	d171      	bne.n	800b348 <tcp_slowtmr+0x2fc>
 800b264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b266:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d06d      	beq.n	800b348 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800b26c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b26e:	7d1b      	ldrb	r3, [r3, #20]
 800b270:	2b02      	cmp	r3, #2
 800b272:	d03a      	beq.n	800b2ea <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800b274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b276:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b27a:	2b0c      	cmp	r3, #12
 800b27c:	bf28      	it	cs
 800b27e:	230c      	movcs	r3, #12
 800b280:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800b282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b284:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800b288:	10db      	asrs	r3, r3, #3
 800b28a:	b21b      	sxth	r3, r3
 800b28c:	461a      	mov	r2, r3
 800b28e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b290:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800b294:	4413      	add	r3, r2
 800b296:	7efa      	ldrb	r2, [r7, #27]
 800b298:	4910      	ldr	r1, [pc, #64]	@ (800b2dc <tcp_slowtmr+0x290>)
 800b29a:	5c8a      	ldrb	r2, [r1, r2]
 800b29c:	4093      	lsls	r3, r2
 800b29e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	dc1a      	bgt.n	800b2e0 <tcp_slowtmr+0x294>
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	b21a      	sxth	r2, r3
 800b2ae:	e019      	b.n	800b2e4 <tcp_slowtmr+0x298>
 800b2b0:	200089d4 	.word	0x200089d4
 800b2b4:	200089ea 	.word	0x200089ea
 800b2b8:	200089e0 	.word	0x200089e0
 800b2bc:	080151a4 	.word	0x080151a4
 800b2c0:	080154e8 	.word	0x080154e8
 800b2c4:	080151e8 	.word	0x080151e8
 800b2c8:	08015514 	.word	0x08015514
 800b2cc:	08015540 	.word	0x08015540
 800b2d0:	08015570 	.word	0x08015570
 800b2d4:	080155a4 	.word	0x080155a4
 800b2d8:	0801717c 	.word	0x0801717c
 800b2dc:	0801716c 	.word	0x0801716c
 800b2e0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800b2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800b2ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800b2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2f2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800b2f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2f8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	bf28      	it	cs
 800b300:	4613      	movcs	r3, r2
 800b302:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800b304:	8a7b      	ldrh	r3, [r7, #18]
 800b306:	085b      	lsrs	r3, r3, #1
 800b308:	b29a      	uxth	r2, r3
 800b30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b30c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800b310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b312:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800b316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b318:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800b31a:	005b      	lsls	r3, r3, #1
 800b31c:	b29b      	uxth	r3, r3
 800b31e:	429a      	cmp	r2, r3
 800b320:	d206      	bcs.n	800b330 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800b322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b324:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800b326:	005b      	lsls	r3, r3, #1
 800b328:	b29a      	uxth	r2, r3
 800b32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b32c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800b330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b332:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800b334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b336:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800b33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b33c:	2200      	movs	r2, #0
 800b33e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800b342:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b344:	f004 f818 	bl	800f378 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800b348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b34a:	7d1b      	ldrb	r3, [r3, #20]
 800b34c:	2b06      	cmp	r3, #6
 800b34e:	d111      	bne.n	800b374 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800b350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b352:	8b5b      	ldrh	r3, [r3, #26]
 800b354:	f003 0310 	and.w	r3, r3, #16
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d00b      	beq.n	800b374 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b35c:	4b9d      	ldr	r3, [pc, #628]	@ (800b5d4 <tcp_slowtmr+0x588>)
 800b35e:	681a      	ldr	r2, [r3, #0]
 800b360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b362:	6a1b      	ldr	r3, [r3, #32]
 800b364:	1ad3      	subs	r3, r2, r3
 800b366:	2b28      	cmp	r3, #40	@ 0x28
 800b368:	d904      	bls.n	800b374 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800b36a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b36e:	3301      	adds	r3, #1
 800b370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b376:	7a5b      	ldrb	r3, [r3, #9]
 800b378:	f003 0308 	and.w	r3, r3, #8
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d04c      	beq.n	800b41a <tcp_slowtmr+0x3ce>
        ((pcb->state == ESTABLISHED) ||
 800b380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b382:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b384:	2b04      	cmp	r3, #4
 800b386:	d003      	beq.n	800b390 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800b388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b38a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800b38c:	2b07      	cmp	r3, #7
 800b38e:	d144      	bne.n	800b41a <tcp_slowtmr+0x3ce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b390:	4b90      	ldr	r3, [pc, #576]	@ (800b5d4 <tcp_slowtmr+0x588>)
 800b392:	681a      	ldr	r2, [r3, #0]
 800b394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b396:	6a1b      	ldr	r3, [r3, #32]
 800b398:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800b39a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b39c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b3a0:	f503 2324 	add.w	r3, r3, #671744	@ 0xa4000
 800b3a4:	f603 43b8 	addw	r3, r3, #3256	@ 0xcb8
 800b3a8:	498b      	ldr	r1, [pc, #556]	@ (800b5d8 <tcp_slowtmr+0x58c>)
 800b3aa:	fba1 1303 	umull	r1, r3, r1, r3
 800b3ae:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d90a      	bls.n	800b3ca <tcp_slowtmr+0x37e>
        ++pcb_remove;
 800b3b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800b3be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b3c8:	e027      	b.n	800b41a <tcp_slowtmr+0x3ce>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b3ca:	4b82      	ldr	r3, [pc, #520]	@ (800b5d4 <tcp_slowtmr+0x588>)
 800b3cc:	681a      	ldr	r2, [r3, #0]
 800b3ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3d0:	6a1b      	ldr	r3, [r3, #32]
 800b3d2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800b3d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3d6:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800b3da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3dc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	4b7e      	ldr	r3, [pc, #504]	@ (800b5dc <tcp_slowtmr+0x590>)
 800b3e4:	fb00 f303 	mul.w	r3, r0, r3
 800b3e8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800b3ea:	497b      	ldr	r1, [pc, #492]	@ (800b5d8 <tcp_slowtmr+0x58c>)
 800b3ec:	fba1 1303 	umull	r1, r3, r1, r3
 800b3f0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	d911      	bls.n	800b41a <tcp_slowtmr+0x3ce>
        err = tcp_keepalive(pcb);
 800b3f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b3f8:	f004 fac2 	bl	800f980 <tcp_keepalive>
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800b402:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800b406:	2b00      	cmp	r3, #0
 800b408:	d107      	bne.n	800b41a <tcp_slowtmr+0x3ce>
          pcb->keep_cnt_sent++;
 800b40a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b40c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800b410:	3301      	adds	r3, #1
 800b412:	b2da      	uxtb	r2, r3
 800b414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b416:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800b41a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b41c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d011      	beq.n	800b446 <tcp_slowtmr+0x3fa>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800b422:	4b6c      	ldr	r3, [pc, #432]	@ (800b5d4 <tcp_slowtmr+0x588>)
 800b424:	681a      	ldr	r2, [r3, #0]
 800b426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b428:	6a1b      	ldr	r3, [r3, #32]
 800b42a:	1ad2      	subs	r2, r2, r3
 800b42c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b42e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800b432:	4619      	mov	r1, r3
 800b434:	460b      	mov	r3, r1
 800b436:	005b      	lsls	r3, r3, #1
 800b438:	440b      	add	r3, r1
 800b43a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d302      	bcc.n	800b446 <tcp_slowtmr+0x3fa>
      tcp_free_ooseq(pcb);
 800b440:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b442:	f000 fddb 	bl	800bffc <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800b446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b448:	7d1b      	ldrb	r3, [r3, #20]
 800b44a:	2b03      	cmp	r3, #3
 800b44c:	d10b      	bne.n	800b466 <tcp_slowtmr+0x41a>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b44e:	4b61      	ldr	r3, [pc, #388]	@ (800b5d4 <tcp_slowtmr+0x588>)
 800b450:	681a      	ldr	r2, [r3, #0]
 800b452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	1ad3      	subs	r3, r2, r3
 800b458:	2b28      	cmp	r3, #40	@ 0x28
 800b45a:	d904      	bls.n	800b466 <tcp_slowtmr+0x41a>
        ++pcb_remove;
 800b45c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b460:	3301      	adds	r3, #1
 800b462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800b466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b468:	7d1b      	ldrb	r3, [r3, #20]
 800b46a:	2b09      	cmp	r3, #9
 800b46c:	d10b      	bne.n	800b486 <tcp_slowtmr+0x43a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800b46e:	4b59      	ldr	r3, [pc, #356]	@ (800b5d4 <tcp_slowtmr+0x588>)
 800b470:	681a      	ldr	r2, [r3, #0]
 800b472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b474:	6a1b      	ldr	r3, [r3, #32]
 800b476:	1ad3      	subs	r3, r2, r3
 800b478:	2bf0      	cmp	r3, #240	@ 0xf0
 800b47a:	d904      	bls.n	800b486 <tcp_slowtmr+0x43a>
        ++pcb_remove;
 800b47c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b480:	3301      	adds	r3, #1
 800b482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800b486:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d060      	beq.n	800b550 <tcp_slowtmr+0x504>
      tcp_err_fn err_fn = pcb->errf;
 800b48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b494:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800b496:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b498:	f000 fbfc 	bl	800bc94 <tcp_pcb_purge>
      if (prev != NULL) {
 800b49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d010      	beq.n	800b4c4 <tcp_slowtmr+0x478>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800b4a2:	4b4f      	ldr	r3, [pc, #316]	@ (800b5e0 <tcp_slowtmr+0x594>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	d106      	bne.n	800b4ba <tcp_slowtmr+0x46e>
 800b4ac:	4b4d      	ldr	r3, [pc, #308]	@ (800b5e4 <tcp_slowtmr+0x598>)
 800b4ae:	f240 526d 	movw	r2, #1389	@ 0x56d
 800b4b2:	494d      	ldr	r1, [pc, #308]	@ (800b5e8 <tcp_slowtmr+0x59c>)
 800b4b4:	484d      	ldr	r0, [pc, #308]	@ (800b5ec <tcp_slowtmr+0x5a0>)
 800b4b6:	f007 fed9 	bl	801326c <iprintf>
        prev->next = pcb->next;
 800b4ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4bc:	68da      	ldr	r2, [r3, #12]
 800b4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4c0:	60da      	str	r2, [r3, #12]
 800b4c2:	e00f      	b.n	800b4e4 <tcp_slowtmr+0x498>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800b4c4:	4b46      	ldr	r3, [pc, #280]	@ (800b5e0 <tcp_slowtmr+0x594>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4ca:	429a      	cmp	r2, r3
 800b4cc:	d006      	beq.n	800b4dc <tcp_slowtmr+0x490>
 800b4ce:	4b45      	ldr	r3, [pc, #276]	@ (800b5e4 <tcp_slowtmr+0x598>)
 800b4d0:	f240 5271 	movw	r2, #1393	@ 0x571
 800b4d4:	4946      	ldr	r1, [pc, #280]	@ (800b5f0 <tcp_slowtmr+0x5a4>)
 800b4d6:	4845      	ldr	r0, [pc, #276]	@ (800b5ec <tcp_slowtmr+0x5a0>)
 800b4d8:	f007 fec8 	bl	801326c <iprintf>
        tcp_active_pcbs = pcb->next;
 800b4dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4de:	68db      	ldr	r3, [r3, #12]
 800b4e0:	4a3f      	ldr	r2, [pc, #252]	@ (800b5e0 <tcp_slowtmr+0x594>)
 800b4e2:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800b4e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d013      	beq.n	800b514 <tcp_slowtmr+0x4c8>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800b4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ee:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800b4f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4f2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800b4f4:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800b4f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4f8:	3304      	adds	r3, #4
 800b4fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4fc:	8ad2      	ldrh	r2, [r2, #22]
 800b4fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b500:	8b09      	ldrh	r1, [r1, #24]
 800b502:	9102      	str	r1, [sp, #8]
 800b504:	9201      	str	r2, [sp, #4]
 800b506:	9300      	str	r3, [sp, #0]
 800b508:	462b      	mov	r3, r5
 800b50a:	4622      	mov	r2, r4
 800b50c:	4601      	mov	r1, r0
 800b50e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b510:	f004 f982 	bl	800f818 <tcp_rst>
      err_arg = pcb->callback_arg;
 800b514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b516:	691b      	ldr	r3, [r3, #16]
 800b518:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800b51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b51c:	7d1b      	ldrb	r3, [r3, #20]
 800b51e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800b520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b522:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800b524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800b52a:	6838      	ldr	r0, [r7, #0]
 800b52c:	f7ff f9f0 	bl	800a910 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800b530:	4b30      	ldr	r3, [pc, #192]	@ (800b5f4 <tcp_slowtmr+0x5a8>)
 800b532:	2200      	movs	r2, #0
 800b534:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d004      	beq.n	800b546 <tcp_slowtmr+0x4fa>
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	f06f 010c 	mvn.w	r1, #12
 800b542:	68b8      	ldr	r0, [r7, #8]
 800b544:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800b546:	4b2b      	ldr	r3, [pc, #172]	@ (800b5f4 <tcp_slowtmr+0x5a8>)
 800b548:	781b      	ldrb	r3, [r3, #0]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d037      	beq.n	800b5be <tcp_slowtmr+0x572>
        goto tcp_slowtmr_start;
 800b54e:	e590      	b.n	800b072 <tcp_slowtmr+0x26>
      prev = pcb;
 800b550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b552:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800b554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800b55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b55c:	7f1b      	ldrb	r3, [r3, #28]
 800b55e:	3301      	adds	r3, #1
 800b560:	b2da      	uxtb	r2, r3
 800b562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b564:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800b566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b568:	7f1a      	ldrb	r2, [r3, #28]
 800b56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b56c:	7f5b      	ldrb	r3, [r3, #29]
 800b56e:	429a      	cmp	r2, r3
 800b570:	d325      	bcc.n	800b5be <tcp_slowtmr+0x572>
        prev->polltmr = 0;
 800b572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b574:	2200      	movs	r2, #0
 800b576:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800b578:	4b1e      	ldr	r3, [pc, #120]	@ (800b5f4 <tcp_slowtmr+0x5a8>)
 800b57a:	2200      	movs	r2, #0
 800b57c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800b57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b580:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b584:	2b00      	cmp	r3, #0
 800b586:	d00b      	beq.n	800b5a0 <tcp_slowtmr+0x554>
 800b588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b58a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b58e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b590:	6912      	ldr	r2, [r2, #16]
 800b592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b594:	4610      	mov	r0, r2
 800b596:	4798      	blx	r3
 800b598:	4603      	mov	r3, r0
 800b59a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800b59e:	e002      	b.n	800b5a6 <tcp_slowtmr+0x55a>
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800b5a6:	4b13      	ldr	r3, [pc, #76]	@ (800b5f4 <tcp_slowtmr+0x5a8>)
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	f47f ad60 	bne.w	800b070 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800b5b0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d102      	bne.n	800b5be <tcp_slowtmr+0x572>
          tcp_output(prev);
 800b5b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5ba:	f003 fb79 	bl	800ecb0 <tcp_output>
  while (pcb != NULL) {
 800b5be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	f47f ad5c 	bne.w	800b07e <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800b5ca:	4b0b      	ldr	r3, [pc, #44]	@ (800b5f8 <tcp_slowtmr+0x5ac>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800b5d0:	e067      	b.n	800b6a2 <tcp_slowtmr+0x656>
 800b5d2:	bf00      	nop
 800b5d4:	200089d4 	.word	0x200089d4
 800b5d8:	10624dd3 	.word	0x10624dd3
 800b5dc:	000124f8 	.word	0x000124f8
 800b5e0:	200089e0 	.word	0x200089e0
 800b5e4:	080151a4 	.word	0x080151a4
 800b5e8:	080155dc 	.word	0x080155dc
 800b5ec:	080151e8 	.word	0x080151e8
 800b5f0:	08015608 	.word	0x08015608
 800b5f4:	200089e8 	.word	0x200089e8
 800b5f8:	200089e4 	.word	0x200089e4
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800b5fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5fe:	7d1b      	ldrb	r3, [r3, #20]
 800b600:	2b0a      	cmp	r3, #10
 800b602:	d006      	beq.n	800b612 <tcp_slowtmr+0x5c6>
 800b604:	4b2b      	ldr	r3, [pc, #172]	@ (800b6b4 <tcp_slowtmr+0x668>)
 800b606:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800b60a:	492b      	ldr	r1, [pc, #172]	@ (800b6b8 <tcp_slowtmr+0x66c>)
 800b60c:	482b      	ldr	r0, [pc, #172]	@ (800b6bc <tcp_slowtmr+0x670>)
 800b60e:	f007 fe2d 	bl	801326c <iprintf>
    pcb_remove = 0;
 800b612:	2300      	movs	r3, #0
 800b614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800b618:	4b29      	ldr	r3, [pc, #164]	@ (800b6c0 <tcp_slowtmr+0x674>)
 800b61a:	681a      	ldr	r2, [r3, #0]
 800b61c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b61e:	6a1b      	ldr	r3, [r3, #32]
 800b620:	1ad3      	subs	r3, r2, r3
 800b622:	2bf0      	cmp	r3, #240	@ 0xf0
 800b624:	d904      	bls.n	800b630 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800b626:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b62a:	3301      	adds	r3, #1
 800b62c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800b630:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b634:	2b00      	cmp	r3, #0
 800b636:	d02f      	beq.n	800b698 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800b638:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b63a:	f000 fb2b 	bl	800bc94 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800b63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b640:	2b00      	cmp	r3, #0
 800b642:	d010      	beq.n	800b666 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800b644:	4b1f      	ldr	r3, [pc, #124]	@ (800b6c4 <tcp_slowtmr+0x678>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b64a:	429a      	cmp	r2, r3
 800b64c:	d106      	bne.n	800b65c <tcp_slowtmr+0x610>
 800b64e:	4b19      	ldr	r3, [pc, #100]	@ (800b6b4 <tcp_slowtmr+0x668>)
 800b650:	f240 52af 	movw	r2, #1455	@ 0x5af
 800b654:	491c      	ldr	r1, [pc, #112]	@ (800b6c8 <tcp_slowtmr+0x67c>)
 800b656:	4819      	ldr	r0, [pc, #100]	@ (800b6bc <tcp_slowtmr+0x670>)
 800b658:	f007 fe08 	bl	801326c <iprintf>
        prev->next = pcb->next;
 800b65c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b65e:	68da      	ldr	r2, [r3, #12]
 800b660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b662:	60da      	str	r2, [r3, #12]
 800b664:	e00f      	b.n	800b686 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800b666:	4b17      	ldr	r3, [pc, #92]	@ (800b6c4 <tcp_slowtmr+0x678>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b66c:	429a      	cmp	r2, r3
 800b66e:	d006      	beq.n	800b67e <tcp_slowtmr+0x632>
 800b670:	4b10      	ldr	r3, [pc, #64]	@ (800b6b4 <tcp_slowtmr+0x668>)
 800b672:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800b676:	4915      	ldr	r1, [pc, #84]	@ (800b6cc <tcp_slowtmr+0x680>)
 800b678:	4810      	ldr	r0, [pc, #64]	@ (800b6bc <tcp_slowtmr+0x670>)
 800b67a:	f007 fdf7 	bl	801326c <iprintf>
        tcp_tw_pcbs = pcb->next;
 800b67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b680:	68db      	ldr	r3, [r3, #12]
 800b682:	4a10      	ldr	r2, [pc, #64]	@ (800b6c4 <tcp_slowtmr+0x678>)
 800b684:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800b686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b688:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800b68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b68c:	68db      	ldr	r3, [r3, #12]
 800b68e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800b690:	69f8      	ldr	r0, [r7, #28]
 800b692:	f7ff f93d 	bl	800a910 <tcp_free>
 800b696:	e004      	b.n	800b6a2 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800b698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800b69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69e:	68db      	ldr	r3, [r3, #12]
 800b6a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800b6a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d1a9      	bne.n	800b5fc <tcp_slowtmr+0x5b0>
    }
  }
}
 800b6a8:	bf00      	nop
 800b6aa:	bf00      	nop
 800b6ac:	3730      	adds	r7, #48	@ 0x30
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bdb0      	pop	{r4, r5, r7, pc}
 800b6b2:	bf00      	nop
 800b6b4:	080151a4 	.word	0x080151a4
 800b6b8:	08015634 	.word	0x08015634
 800b6bc:	080151e8 	.word	0x080151e8
 800b6c0:	200089d4 	.word	0x200089d4
 800b6c4:	200089e4 	.word	0x200089e4
 800b6c8:	08015664 	.word	0x08015664
 800b6cc:	0801568c 	.word	0x0801568c

0800b6d0 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b082      	sub	sp, #8
 800b6d4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800b6d6:	4b2d      	ldr	r3, [pc, #180]	@ (800b78c <tcp_fasttmr+0xbc>)
 800b6d8:	781b      	ldrb	r3, [r3, #0]
 800b6da:	3301      	adds	r3, #1
 800b6dc:	b2da      	uxtb	r2, r3
 800b6de:	4b2b      	ldr	r3, [pc, #172]	@ (800b78c <tcp_fasttmr+0xbc>)
 800b6e0:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800b6e2:	4b2b      	ldr	r3, [pc, #172]	@ (800b790 <tcp_fasttmr+0xc0>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800b6e8:	e048      	b.n	800b77c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	7f9a      	ldrb	r2, [r3, #30]
 800b6ee:	4b27      	ldr	r3, [pc, #156]	@ (800b78c <tcp_fasttmr+0xbc>)
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d03f      	beq.n	800b776 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800b6f6:	4b25      	ldr	r3, [pc, #148]	@ (800b78c <tcp_fasttmr+0xbc>)
 800b6f8:	781a      	ldrb	r2, [r3, #0]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	8b5b      	ldrh	r3, [r3, #26]
 800b702:	f003 0301 	and.w	r3, r3, #1
 800b706:	2b00      	cmp	r3, #0
 800b708:	d010      	beq.n	800b72c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	8b5b      	ldrh	r3, [r3, #26]
 800b70e:	f043 0302 	orr.w	r3, r3, #2
 800b712:	b29a      	uxth	r2, r3
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f003 fac9 	bl	800ecb0 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	8b5b      	ldrh	r3, [r3, #26]
 800b722:	f023 0303 	bic.w	r3, r3, #3
 800b726:	b29a      	uxth	r2, r3
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	8b5b      	ldrh	r3, [r3, #26]
 800b730:	f003 0308 	and.w	r3, r3, #8
 800b734:	2b00      	cmp	r3, #0
 800b736:	d009      	beq.n	800b74c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	8b5b      	ldrh	r3, [r3, #26]
 800b73c:	f023 0308 	bic.w	r3, r3, #8
 800b740:	b29a      	uxth	r2, r3
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f7ff fa76 	bl	800ac38 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	68db      	ldr	r3, [r3, #12]
 800b750:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b756:	2b00      	cmp	r3, #0
 800b758:	d00a      	beq.n	800b770 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800b75a:	4b0e      	ldr	r3, [pc, #56]	@ (800b794 <tcp_fasttmr+0xc4>)
 800b75c:	2200      	movs	r2, #0
 800b75e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 f819 	bl	800b798 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800b766:	4b0b      	ldr	r3, [pc, #44]	@ (800b794 <tcp_fasttmr+0xc4>)
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d000      	beq.n	800b770 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800b76e:	e7b8      	b.n	800b6e2 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	607b      	str	r3, [r7, #4]
 800b774:	e002      	b.n	800b77c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	68db      	ldr	r3, [r3, #12]
 800b77a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d1b3      	bne.n	800b6ea <tcp_fasttmr+0x1a>
    }
  }
}
 800b782:	bf00      	nop
 800b784:	bf00      	nop
 800b786:	3708      	adds	r7, #8
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}
 800b78c:	200089ea 	.word	0x200089ea
 800b790:	200089e0 	.word	0x200089e0
 800b794:	200089e8 	.word	0x200089e8

0800b798 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800b798:	b590      	push	{r4, r7, lr}
 800b79a:	b085      	sub	sp, #20
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d109      	bne.n	800b7ba <tcp_process_refused_data+0x22>
 800b7a6:	4b37      	ldr	r3, [pc, #220]	@ (800b884 <tcp_process_refused_data+0xec>)
 800b7a8:	f240 6209 	movw	r2, #1545	@ 0x609
 800b7ac:	4936      	ldr	r1, [pc, #216]	@ (800b888 <tcp_process_refused_data+0xf0>)
 800b7ae:	4837      	ldr	r0, [pc, #220]	@ (800b88c <tcp_process_refused_data+0xf4>)
 800b7b0:	f007 fd5c 	bl	801326c <iprintf>
 800b7b4:	f06f 030f 	mvn.w	r3, #15
 800b7b8:	e060      	b.n	800b87c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b7be:	7b5b      	ldrb	r3, [r3, #13]
 800b7c0:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b7c6:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d00b      	beq.n	800b7f0 <tcp_process_refused_data+0x58>
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6918      	ldr	r0, [r3, #16]
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	68ba      	ldr	r2, [r7, #8]
 800b7e6:	6879      	ldr	r1, [r7, #4]
 800b7e8:	47a0      	blx	r4
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	73fb      	strb	r3, [r7, #15]
 800b7ee:	e007      	b.n	800b800 <tcp_process_refused_data+0x68>
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	68ba      	ldr	r2, [r7, #8]
 800b7f4:	6879      	ldr	r1, [r7, #4]
 800b7f6:	2000      	movs	r0, #0
 800b7f8:	f000 f8a4 	bl	800b944 <tcp_recv_null>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800b800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d12a      	bne.n	800b85e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800b808:	7bbb      	ldrb	r3, [r7, #14]
 800b80a:	f003 0320 	and.w	r3, r3, #32
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d033      	beq.n	800b87a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b816:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800b81a:	d005      	beq.n	800b828 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b820:	3301      	adds	r3, #1
 800b822:	b29a      	uxth	r2, r3
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d00b      	beq.n	800b84a <tcp_process_refused_data+0xb2>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6918      	ldr	r0, [r3, #16]
 800b83c:	2300      	movs	r3, #0
 800b83e:	2200      	movs	r2, #0
 800b840:	6879      	ldr	r1, [r7, #4]
 800b842:	47a0      	blx	r4
 800b844:	4603      	mov	r3, r0
 800b846:	73fb      	strb	r3, [r7, #15]
 800b848:	e001      	b.n	800b84e <tcp_process_refused_data+0xb6>
 800b84a:	2300      	movs	r3, #0
 800b84c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800b84e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b852:	f113 0f0d 	cmn.w	r3, #13
 800b856:	d110      	bne.n	800b87a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800b858:	f06f 030c 	mvn.w	r3, #12
 800b85c:	e00e      	b.n	800b87c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800b85e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b862:	f113 0f0d 	cmn.w	r3, #13
 800b866:	d102      	bne.n	800b86e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800b868:	f06f 030c 	mvn.w	r3, #12
 800b86c:	e006      	b.n	800b87c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	68ba      	ldr	r2, [r7, #8]
 800b872:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800b874:	f06f 0304 	mvn.w	r3, #4
 800b878:	e000      	b.n	800b87c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800b87a:	2300      	movs	r3, #0
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3714      	adds	r7, #20
 800b880:	46bd      	mov	sp, r7
 800b882:	bd90      	pop	{r4, r7, pc}
 800b884:	080151a4 	.word	0x080151a4
 800b888:	080156b4 	.word	0x080156b4
 800b88c:	080151e8 	.word	0x080151e8

0800b890 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800b898:	e007      	b.n	800b8aa <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 f80a 	bl	800b8ba <tcp_seg_free>
    seg = next;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d1f4      	bne.n	800b89a <tcp_segs_free+0xa>
  }
}
 800b8b0:	bf00      	nop
 800b8b2:	bf00      	nop
 800b8b4:	3710      	adds	r7, #16
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}

0800b8ba <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800b8ba:	b580      	push	{r7, lr}
 800b8bc:	b082      	sub	sp, #8
 800b8be:	af00      	add	r7, sp, #0
 800b8c0:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d00c      	beq.n	800b8e2 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d004      	beq.n	800b8da <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7fe fcd9 	bl	800a28c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800b8da:	6879      	ldr	r1, [r7, #4]
 800b8dc:	2003      	movs	r0, #3
 800b8de:	f7fd fe5f 	bl	80095a0 <memp_free>
  }
}
 800b8e2:	bf00      	nop
 800b8e4:	3708      	adds	r7, #8
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}
	...

0800b8ec <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b084      	sub	sp, #16
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d106      	bne.n	800b908 <tcp_seg_copy+0x1c>
 800b8fa:	4b0f      	ldr	r3, [pc, #60]	@ (800b938 <tcp_seg_copy+0x4c>)
 800b8fc:	f240 6282 	movw	r2, #1666	@ 0x682
 800b900:	490e      	ldr	r1, [pc, #56]	@ (800b93c <tcp_seg_copy+0x50>)
 800b902:	480f      	ldr	r0, [pc, #60]	@ (800b940 <tcp_seg_copy+0x54>)
 800b904:	f007 fcb2 	bl	801326c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800b908:	2003      	movs	r0, #3
 800b90a:	f7fd fdd9 	bl	80094c0 <memp_malloc>
 800b90e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d101      	bne.n	800b91a <tcp_seg_copy+0x2e>
    return NULL;
 800b916:	2300      	movs	r3, #0
 800b918:	e00a      	b.n	800b930 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800b91a:	2210      	movs	r2, #16
 800b91c:	6879      	ldr	r1, [r7, #4]
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f007 fde3 	bl	80134ea <memcpy>
  pbuf_ref(cseg->p);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	4618      	mov	r0, r3
 800b92a:	f7fe fd4f 	bl	800a3cc <pbuf_ref>
  return cseg;
 800b92e:	68fb      	ldr	r3, [r7, #12]
}
 800b930:	4618      	mov	r0, r3
 800b932:	3710      	adds	r7, #16
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}
 800b938:	080151a4 	.word	0x080151a4
 800b93c:	080156f8 	.word	0x080156f8
 800b940:	080151e8 	.word	0x080151e8

0800b944 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b084      	sub	sp, #16
 800b948:	af00      	add	r7, sp, #0
 800b94a:	60f8      	str	r0, [r7, #12]
 800b94c:	60b9      	str	r1, [r7, #8]
 800b94e:	607a      	str	r2, [r7, #4]
 800b950:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d109      	bne.n	800b96c <tcp_recv_null+0x28>
 800b958:	4b12      	ldr	r3, [pc, #72]	@ (800b9a4 <tcp_recv_null+0x60>)
 800b95a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800b95e:	4912      	ldr	r1, [pc, #72]	@ (800b9a8 <tcp_recv_null+0x64>)
 800b960:	4812      	ldr	r0, [pc, #72]	@ (800b9ac <tcp_recv_null+0x68>)
 800b962:	f007 fc83 	bl	801326c <iprintf>
 800b966:	f06f 030f 	mvn.w	r3, #15
 800b96a:	e016      	b.n	800b99a <tcp_recv_null+0x56>

  if (p != NULL) {
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d009      	beq.n	800b986 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	891b      	ldrh	r3, [r3, #8]
 800b976:	4619      	mov	r1, r3
 800b978:	68b8      	ldr	r0, [r7, #8]
 800b97a:	f7ff fb17 	bl	800afac <tcp_recved>
    pbuf_free(p);
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f7fe fc84 	bl	800a28c <pbuf_free>
 800b984:	e008      	b.n	800b998 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800b986:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d104      	bne.n	800b998 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800b98e:	68b8      	ldr	r0, [r7, #8]
 800b990:	f7ff f9bc 	bl	800ad0c <tcp_close>
 800b994:	4603      	mov	r3, r0
 800b996:	e000      	b.n	800b99a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800b998:	2300      	movs	r3, #0
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	3710      	adds	r7, #16
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}
 800b9a2:	bf00      	nop
 800b9a4:	080151a4 	.word	0x080151a4
 800b9a8:	08015714 	.word	0x08015714
 800b9ac:	080151e8 	.word	0x080151e8

0800b9b0 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b086      	sub	sp, #24
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800b9ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	db01      	blt.n	800b9c6 <tcp_kill_prio+0x16>
 800b9c2:	79fb      	ldrb	r3, [r7, #7]
 800b9c4:	e000      	b.n	800b9c8 <tcp_kill_prio+0x18>
 800b9c6:	237f      	movs	r3, #127	@ 0x7f
 800b9c8:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800b9ca:	7afb      	ldrb	r3, [r7, #11]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d034      	beq.n	800ba3a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800b9d0:	7afb      	ldrb	r3, [r7, #11]
 800b9d2:	3b01      	subs	r3, #1
 800b9d4:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800b9de:	4b19      	ldr	r3, [pc, #100]	@ (800ba44 <tcp_kill_prio+0x94>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	617b      	str	r3, [r7, #20]
 800b9e4:	e01f      	b.n	800ba26 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	7d5b      	ldrb	r3, [r3, #21]
 800b9ea:	7afa      	ldrb	r2, [r7, #11]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d80c      	bhi.n	800ba0a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800b9f4:	7afa      	ldrb	r2, [r7, #11]
 800b9f6:	429a      	cmp	r2, r3
 800b9f8:	d112      	bne.n	800ba20 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800b9fa:	4b13      	ldr	r3, [pc, #76]	@ (800ba48 <tcp_kill_prio+0x98>)
 800b9fc:	681a      	ldr	r2, [r3, #0]
 800b9fe:	697b      	ldr	r3, [r7, #20]
 800ba00:	6a1b      	ldr	r3, [r3, #32]
 800ba02:	1ad3      	subs	r3, r2, r3
 800ba04:	68fa      	ldr	r2, [r7, #12]
 800ba06:	429a      	cmp	r2, r3
 800ba08:	d80a      	bhi.n	800ba20 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800ba0a:	4b0f      	ldr	r3, [pc, #60]	@ (800ba48 <tcp_kill_prio+0x98>)
 800ba0c:	681a      	ldr	r2, [r3, #0]
 800ba0e:	697b      	ldr	r3, [r7, #20]
 800ba10:	6a1b      	ldr	r3, [r3, #32]
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	7d5b      	ldrb	r3, [r3, #21]
 800ba1e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	68db      	ldr	r3, [r3, #12]
 800ba24:	617b      	str	r3, [r7, #20]
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d1dc      	bne.n	800b9e6 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800ba2c:	693b      	ldr	r3, [r7, #16]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d004      	beq.n	800ba3c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ba32:	6938      	ldr	r0, [r7, #16]
 800ba34:	f7ff fa54 	bl	800aee0 <tcp_abort>
 800ba38:	e000      	b.n	800ba3c <tcp_kill_prio+0x8c>
    return;
 800ba3a:	bf00      	nop
  }
}
 800ba3c:	3718      	adds	r7, #24
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
 800ba42:	bf00      	nop
 800ba44:	200089e0 	.word	0x200089e0
 800ba48:	200089d4 	.word	0x200089d4

0800ba4c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b086      	sub	sp, #24
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	4603      	mov	r3, r0
 800ba54:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800ba56:	79fb      	ldrb	r3, [r7, #7]
 800ba58:	2b08      	cmp	r3, #8
 800ba5a:	d009      	beq.n	800ba70 <tcp_kill_state+0x24>
 800ba5c:	79fb      	ldrb	r3, [r7, #7]
 800ba5e:	2b09      	cmp	r3, #9
 800ba60:	d006      	beq.n	800ba70 <tcp_kill_state+0x24>
 800ba62:	4b1a      	ldr	r3, [pc, #104]	@ (800bacc <tcp_kill_state+0x80>)
 800ba64:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800ba68:	4919      	ldr	r1, [pc, #100]	@ (800bad0 <tcp_kill_state+0x84>)
 800ba6a:	481a      	ldr	r0, [pc, #104]	@ (800bad4 <tcp_kill_state+0x88>)
 800ba6c:	f007 fbfe 	bl	801326c <iprintf>

  inactivity = 0;
 800ba70:	2300      	movs	r3, #0
 800ba72:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ba74:	2300      	movs	r3, #0
 800ba76:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ba78:	4b17      	ldr	r3, [pc, #92]	@ (800bad8 <tcp_kill_state+0x8c>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	617b      	str	r3, [r7, #20]
 800ba7e:	e017      	b.n	800bab0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	7d1b      	ldrb	r3, [r3, #20]
 800ba84:	79fa      	ldrb	r2, [r7, #7]
 800ba86:	429a      	cmp	r2, r3
 800ba88:	d10f      	bne.n	800baaa <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ba8a:	4b14      	ldr	r3, [pc, #80]	@ (800badc <tcp_kill_state+0x90>)
 800ba8c:	681a      	ldr	r2, [r3, #0]
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	6a1b      	ldr	r3, [r3, #32]
 800ba92:	1ad3      	subs	r3, r2, r3
 800ba94:	68fa      	ldr	r2, [r7, #12]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d807      	bhi.n	800baaa <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800ba9a:	4b10      	ldr	r3, [pc, #64]	@ (800badc <tcp_kill_state+0x90>)
 800ba9c:	681a      	ldr	r2, [r3, #0]
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	6a1b      	ldr	r3, [r3, #32]
 800baa2:	1ad3      	subs	r3, r2, r3
 800baa4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800baaa:	697b      	ldr	r3, [r7, #20]
 800baac:	68db      	ldr	r3, [r3, #12]
 800baae:	617b      	str	r3, [r7, #20]
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d1e4      	bne.n	800ba80 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d003      	beq.n	800bac4 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800babc:	2100      	movs	r1, #0
 800babe:	6938      	ldr	r0, [r7, #16]
 800bac0:	f7ff f950 	bl	800ad64 <tcp_abandon>
  }
}
 800bac4:	bf00      	nop
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}
 800bacc:	080151a4 	.word	0x080151a4
 800bad0:	08015730 	.word	0x08015730
 800bad4:	080151e8 	.word	0x080151e8
 800bad8:	200089e0 	.word	0x200089e0
 800badc:	200089d4 	.word	0x200089d4

0800bae0 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b084      	sub	sp, #16
 800bae4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800bae6:	2300      	movs	r3, #0
 800bae8:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800baea:	2300      	movs	r3, #0
 800baec:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800baee:	4b12      	ldr	r3, [pc, #72]	@ (800bb38 <tcp_kill_timewait+0x58>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	60fb      	str	r3, [r7, #12]
 800baf4:	e012      	b.n	800bb1c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800baf6:	4b11      	ldr	r3, [pc, #68]	@ (800bb3c <tcp_kill_timewait+0x5c>)
 800baf8:	681a      	ldr	r2, [r3, #0]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	6a1b      	ldr	r3, [r3, #32]
 800bafe:	1ad3      	subs	r3, r2, r3
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d807      	bhi.n	800bb16 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800bb06:	4b0d      	ldr	r3, [pc, #52]	@ (800bb3c <tcp_kill_timewait+0x5c>)
 800bb08:	681a      	ldr	r2, [r3, #0]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	6a1b      	ldr	r3, [r3, #32]
 800bb0e:	1ad3      	subs	r3, r2, r3
 800bb10:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	68db      	ldr	r3, [r3, #12]
 800bb1a:	60fb      	str	r3, [r7, #12]
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d1e9      	bne.n	800baf6 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d002      	beq.n	800bb2e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800bb28:	68b8      	ldr	r0, [r7, #8]
 800bb2a:	f7ff f9d9 	bl	800aee0 <tcp_abort>
  }
}
 800bb2e:	bf00      	nop
 800bb30:	3710      	adds	r7, #16
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}
 800bb36:	bf00      	nop
 800bb38:	200089e4 	.word	0x200089e4
 800bb3c:	200089d4 	.word	0x200089d4

0800bb40 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800bb46:	4b10      	ldr	r3, [pc, #64]	@ (800bb88 <tcp_handle_closepend+0x48>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800bb4c:	e014      	b.n	800bb78 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	68db      	ldr	r3, [r3, #12]
 800bb52:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	8b5b      	ldrh	r3, [r3, #26]
 800bb58:	f003 0308 	and.w	r3, r3, #8
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d009      	beq.n	800bb74 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	8b5b      	ldrh	r3, [r3, #26]
 800bb64:	f023 0308 	bic.w	r3, r3, #8
 800bb68:	b29a      	uxth	r2, r3
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f7ff f862 	bl	800ac38 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d1e7      	bne.n	800bb4e <tcp_handle_closepend+0xe>
  }
}
 800bb7e:	bf00      	nop
 800bb80:	bf00      	nop
 800bb82:	3708      	adds	r7, #8
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}
 800bb88:	200089e0 	.word	0x200089e0

0800bb8c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b084      	sub	sp, #16
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	4603      	mov	r3, r0
 800bb94:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bb96:	2001      	movs	r0, #1
 800bb98:	f7fd fc92 	bl	80094c0 <memp_malloc>
 800bb9c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d126      	bne.n	800bbf2 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800bba4:	f7ff ffcc 	bl	800bb40 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800bba8:	f7ff ff9a 	bl	800bae0 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bbac:	2001      	movs	r0, #1
 800bbae:	f7fd fc87 	bl	80094c0 <memp_malloc>
 800bbb2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d11b      	bne.n	800bbf2 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800bbba:	2009      	movs	r0, #9
 800bbbc:	f7ff ff46 	bl	800ba4c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bbc0:	2001      	movs	r0, #1
 800bbc2:	f7fd fc7d 	bl	80094c0 <memp_malloc>
 800bbc6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d111      	bne.n	800bbf2 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800bbce:	2008      	movs	r0, #8
 800bbd0:	f7ff ff3c 	bl	800ba4c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bbd4:	2001      	movs	r0, #1
 800bbd6:	f7fd fc73 	bl	80094c0 <memp_malloc>
 800bbda:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d107      	bne.n	800bbf2 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800bbe2:	79fb      	ldrb	r3, [r7, #7]
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f7ff fee3 	bl	800b9b0 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bbea:	2001      	movs	r0, #1
 800bbec:	f7fd fc68 	bl	80094c0 <memp_malloc>
 800bbf0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d03f      	beq.n	800bc78 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800bbf8:	229c      	movs	r2, #156	@ 0x9c
 800bbfa:	2100      	movs	r1, #0
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f007 fbd6 	bl	80133ae <memset>
    pcb->prio = prio;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	79fa      	ldrb	r2, [r7, #7]
 800bc06:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800bc0e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800bc18:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	22ff      	movs	r2, #255	@ 0xff
 800bc26:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800bc2e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	2206      	movs	r2, #6
 800bc34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2206      	movs	r2, #6
 800bc3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bc44:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	2201      	movs	r2, #1
 800bc4a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800bc4e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc84 <tcp_alloc+0xf8>)
 800bc50:	681a      	ldr	r2, [r3, #0]
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800bc56:	4b0c      	ldr	r3, [pc, #48]	@ (800bc88 <tcp_alloc+0xfc>)
 800bc58:	781a      	ldrb	r2, [r3, #0]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800bc64:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	4a08      	ldr	r2, [pc, #32]	@ (800bc8c <tcp_alloc+0x100>)
 800bc6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	4a07      	ldr	r2, [pc, #28]	@ (800bc90 <tcp_alloc+0x104>)
 800bc74:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800bc78:	68fb      	ldr	r3, [r7, #12]
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3710      	adds	r7, #16
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
 800bc82:	bf00      	nop
 800bc84:	200089d4 	.word	0x200089d4
 800bc88:	200089ea 	.word	0x200089ea
 800bc8c:	0800b945 	.word	0x0800b945
 800bc90:	006ddd00 	.word	0x006ddd00

0800bc94 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b082      	sub	sp, #8
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d107      	bne.n	800bcb2 <tcp_pcb_purge+0x1e>
 800bca2:	4b21      	ldr	r3, [pc, #132]	@ (800bd28 <tcp_pcb_purge+0x94>)
 800bca4:	f640 0251 	movw	r2, #2129	@ 0x851
 800bca8:	4920      	ldr	r1, [pc, #128]	@ (800bd2c <tcp_pcb_purge+0x98>)
 800bcaa:	4821      	ldr	r0, [pc, #132]	@ (800bd30 <tcp_pcb_purge+0x9c>)
 800bcac:	f007 fade 	bl	801326c <iprintf>
 800bcb0:	e037      	b.n	800bd22 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	7d1b      	ldrb	r3, [r3, #20]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d033      	beq.n	800bd22 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800bcbe:	2b0a      	cmp	r3, #10
 800bcc0:	d02f      	beq.n	800bd22 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800bcc6:	2b01      	cmp	r3, #1
 800bcc8:	d02b      	beq.n	800bd22 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d007      	beq.n	800bce2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f7fe fad8 	bl	800a28c <pbuf_free>
      pcb->refused_data = NULL;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d002      	beq.n	800bcf0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f000 f986 	bl	800bffc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bcf6:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7ff fdc7 	bl	800b890 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd06:	4618      	mov	r0, r3
 800bd08:	f7ff fdc2 	bl	800b890 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	66da      	str	r2, [r3, #108]	@ 0x6c
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800bd22:	3708      	adds	r7, #8
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}
 800bd28:	080151a4 	.word	0x080151a4
 800bd2c:	080157f0 	.word	0x080157f0
 800bd30:	080151e8 	.word	0x080151e8

0800bd34 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d106      	bne.n	800bd52 <tcp_pcb_remove+0x1e>
 800bd44:	4b3e      	ldr	r3, [pc, #248]	@ (800be40 <tcp_pcb_remove+0x10c>)
 800bd46:	f640 0283 	movw	r2, #2179	@ 0x883
 800bd4a:	493e      	ldr	r1, [pc, #248]	@ (800be44 <tcp_pcb_remove+0x110>)
 800bd4c:	483e      	ldr	r0, [pc, #248]	@ (800be48 <tcp_pcb_remove+0x114>)
 800bd4e:	f007 fa8d 	bl	801326c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d106      	bne.n	800bd66 <tcp_pcb_remove+0x32>
 800bd58:	4b39      	ldr	r3, [pc, #228]	@ (800be40 <tcp_pcb_remove+0x10c>)
 800bd5a:	f640 0284 	movw	r2, #2180	@ 0x884
 800bd5e:	493b      	ldr	r1, [pc, #236]	@ (800be4c <tcp_pcb_remove+0x118>)
 800bd60:	4839      	ldr	r0, [pc, #228]	@ (800be48 <tcp_pcb_remove+0x114>)
 800bd62:	f007 fa83 	bl	801326c <iprintf>

  TCP_RMV(pcblist, pcb);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	683a      	ldr	r2, [r7, #0]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d105      	bne.n	800bd7c <tcp_pcb_remove+0x48>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	68da      	ldr	r2, [r3, #12]
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	601a      	str	r2, [r3, #0]
 800bd7a:	e013      	b.n	800bda4 <tcp_pcb_remove+0x70>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	60fb      	str	r3, [r7, #12]
 800bd82:	e00c      	b.n	800bd9e <tcp_pcb_remove+0x6a>
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	68db      	ldr	r3, [r3, #12]
 800bd88:	683a      	ldr	r2, [r7, #0]
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d104      	bne.n	800bd98 <tcp_pcb_remove+0x64>
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	68da      	ldr	r2, [r3, #12]
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	60da      	str	r2, [r3, #12]
 800bd96:	e005      	b.n	800bda4 <tcp_pcb_remove+0x70>
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	68db      	ldr	r3, [r3, #12]
 800bd9c:	60fb      	str	r3, [r7, #12]
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d1ef      	bne.n	800bd84 <tcp_pcb_remove+0x50>
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	2200      	movs	r2, #0
 800bda8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800bdaa:	6838      	ldr	r0, [r7, #0]
 800bdac:	f7ff ff72 	bl	800bc94 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	7d1b      	ldrb	r3, [r3, #20]
 800bdb4:	2b0a      	cmp	r3, #10
 800bdb6:	d013      	beq.n	800bde0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d00f      	beq.n	800bde0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	8b5b      	ldrh	r3, [r3, #26]
 800bdc4:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d009      	beq.n	800bde0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	8b5b      	ldrh	r3, [r3, #26]
 800bdd0:	f043 0302 	orr.w	r3, r3, #2
 800bdd4:	b29a      	uxth	r2, r3
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800bdda:	6838      	ldr	r0, [r7, #0]
 800bddc:	f002 ff68 	bl	800ecb0 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	7d1b      	ldrb	r3, [r3, #20]
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d020      	beq.n	800be2a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d006      	beq.n	800bdfe <tcp_pcb_remove+0xca>
 800bdf0:	4b13      	ldr	r3, [pc, #76]	@ (800be40 <tcp_pcb_remove+0x10c>)
 800bdf2:	f640 0293 	movw	r2, #2195	@ 0x893
 800bdf6:	4916      	ldr	r1, [pc, #88]	@ (800be50 <tcp_pcb_remove+0x11c>)
 800bdf8:	4813      	ldr	r0, [pc, #76]	@ (800be48 <tcp_pcb_remove+0x114>)
 800bdfa:	f007 fa37 	bl	801326c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be02:	2b00      	cmp	r3, #0
 800be04:	d006      	beq.n	800be14 <tcp_pcb_remove+0xe0>
 800be06:	4b0e      	ldr	r3, [pc, #56]	@ (800be40 <tcp_pcb_remove+0x10c>)
 800be08:	f640 0294 	movw	r2, #2196	@ 0x894
 800be0c:	4911      	ldr	r1, [pc, #68]	@ (800be54 <tcp_pcb_remove+0x120>)
 800be0e:	480e      	ldr	r0, [pc, #56]	@ (800be48 <tcp_pcb_remove+0x114>)
 800be10:	f007 fa2c 	bl	801326c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d006      	beq.n	800be2a <tcp_pcb_remove+0xf6>
 800be1c:	4b08      	ldr	r3, [pc, #32]	@ (800be40 <tcp_pcb_remove+0x10c>)
 800be1e:	f640 0296 	movw	r2, #2198	@ 0x896
 800be22:	490d      	ldr	r1, [pc, #52]	@ (800be58 <tcp_pcb_remove+0x124>)
 800be24:	4808      	ldr	r0, [pc, #32]	@ (800be48 <tcp_pcb_remove+0x114>)
 800be26:	f007 fa21 	bl	801326c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	2200      	movs	r2, #0
 800be2e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	2200      	movs	r2, #0
 800be34:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800be36:	bf00      	nop
 800be38:	3710      	adds	r7, #16
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop
 800be40:	080151a4 	.word	0x080151a4
 800be44:	0801580c 	.word	0x0801580c
 800be48:	080151e8 	.word	0x080151e8
 800be4c:	08015828 	.word	0x08015828
 800be50:	08015848 	.word	0x08015848
 800be54:	08015860 	.word	0x08015860
 800be58:	0801587c 	.word	0x0801587c

0800be5c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b082      	sub	sp, #8
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d106      	bne.n	800be78 <tcp_next_iss+0x1c>
 800be6a:	4b0a      	ldr	r3, [pc, #40]	@ (800be94 <tcp_next_iss+0x38>)
 800be6c:	f640 02af 	movw	r2, #2223	@ 0x8af
 800be70:	4909      	ldr	r1, [pc, #36]	@ (800be98 <tcp_next_iss+0x3c>)
 800be72:	480a      	ldr	r0, [pc, #40]	@ (800be9c <tcp_next_iss+0x40>)
 800be74:	f007 f9fa 	bl	801326c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800be78:	4b09      	ldr	r3, [pc, #36]	@ (800bea0 <tcp_next_iss+0x44>)
 800be7a:	681a      	ldr	r2, [r3, #0]
 800be7c:	4b09      	ldr	r3, [pc, #36]	@ (800bea4 <tcp_next_iss+0x48>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4413      	add	r3, r2
 800be82:	4a07      	ldr	r2, [pc, #28]	@ (800bea0 <tcp_next_iss+0x44>)
 800be84:	6013      	str	r3, [r2, #0]
  return iss;
 800be86:	4b06      	ldr	r3, [pc, #24]	@ (800bea0 <tcp_next_iss+0x44>)
 800be88:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3708      	adds	r7, #8
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
 800be92:	bf00      	nop
 800be94:	080151a4 	.word	0x080151a4
 800be98:	08015894 	.word	0x08015894
 800be9c:	080151e8 	.word	0x080151e8
 800bea0:	2000009c 	.word	0x2000009c
 800bea4:	200089d4 	.word	0x200089d4

0800bea8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b086      	sub	sp, #24
 800beac:	af00      	add	r7, sp, #0
 800beae:	4603      	mov	r3, r0
 800beb0:	60b9      	str	r1, [r7, #8]
 800beb2:	607a      	str	r2, [r7, #4]
 800beb4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d106      	bne.n	800beca <tcp_eff_send_mss_netif+0x22>
 800bebc:	4b14      	ldr	r3, [pc, #80]	@ (800bf10 <tcp_eff_send_mss_netif+0x68>)
 800bebe:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800bec2:	4914      	ldr	r1, [pc, #80]	@ (800bf14 <tcp_eff_send_mss_netif+0x6c>)
 800bec4:	4814      	ldr	r0, [pc, #80]	@ (800bf18 <tcp_eff_send_mss_netif+0x70>)
 800bec6:	f007 f9d1 	bl	801326c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d101      	bne.n	800bed4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800bed0:	89fb      	ldrh	r3, [r7, #14]
 800bed2:	e019      	b.n	800bf08 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800bed8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800beda:	8afb      	ldrh	r3, [r7, #22]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d012      	beq.n	800bf06 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800bee0:	2328      	movs	r3, #40	@ 0x28
 800bee2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800bee4:	8afa      	ldrh	r2, [r7, #22]
 800bee6:	8abb      	ldrh	r3, [r7, #20]
 800bee8:	429a      	cmp	r2, r3
 800beea:	d904      	bls.n	800bef6 <tcp_eff_send_mss_netif+0x4e>
 800beec:	8afa      	ldrh	r2, [r7, #22]
 800beee:	8abb      	ldrh	r3, [r7, #20]
 800bef0:	1ad3      	subs	r3, r2, r3
 800bef2:	b29b      	uxth	r3, r3
 800bef4:	e000      	b.n	800bef8 <tcp_eff_send_mss_netif+0x50>
 800bef6:	2300      	movs	r3, #0
 800bef8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800befa:	8a7a      	ldrh	r2, [r7, #18]
 800befc:	89fb      	ldrh	r3, [r7, #14]
 800befe:	4293      	cmp	r3, r2
 800bf00:	bf28      	it	cs
 800bf02:	4613      	movcs	r3, r2
 800bf04:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800bf06:	89fb      	ldrh	r3, [r7, #14]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3718      	adds	r7, #24
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	080151a4 	.word	0x080151a4
 800bf14:	080158b0 	.word	0x080158b0
 800bf18:	080151e8 	.word	0x080151e8

0800bf1c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d119      	bne.n	800bf64 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800bf30:	4b10      	ldr	r3, [pc, #64]	@ (800bf74 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800bf32:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800bf36:	4910      	ldr	r1, [pc, #64]	@ (800bf78 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800bf38:	4810      	ldr	r0, [pc, #64]	@ (800bf7c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800bf3a:	f007 f997 	bl	801326c <iprintf>

  while (pcb != NULL) {
 800bf3e:	e011      	b.n	800bf64 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681a      	ldr	r2, [r3, #0]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d108      	bne.n	800bf5e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	68db      	ldr	r3, [r3, #12]
 800bf50:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800bf52:	68f8      	ldr	r0, [r7, #12]
 800bf54:	f7fe ffc4 	bl	800aee0 <tcp_abort>
      pcb = next;
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	60fb      	str	r3, [r7, #12]
 800bf5c:	e002      	b.n	800bf64 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	68db      	ldr	r3, [r3, #12]
 800bf62:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d1ea      	bne.n	800bf40 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800bf6a:	bf00      	nop
 800bf6c:	bf00      	nop
 800bf6e:	3710      	adds	r7, #16
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd80      	pop	{r7, pc}
 800bf74:	080151a4 	.word	0x080151a4
 800bf78:	080158d8 	.word	0x080158d8
 800bf7c:	080151e8 	.word	0x080151e8

0800bf80 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b084      	sub	sp, #16
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d02a      	beq.n	800bfe6 <tcp_netif_ip_addr_changed+0x66>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d026      	beq.n	800bfe6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800bf98:	4b15      	ldr	r3, [pc, #84]	@ (800bff0 <tcp_netif_ip_addr_changed+0x70>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f7ff ffbc 	bl	800bf1c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800bfa4:	4b13      	ldr	r3, [pc, #76]	@ (800bff4 <tcp_netif_ip_addr_changed+0x74>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	f7ff ffb6 	bl	800bf1c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d017      	beq.n	800bfe6 <tcp_netif_ip_addr_changed+0x66>
 800bfb6:	683b      	ldr	r3, [r7, #0]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d013      	beq.n	800bfe6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800bfbe:	4b0e      	ldr	r3, [pc, #56]	@ (800bff8 <tcp_netif_ip_addr_changed+0x78>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	60fb      	str	r3, [r7, #12]
 800bfc4:	e00c      	b.n	800bfe0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	681a      	ldr	r2, [r3, #0]
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	d103      	bne.n	800bfda <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	68db      	ldr	r3, [r3, #12]
 800bfde:	60fb      	str	r3, [r7, #12]
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1ef      	bne.n	800bfc6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800bfe6:	bf00      	nop
 800bfe8:	3710      	adds	r7, #16
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	200089e0 	.word	0x200089e0
 800bff4:	200089d8 	.word	0x200089d8
 800bff8:	200089dc 	.word	0x200089dc

0800bffc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b082      	sub	sp, #8
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d007      	beq.n	800c01c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c010:	4618      	mov	r0, r3
 800c012:	f7ff fc3d 	bl	800b890 <tcp_segs_free>
    pcb->ooseq = NULL;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2200      	movs	r2, #0
 800c01a:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800c01c:	bf00      	nop
 800c01e:	3708      	adds	r7, #8
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}

0800c024 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800c024:	b590      	push	{r4, r7, lr}
 800c026:	b08d      	sub	sp, #52	@ 0x34
 800c028:	af04      	add	r7, sp, #16
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d105      	bne.n	800c040 <tcp_input+0x1c>
 800c034:	4b9b      	ldr	r3, [pc, #620]	@ (800c2a4 <tcp_input+0x280>)
 800c036:	2283      	movs	r2, #131	@ 0x83
 800c038:	499b      	ldr	r1, [pc, #620]	@ (800c2a8 <tcp_input+0x284>)
 800c03a:	489c      	ldr	r0, [pc, #624]	@ (800c2ac <tcp_input+0x288>)
 800c03c:	f007 f916 	bl	801326c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	685b      	ldr	r3, [r3, #4]
 800c044:	4a9a      	ldr	r2, [pc, #616]	@ (800c2b0 <tcp_input+0x28c>)
 800c046:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	895b      	ldrh	r3, [r3, #10]
 800c04c:	2b13      	cmp	r3, #19
 800c04e:	f240 83d1 	bls.w	800c7f4 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c052:	4b98      	ldr	r3, [pc, #608]	@ (800c2b4 <tcp_input+0x290>)
 800c054:	695b      	ldr	r3, [r3, #20]
 800c056:	4a97      	ldr	r2, [pc, #604]	@ (800c2b4 <tcp_input+0x290>)
 800c058:	6812      	ldr	r2, [r2, #0]
 800c05a:	4611      	mov	r1, r2
 800c05c:	4618      	mov	r0, r3
 800c05e:	f005 ff61 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 800c062:	4603      	mov	r3, r0
 800c064:	2b00      	cmp	r3, #0
 800c066:	f040 83c7 	bne.w	800c7f8 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800c06a:	4b92      	ldr	r3, [pc, #584]	@ (800c2b4 <tcp_input+0x290>)
 800c06c:	695b      	ldr	r3, [r3, #20]
 800c06e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c072:	2be0      	cmp	r3, #224	@ 0xe0
 800c074:	f000 83c0 	beq.w	800c7f8 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800c078:	4b8d      	ldr	r3, [pc, #564]	@ (800c2b0 <tcp_input+0x28c>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	899b      	ldrh	r3, [r3, #12]
 800c07e:	b29b      	uxth	r3, r3
 800c080:	4618      	mov	r0, r3
 800c082:	f7fc fda5 	bl	8008bd0 <lwip_htons>
 800c086:	4603      	mov	r3, r0
 800c088:	0b1b      	lsrs	r3, r3, #12
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	b2db      	uxtb	r3, r3
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800c092:	7cbb      	ldrb	r3, [r7, #18]
 800c094:	2b13      	cmp	r3, #19
 800c096:	f240 83b1 	bls.w	800c7fc <tcp_input+0x7d8>
 800c09a:	7cbb      	ldrb	r3, [r7, #18]
 800c09c:	b29a      	uxth	r2, r3
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	891b      	ldrh	r3, [r3, #8]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	f200 83aa 	bhi.w	800c7fc <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800c0a8:	7cbb      	ldrb	r3, [r7, #18]
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	3b14      	subs	r3, #20
 800c0ae:	b29a      	uxth	r2, r3
 800c0b0:	4b81      	ldr	r3, [pc, #516]	@ (800c2b8 <tcp_input+0x294>)
 800c0b2:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800c0b4:	4b81      	ldr	r3, [pc, #516]	@ (800c2bc <tcp_input+0x298>)
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	895a      	ldrh	r2, [r3, #10]
 800c0be:	7cbb      	ldrb	r3, [r7, #18]
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d309      	bcc.n	800c0da <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800c0c6:	4b7c      	ldr	r3, [pc, #496]	@ (800c2b8 <tcp_input+0x294>)
 800c0c8:	881a      	ldrh	r2, [r3, #0]
 800c0ca:	4b7d      	ldr	r3, [pc, #500]	@ (800c2c0 <tcp_input+0x29c>)
 800c0cc:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800c0ce:	7cbb      	ldrb	r3, [r7, #18]
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7fe f854 	bl	800a180 <pbuf_remove_header>
 800c0d8:	e04e      	b.n	800c178 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d105      	bne.n	800c0ee <tcp_input+0xca>
 800c0e2:	4b70      	ldr	r3, [pc, #448]	@ (800c2a4 <tcp_input+0x280>)
 800c0e4:	22c2      	movs	r2, #194	@ 0xc2
 800c0e6:	4977      	ldr	r1, [pc, #476]	@ (800c2c4 <tcp_input+0x2a0>)
 800c0e8:	4870      	ldr	r0, [pc, #448]	@ (800c2ac <tcp_input+0x288>)
 800c0ea:	f007 f8bf 	bl	801326c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800c0ee:	2114      	movs	r1, #20
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f7fe f845 	bl	800a180 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	895a      	ldrh	r2, [r3, #10]
 800c0fa:	4b71      	ldr	r3, [pc, #452]	@ (800c2c0 <tcp_input+0x29c>)
 800c0fc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800c0fe:	4b6e      	ldr	r3, [pc, #440]	@ (800c2b8 <tcp_input+0x294>)
 800c100:	881a      	ldrh	r2, [r3, #0]
 800c102:	4b6f      	ldr	r3, [pc, #444]	@ (800c2c0 <tcp_input+0x29c>)
 800c104:	881b      	ldrh	r3, [r3, #0]
 800c106:	1ad3      	subs	r3, r2, r3
 800c108:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800c10a:	4b6d      	ldr	r3, [pc, #436]	@ (800c2c0 <tcp_input+0x29c>)
 800c10c:	881b      	ldrh	r3, [r3, #0]
 800c10e:	4619      	mov	r1, r3
 800c110:	6878      	ldr	r0, [r7, #4]
 800c112:	f7fe f835 	bl	800a180 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	895b      	ldrh	r3, [r3, #10]
 800c11c:	8a3a      	ldrh	r2, [r7, #16]
 800c11e:	429a      	cmp	r2, r3
 800c120:	f200 836e 	bhi.w	800c800 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	685b      	ldr	r3, [r3, #4]
 800c12a:	4a64      	ldr	r2, [pc, #400]	@ (800c2bc <tcp_input+0x298>)
 800c12c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	8a3a      	ldrh	r2, [r7, #16]
 800c134:	4611      	mov	r1, r2
 800c136:	4618      	mov	r0, r3
 800c138:	f7fe f822 	bl	800a180 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	891a      	ldrh	r2, [r3, #8]
 800c140:	8a3b      	ldrh	r3, [r7, #16]
 800c142:	1ad3      	subs	r3, r2, r3
 800c144:	b29a      	uxth	r2, r3
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	895b      	ldrh	r3, [r3, #10]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d005      	beq.n	800c15e <tcp_input+0x13a>
 800c152:	4b54      	ldr	r3, [pc, #336]	@ (800c2a4 <tcp_input+0x280>)
 800c154:	22df      	movs	r2, #223	@ 0xdf
 800c156:	495c      	ldr	r1, [pc, #368]	@ (800c2c8 <tcp_input+0x2a4>)
 800c158:	4854      	ldr	r0, [pc, #336]	@ (800c2ac <tcp_input+0x288>)
 800c15a:	f007 f887 	bl	801326c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	891a      	ldrh	r2, [r3, #8]
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	891b      	ldrh	r3, [r3, #8]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d005      	beq.n	800c178 <tcp_input+0x154>
 800c16c:	4b4d      	ldr	r3, [pc, #308]	@ (800c2a4 <tcp_input+0x280>)
 800c16e:	22e0      	movs	r2, #224	@ 0xe0
 800c170:	4956      	ldr	r1, [pc, #344]	@ (800c2cc <tcp_input+0x2a8>)
 800c172:	484e      	ldr	r0, [pc, #312]	@ (800c2ac <tcp_input+0x288>)
 800c174:	f007 f87a 	bl	801326c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800c178:	4b4d      	ldr	r3, [pc, #308]	@ (800c2b0 <tcp_input+0x28c>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	881b      	ldrh	r3, [r3, #0]
 800c17e:	b29b      	uxth	r3, r3
 800c180:	4a4b      	ldr	r2, [pc, #300]	@ (800c2b0 <tcp_input+0x28c>)
 800c182:	6814      	ldr	r4, [r2, #0]
 800c184:	4618      	mov	r0, r3
 800c186:	f7fc fd23 	bl	8008bd0 <lwip_htons>
 800c18a:	4603      	mov	r3, r0
 800c18c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800c18e:	4b48      	ldr	r3, [pc, #288]	@ (800c2b0 <tcp_input+0x28c>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	885b      	ldrh	r3, [r3, #2]
 800c194:	b29b      	uxth	r3, r3
 800c196:	4a46      	ldr	r2, [pc, #280]	@ (800c2b0 <tcp_input+0x28c>)
 800c198:	6814      	ldr	r4, [r2, #0]
 800c19a:	4618      	mov	r0, r3
 800c19c:	f7fc fd18 	bl	8008bd0 <lwip_htons>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800c1a4:	4b42      	ldr	r3, [pc, #264]	@ (800c2b0 <tcp_input+0x28c>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	685b      	ldr	r3, [r3, #4]
 800c1aa:	4a41      	ldr	r2, [pc, #260]	@ (800c2b0 <tcp_input+0x28c>)
 800c1ac:	6814      	ldr	r4, [r2, #0]
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f7fc fd24 	bl	8008bfc <lwip_htonl>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	6063      	str	r3, [r4, #4]
 800c1b8:	6863      	ldr	r3, [r4, #4]
 800c1ba:	4a45      	ldr	r2, [pc, #276]	@ (800c2d0 <tcp_input+0x2ac>)
 800c1bc:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800c1be:	4b3c      	ldr	r3, [pc, #240]	@ (800c2b0 <tcp_input+0x28c>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	689b      	ldr	r3, [r3, #8]
 800c1c4:	4a3a      	ldr	r2, [pc, #232]	@ (800c2b0 <tcp_input+0x28c>)
 800c1c6:	6814      	ldr	r4, [r2, #0]
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f7fc fd17 	bl	8008bfc <lwip_htonl>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	60a3      	str	r3, [r4, #8]
 800c1d2:	68a3      	ldr	r3, [r4, #8]
 800c1d4:	4a3f      	ldr	r2, [pc, #252]	@ (800c2d4 <tcp_input+0x2b0>)
 800c1d6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800c1d8:	4b35      	ldr	r3, [pc, #212]	@ (800c2b0 <tcp_input+0x28c>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	89db      	ldrh	r3, [r3, #14]
 800c1de:	b29b      	uxth	r3, r3
 800c1e0:	4a33      	ldr	r2, [pc, #204]	@ (800c2b0 <tcp_input+0x28c>)
 800c1e2:	6814      	ldr	r4, [r2, #0]
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f7fc fcf3 	bl	8008bd0 <lwip_htons>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800c1ee:	4b30      	ldr	r3, [pc, #192]	@ (800c2b0 <tcp_input+0x28c>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	899b      	ldrh	r3, [r3, #12]
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f7fc fcea 	bl	8008bd0 <lwip_htons>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	b2db      	uxtb	r3, r3
 800c200:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c204:	b2da      	uxtb	r2, r3
 800c206:	4b34      	ldr	r3, [pc, #208]	@ (800c2d8 <tcp_input+0x2b4>)
 800c208:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	891a      	ldrh	r2, [r3, #8]
 800c20e:	4b33      	ldr	r3, [pc, #204]	@ (800c2dc <tcp_input+0x2b8>)
 800c210:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800c212:	4b31      	ldr	r3, [pc, #196]	@ (800c2d8 <tcp_input+0x2b4>)
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	f003 0303 	and.w	r3, r3, #3
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d00c      	beq.n	800c238 <tcp_input+0x214>
    tcplen++;
 800c21e:	4b2f      	ldr	r3, [pc, #188]	@ (800c2dc <tcp_input+0x2b8>)
 800c220:	881b      	ldrh	r3, [r3, #0]
 800c222:	3301      	adds	r3, #1
 800c224:	b29a      	uxth	r2, r3
 800c226:	4b2d      	ldr	r3, [pc, #180]	@ (800c2dc <tcp_input+0x2b8>)
 800c228:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	891a      	ldrh	r2, [r3, #8]
 800c22e:	4b2b      	ldr	r3, [pc, #172]	@ (800c2dc <tcp_input+0x2b8>)
 800c230:	881b      	ldrh	r3, [r3, #0]
 800c232:	429a      	cmp	r2, r3
 800c234:	f200 82e6 	bhi.w	800c804 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800c238:	2300      	movs	r3, #0
 800c23a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c23c:	4b28      	ldr	r3, [pc, #160]	@ (800c2e0 <tcp_input+0x2bc>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	61fb      	str	r3, [r7, #28]
 800c242:	e09d      	b.n	800c380 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800c244:	69fb      	ldr	r3, [r7, #28]
 800c246:	7d1b      	ldrb	r3, [r3, #20]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d105      	bne.n	800c258 <tcp_input+0x234>
 800c24c:	4b15      	ldr	r3, [pc, #84]	@ (800c2a4 <tcp_input+0x280>)
 800c24e:	22fb      	movs	r2, #251	@ 0xfb
 800c250:	4924      	ldr	r1, [pc, #144]	@ (800c2e4 <tcp_input+0x2c0>)
 800c252:	4816      	ldr	r0, [pc, #88]	@ (800c2ac <tcp_input+0x288>)
 800c254:	f007 f80a 	bl	801326c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800c258:	69fb      	ldr	r3, [r7, #28]
 800c25a:	7d1b      	ldrb	r3, [r3, #20]
 800c25c:	2b0a      	cmp	r3, #10
 800c25e:	d105      	bne.n	800c26c <tcp_input+0x248>
 800c260:	4b10      	ldr	r3, [pc, #64]	@ (800c2a4 <tcp_input+0x280>)
 800c262:	22fc      	movs	r2, #252	@ 0xfc
 800c264:	4920      	ldr	r1, [pc, #128]	@ (800c2e8 <tcp_input+0x2c4>)
 800c266:	4811      	ldr	r0, [pc, #68]	@ (800c2ac <tcp_input+0x288>)
 800c268:	f007 f800 	bl	801326c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800c26c:	69fb      	ldr	r3, [r7, #28]
 800c26e:	7d1b      	ldrb	r3, [r3, #20]
 800c270:	2b01      	cmp	r3, #1
 800c272:	d105      	bne.n	800c280 <tcp_input+0x25c>
 800c274:	4b0b      	ldr	r3, [pc, #44]	@ (800c2a4 <tcp_input+0x280>)
 800c276:	22fd      	movs	r2, #253	@ 0xfd
 800c278:	491c      	ldr	r1, [pc, #112]	@ (800c2ec <tcp_input+0x2c8>)
 800c27a:	480c      	ldr	r0, [pc, #48]	@ (800c2ac <tcp_input+0x288>)
 800c27c:	f006 fff6 	bl	801326c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c280:	69fb      	ldr	r3, [r7, #28]
 800c282:	7a1b      	ldrb	r3, [r3, #8]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d033      	beq.n	800c2f0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c288:	69fb      	ldr	r3, [r7, #28]
 800c28a:	7a1a      	ldrb	r2, [r3, #8]
 800c28c:	4b09      	ldr	r3, [pc, #36]	@ (800c2b4 <tcp_input+0x290>)
 800c28e:	685b      	ldr	r3, [r3, #4]
 800c290:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c294:	3301      	adds	r3, #1
 800c296:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c298:	429a      	cmp	r2, r3
 800c29a:	d029      	beq.n	800c2f0 <tcp_input+0x2cc>
      prev = pcb;
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	61bb      	str	r3, [r7, #24]
      continue;
 800c2a0:	e06b      	b.n	800c37a <tcp_input+0x356>
 800c2a2:	bf00      	nop
 800c2a4:	0801590c 	.word	0x0801590c
 800c2a8:	08015940 	.word	0x08015940
 800c2ac:	08015958 	.word	0x08015958
 800c2b0:	200089fc 	.word	0x200089fc
 800c2b4:	200056a4 	.word	0x200056a4
 800c2b8:	20008a00 	.word	0x20008a00
 800c2bc:	20008a04 	.word	0x20008a04
 800c2c0:	20008a02 	.word	0x20008a02
 800c2c4:	08015980 	.word	0x08015980
 800c2c8:	08015990 	.word	0x08015990
 800c2cc:	0801599c 	.word	0x0801599c
 800c2d0:	20008a0c 	.word	0x20008a0c
 800c2d4:	20008a10 	.word	0x20008a10
 800c2d8:	20008a18 	.word	0x20008a18
 800c2dc:	20008a16 	.word	0x20008a16
 800c2e0:	200089e0 	.word	0x200089e0
 800c2e4:	080159bc 	.word	0x080159bc
 800c2e8:	080159e4 	.word	0x080159e4
 800c2ec:	08015a10 	.word	0x08015a10
    }

    if (pcb->remote_port == tcphdr->src &&
 800c2f0:	69fb      	ldr	r3, [r7, #28]
 800c2f2:	8b1a      	ldrh	r2, [r3, #24]
 800c2f4:	4b72      	ldr	r3, [pc, #456]	@ (800c4c0 <tcp_input+0x49c>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	881b      	ldrh	r3, [r3, #0]
 800c2fa:	b29b      	uxth	r3, r3
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	d13a      	bne.n	800c376 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800c300:	69fb      	ldr	r3, [r7, #28]
 800c302:	8ada      	ldrh	r2, [r3, #22]
 800c304:	4b6e      	ldr	r3, [pc, #440]	@ (800c4c0 <tcp_input+0x49c>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	885b      	ldrh	r3, [r3, #2]
 800c30a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d132      	bne.n	800c376 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c310:	69fb      	ldr	r3, [r7, #28]
 800c312:	685a      	ldr	r2, [r3, #4]
 800c314:	4b6b      	ldr	r3, [pc, #428]	@ (800c4c4 <tcp_input+0x4a0>)
 800c316:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800c318:	429a      	cmp	r2, r3
 800c31a:	d12c      	bne.n	800c376 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c31c:	69fb      	ldr	r3, [r7, #28]
 800c31e:	681a      	ldr	r2, [r3, #0]
 800c320:	4b68      	ldr	r3, [pc, #416]	@ (800c4c4 <tcp_input+0x4a0>)
 800c322:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c324:	429a      	cmp	r2, r3
 800c326:	d126      	bne.n	800c376 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800c328:	69fb      	ldr	r3, [r7, #28]
 800c32a:	68db      	ldr	r3, [r3, #12]
 800c32c:	69fa      	ldr	r2, [r7, #28]
 800c32e:	429a      	cmp	r2, r3
 800c330:	d106      	bne.n	800c340 <tcp_input+0x31c>
 800c332:	4b65      	ldr	r3, [pc, #404]	@ (800c4c8 <tcp_input+0x4a4>)
 800c334:	f240 120d 	movw	r2, #269	@ 0x10d
 800c338:	4964      	ldr	r1, [pc, #400]	@ (800c4cc <tcp_input+0x4a8>)
 800c33a:	4865      	ldr	r0, [pc, #404]	@ (800c4d0 <tcp_input+0x4ac>)
 800c33c:	f006 ff96 	bl	801326c <iprintf>
      if (prev != NULL) {
 800c340:	69bb      	ldr	r3, [r7, #24]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d00a      	beq.n	800c35c <tcp_input+0x338>
        prev->next = pcb->next;
 800c346:	69fb      	ldr	r3, [r7, #28]
 800c348:	68da      	ldr	r2, [r3, #12]
 800c34a:	69bb      	ldr	r3, [r7, #24]
 800c34c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800c34e:	4b61      	ldr	r3, [pc, #388]	@ (800c4d4 <tcp_input+0x4b0>)
 800c350:	681a      	ldr	r2, [r3, #0]
 800c352:	69fb      	ldr	r3, [r7, #28]
 800c354:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800c356:	4a5f      	ldr	r2, [pc, #380]	@ (800c4d4 <tcp_input+0x4b0>)
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800c35c:	69fb      	ldr	r3, [r7, #28]
 800c35e:	68db      	ldr	r3, [r3, #12]
 800c360:	69fa      	ldr	r2, [r7, #28]
 800c362:	429a      	cmp	r2, r3
 800c364:	d111      	bne.n	800c38a <tcp_input+0x366>
 800c366:	4b58      	ldr	r3, [pc, #352]	@ (800c4c8 <tcp_input+0x4a4>)
 800c368:	f240 1215 	movw	r2, #277	@ 0x115
 800c36c:	495a      	ldr	r1, [pc, #360]	@ (800c4d8 <tcp_input+0x4b4>)
 800c36e:	4858      	ldr	r0, [pc, #352]	@ (800c4d0 <tcp_input+0x4ac>)
 800c370:	f006 ff7c 	bl	801326c <iprintf>
      break;
 800c374:	e009      	b.n	800c38a <tcp_input+0x366>
    }
    prev = pcb;
 800c376:	69fb      	ldr	r3, [r7, #28]
 800c378:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c37a:	69fb      	ldr	r3, [r7, #28]
 800c37c:	68db      	ldr	r3, [r3, #12]
 800c37e:	61fb      	str	r3, [r7, #28]
 800c380:	69fb      	ldr	r3, [r7, #28]
 800c382:	2b00      	cmp	r3, #0
 800c384:	f47f af5e 	bne.w	800c244 <tcp_input+0x220>
 800c388:	e000      	b.n	800c38c <tcp_input+0x368>
      break;
 800c38a:	bf00      	nop
  }

  if (pcb == NULL) {
 800c38c:	69fb      	ldr	r3, [r7, #28]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	f040 80aa 	bne.w	800c4e8 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c394:	4b51      	ldr	r3, [pc, #324]	@ (800c4dc <tcp_input+0x4b8>)
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	61fb      	str	r3, [r7, #28]
 800c39a:	e03f      	b.n	800c41c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c39c:	69fb      	ldr	r3, [r7, #28]
 800c39e:	7d1b      	ldrb	r3, [r3, #20]
 800c3a0:	2b0a      	cmp	r3, #10
 800c3a2:	d006      	beq.n	800c3b2 <tcp_input+0x38e>
 800c3a4:	4b48      	ldr	r3, [pc, #288]	@ (800c4c8 <tcp_input+0x4a4>)
 800c3a6:	f240 121f 	movw	r2, #287	@ 0x11f
 800c3aa:	494d      	ldr	r1, [pc, #308]	@ (800c4e0 <tcp_input+0x4bc>)
 800c3ac:	4848      	ldr	r0, [pc, #288]	@ (800c4d0 <tcp_input+0x4ac>)
 800c3ae:	f006 ff5d 	bl	801326c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c3b2:	69fb      	ldr	r3, [r7, #28]
 800c3b4:	7a1b      	ldrb	r3, [r3, #8]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d009      	beq.n	800c3ce <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c3ba:	69fb      	ldr	r3, [r7, #28]
 800c3bc:	7a1a      	ldrb	r2, [r3, #8]
 800c3be:	4b41      	ldr	r3, [pc, #260]	@ (800c4c4 <tcp_input+0x4a0>)
 800c3c0:	685b      	ldr	r3, [r3, #4]
 800c3c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d122      	bne.n	800c414 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800c3ce:	69fb      	ldr	r3, [r7, #28]
 800c3d0:	8b1a      	ldrh	r2, [r3, #24]
 800c3d2:	4b3b      	ldr	r3, [pc, #236]	@ (800c4c0 <tcp_input+0x49c>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	881b      	ldrh	r3, [r3, #0]
 800c3d8:	b29b      	uxth	r3, r3
 800c3da:	429a      	cmp	r2, r3
 800c3dc:	d11b      	bne.n	800c416 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800c3de:	69fb      	ldr	r3, [r7, #28]
 800c3e0:	8ada      	ldrh	r2, [r3, #22]
 800c3e2:	4b37      	ldr	r3, [pc, #220]	@ (800c4c0 <tcp_input+0x49c>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	885b      	ldrh	r3, [r3, #2]
 800c3e8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d113      	bne.n	800c416 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c3ee:	69fb      	ldr	r3, [r7, #28]
 800c3f0:	685a      	ldr	r2, [r3, #4]
 800c3f2:	4b34      	ldr	r3, [pc, #208]	@ (800c4c4 <tcp_input+0x4a0>)
 800c3f4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d10d      	bne.n	800c416 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c3fa:	69fb      	ldr	r3, [r7, #28]
 800c3fc:	681a      	ldr	r2, [r3, #0]
 800c3fe:	4b31      	ldr	r3, [pc, #196]	@ (800c4c4 <tcp_input+0x4a0>)
 800c400:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c402:	429a      	cmp	r2, r3
 800c404:	d107      	bne.n	800c416 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800c406:	69f8      	ldr	r0, [r7, #28]
 800c408:	f000 fb56 	bl	800cab8 <tcp_timewait_input>
        }
        pbuf_free(p);
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	f7fd ff3d 	bl	800a28c <pbuf_free>
        return;
 800c412:	e1fd      	b.n	800c810 <tcp_input+0x7ec>
        continue;
 800c414:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c416:	69fb      	ldr	r3, [r7, #28]
 800c418:	68db      	ldr	r3, [r3, #12]
 800c41a:	61fb      	str	r3, [r7, #28]
 800c41c:	69fb      	ldr	r3, [r7, #28]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d1bc      	bne.n	800c39c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800c422:	2300      	movs	r3, #0
 800c424:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c426:	4b2f      	ldr	r3, [pc, #188]	@ (800c4e4 <tcp_input+0x4c0>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	617b      	str	r3, [r7, #20]
 800c42c:	e02a      	b.n	800c484 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800c42e:	697b      	ldr	r3, [r7, #20]
 800c430:	7a1b      	ldrb	r3, [r3, #8]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d00c      	beq.n	800c450 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	7a1a      	ldrb	r2, [r3, #8]
 800c43a:	4b22      	ldr	r3, [pc, #136]	@ (800c4c4 <tcp_input+0x4a0>)
 800c43c:	685b      	ldr	r3, [r3, #4]
 800c43e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c442:	3301      	adds	r3, #1
 800c444:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800c446:	429a      	cmp	r2, r3
 800c448:	d002      	beq.n	800c450 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	61bb      	str	r3, [r7, #24]
        continue;
 800c44e:	e016      	b.n	800c47e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	8ada      	ldrh	r2, [r3, #22]
 800c454:	4b1a      	ldr	r3, [pc, #104]	@ (800c4c0 <tcp_input+0x49c>)
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	885b      	ldrh	r3, [r3, #2]
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d10c      	bne.n	800c47a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800c460:	697b      	ldr	r3, [r7, #20]
 800c462:	681a      	ldr	r2, [r3, #0]
 800c464:	4b17      	ldr	r3, [pc, #92]	@ (800c4c4 <tcp_input+0x4a0>)
 800c466:	695b      	ldr	r3, [r3, #20]
 800c468:	429a      	cmp	r2, r3
 800c46a:	d00f      	beq.n	800c48c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800c46c:	697b      	ldr	r3, [r7, #20]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d00d      	beq.n	800c48e <tcp_input+0x46a>
 800c472:	697b      	ldr	r3, [r7, #20]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d009      	beq.n	800c48e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c47e:	697b      	ldr	r3, [r7, #20]
 800c480:	68db      	ldr	r3, [r3, #12]
 800c482:	617b      	str	r3, [r7, #20]
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d1d1      	bne.n	800c42e <tcp_input+0x40a>
 800c48a:	e000      	b.n	800c48e <tcp_input+0x46a>
            break;
 800c48c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800c48e:	697b      	ldr	r3, [r7, #20]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d029      	beq.n	800c4e8 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800c494:	69bb      	ldr	r3, [r7, #24]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d00a      	beq.n	800c4b0 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800c49a:	697b      	ldr	r3, [r7, #20]
 800c49c:	68da      	ldr	r2, [r3, #12]
 800c49e:	69bb      	ldr	r3, [r7, #24]
 800c4a0:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800c4a2:	4b10      	ldr	r3, [pc, #64]	@ (800c4e4 <tcp_input+0x4c0>)
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800c4aa:	4a0e      	ldr	r2, [pc, #56]	@ (800c4e4 <tcp_input+0x4c0>)
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800c4b0:	6978      	ldr	r0, [r7, #20]
 800c4b2:	f000 fa03 	bl	800c8bc <tcp_listen_input>
      }
      pbuf_free(p);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f7fd fee8 	bl	800a28c <pbuf_free>
      return;
 800c4bc:	e1a8      	b.n	800c810 <tcp_input+0x7ec>
 800c4be:	bf00      	nop
 800c4c0:	200089fc 	.word	0x200089fc
 800c4c4:	200056a4 	.word	0x200056a4
 800c4c8:	0801590c 	.word	0x0801590c
 800c4cc:	08015a38 	.word	0x08015a38
 800c4d0:	08015958 	.word	0x08015958
 800c4d4:	200089e0 	.word	0x200089e0
 800c4d8:	08015a64 	.word	0x08015a64
 800c4dc:	200089e4 	.word	0x200089e4
 800c4e0:	08015a90 	.word	0x08015a90
 800c4e4:	200089dc 	.word	0x200089dc
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800c4e8:	69fb      	ldr	r3, [r7, #28]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	f000 8158 	beq.w	800c7a0 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800c4f0:	4b95      	ldr	r3, [pc, #596]	@ (800c748 <tcp_input+0x724>)
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	891a      	ldrh	r2, [r3, #8]
 800c4fa:	4b93      	ldr	r3, [pc, #588]	@ (800c748 <tcp_input+0x724>)
 800c4fc:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800c4fe:	4a92      	ldr	r2, [pc, #584]	@ (800c748 <tcp_input+0x724>)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800c504:	4b91      	ldr	r3, [pc, #580]	@ (800c74c <tcp_input+0x728>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	4a8f      	ldr	r2, [pc, #572]	@ (800c748 <tcp_input+0x724>)
 800c50a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800c50c:	4b90      	ldr	r3, [pc, #576]	@ (800c750 <tcp_input+0x72c>)
 800c50e:	2200      	movs	r2, #0
 800c510:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800c512:	4b90      	ldr	r3, [pc, #576]	@ (800c754 <tcp_input+0x730>)
 800c514:	2200      	movs	r2, #0
 800c516:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800c518:	4b8f      	ldr	r3, [pc, #572]	@ (800c758 <tcp_input+0x734>)
 800c51a:	2200      	movs	r2, #0
 800c51c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800c51e:	4b8f      	ldr	r3, [pc, #572]	@ (800c75c <tcp_input+0x738>)
 800c520:	781b      	ldrb	r3, [r3, #0]
 800c522:	f003 0308 	and.w	r3, r3, #8
 800c526:	2b00      	cmp	r3, #0
 800c528:	d006      	beq.n	800c538 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	7b5b      	ldrb	r3, [r3, #13]
 800c52e:	f043 0301 	orr.w	r3, r3, #1
 800c532:	b2da      	uxtb	r2, r3
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800c538:	69fb      	ldr	r3, [r7, #28]
 800c53a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d017      	beq.n	800c570 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800c540:	69f8      	ldr	r0, [r7, #28]
 800c542:	f7ff f929 	bl	800b798 <tcp_process_refused_data>
 800c546:	4603      	mov	r3, r0
 800c548:	f113 0f0d 	cmn.w	r3, #13
 800c54c:	d007      	beq.n	800c55e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800c54e:	69fb      	ldr	r3, [r7, #28]
 800c550:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800c552:	2b00      	cmp	r3, #0
 800c554:	d00c      	beq.n	800c570 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800c556:	4b82      	ldr	r3, [pc, #520]	@ (800c760 <tcp_input+0x73c>)
 800c558:	881b      	ldrh	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d008      	beq.n	800c570 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800c55e:	69fb      	ldr	r3, [r7, #28]
 800c560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c562:	2b00      	cmp	r3, #0
 800c564:	f040 80e3 	bne.w	800c72e <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800c568:	69f8      	ldr	r0, [r7, #28]
 800c56a:	f003 f9a7 	bl	800f8bc <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800c56e:	e0de      	b.n	800c72e <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800c570:	4a7c      	ldr	r2, [pc, #496]	@ (800c764 <tcp_input+0x740>)
 800c572:	69fb      	ldr	r3, [r7, #28]
 800c574:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800c576:	69f8      	ldr	r0, [r7, #28]
 800c578:	f000 fb18 	bl	800cbac <tcp_process>
 800c57c:	4603      	mov	r3, r0
 800c57e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800c580:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c584:	f113 0f0d 	cmn.w	r3, #13
 800c588:	f000 80d3 	beq.w	800c732 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800c58c:	4b71      	ldr	r3, [pc, #452]	@ (800c754 <tcp_input+0x730>)
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	f003 0308 	and.w	r3, r3, #8
 800c594:	2b00      	cmp	r3, #0
 800c596:	d015      	beq.n	800c5c4 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800c598:	69fb      	ldr	r3, [r7, #28]
 800c59a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d008      	beq.n	800c5b4 <tcp_input+0x590>
 800c5a2:	69fb      	ldr	r3, [r7, #28]
 800c5a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5a8:	69fa      	ldr	r2, [r7, #28]
 800c5aa:	6912      	ldr	r2, [r2, #16]
 800c5ac:	f06f 010d 	mvn.w	r1, #13
 800c5b0:	4610      	mov	r0, r2
 800c5b2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800c5b4:	69f9      	ldr	r1, [r7, #28]
 800c5b6:	486c      	ldr	r0, [pc, #432]	@ (800c768 <tcp_input+0x744>)
 800c5b8:	f7ff fbbc 	bl	800bd34 <tcp_pcb_remove>
        tcp_free(pcb);
 800c5bc:	69f8      	ldr	r0, [r7, #28]
 800c5be:	f7fe f9a7 	bl	800a910 <tcp_free>
 800c5c2:	e0da      	b.n	800c77a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800c5c8:	4b63      	ldr	r3, [pc, #396]	@ (800c758 <tcp_input+0x734>)
 800c5ca:	881b      	ldrh	r3, [r3, #0]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d01d      	beq.n	800c60c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800c5d0:	4b61      	ldr	r3, [pc, #388]	@ (800c758 <tcp_input+0x734>)
 800c5d2:	881b      	ldrh	r3, [r3, #0]
 800c5d4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800c5d6:	69fb      	ldr	r3, [r7, #28]
 800c5d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d00a      	beq.n	800c5f6 <tcp_input+0x5d2>
 800c5e0:	69fb      	ldr	r3, [r7, #28]
 800c5e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5e6:	69fa      	ldr	r2, [r7, #28]
 800c5e8:	6910      	ldr	r0, [r2, #16]
 800c5ea:	89fa      	ldrh	r2, [r7, #14]
 800c5ec:	69f9      	ldr	r1, [r7, #28]
 800c5ee:	4798      	blx	r3
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	74fb      	strb	r3, [r7, #19]
 800c5f4:	e001      	b.n	800c5fa <tcp_input+0x5d6>
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800c5fa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c5fe:	f113 0f0d 	cmn.w	r3, #13
 800c602:	f000 8098 	beq.w	800c736 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800c606:	4b54      	ldr	r3, [pc, #336]	@ (800c758 <tcp_input+0x734>)
 800c608:	2200      	movs	r2, #0
 800c60a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800c60c:	69f8      	ldr	r0, [r7, #28]
 800c60e:	f000 f915 	bl	800c83c <tcp_input_delayed_close>
 800c612:	4603      	mov	r3, r0
 800c614:	2b00      	cmp	r3, #0
 800c616:	f040 8090 	bne.w	800c73a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800c61a:	4b4d      	ldr	r3, [pc, #308]	@ (800c750 <tcp_input+0x72c>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d041      	beq.n	800c6a6 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800c622:	69fb      	ldr	r3, [r7, #28]
 800c624:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c626:	2b00      	cmp	r3, #0
 800c628:	d006      	beq.n	800c638 <tcp_input+0x614>
 800c62a:	4b50      	ldr	r3, [pc, #320]	@ (800c76c <tcp_input+0x748>)
 800c62c:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800c630:	494f      	ldr	r1, [pc, #316]	@ (800c770 <tcp_input+0x74c>)
 800c632:	4850      	ldr	r0, [pc, #320]	@ (800c774 <tcp_input+0x750>)
 800c634:	f006 fe1a 	bl	801326c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800c638:	69fb      	ldr	r3, [r7, #28]
 800c63a:	8b5b      	ldrh	r3, [r3, #26]
 800c63c:	f003 0310 	and.w	r3, r3, #16
 800c640:	2b00      	cmp	r3, #0
 800c642:	d008      	beq.n	800c656 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800c644:	4b42      	ldr	r3, [pc, #264]	@ (800c750 <tcp_input+0x72c>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	4618      	mov	r0, r3
 800c64a:	f7fd fe1f 	bl	800a28c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800c64e:	69f8      	ldr	r0, [r7, #28]
 800c650:	f7fe fc46 	bl	800aee0 <tcp_abort>
            goto aborted;
 800c654:	e091      	b.n	800c77a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800c656:	69fb      	ldr	r3, [r7, #28]
 800c658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d00c      	beq.n	800c67a <tcp_input+0x656>
 800c660:	69fb      	ldr	r3, [r7, #28]
 800c662:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800c666:	69fb      	ldr	r3, [r7, #28]
 800c668:	6918      	ldr	r0, [r3, #16]
 800c66a:	4b39      	ldr	r3, [pc, #228]	@ (800c750 <tcp_input+0x72c>)
 800c66c:	681a      	ldr	r2, [r3, #0]
 800c66e:	2300      	movs	r3, #0
 800c670:	69f9      	ldr	r1, [r7, #28]
 800c672:	47a0      	blx	r4
 800c674:	4603      	mov	r3, r0
 800c676:	74fb      	strb	r3, [r7, #19]
 800c678:	e008      	b.n	800c68c <tcp_input+0x668>
 800c67a:	4b35      	ldr	r3, [pc, #212]	@ (800c750 <tcp_input+0x72c>)
 800c67c:	681a      	ldr	r2, [r3, #0]
 800c67e:	2300      	movs	r3, #0
 800c680:	69f9      	ldr	r1, [r7, #28]
 800c682:	2000      	movs	r0, #0
 800c684:	f7ff f95e 	bl	800b944 <tcp_recv_null>
 800c688:	4603      	mov	r3, r0
 800c68a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800c68c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c690:	f113 0f0d 	cmn.w	r3, #13
 800c694:	d053      	beq.n	800c73e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800c696:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d003      	beq.n	800c6a6 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800c69e:	4b2c      	ldr	r3, [pc, #176]	@ (800c750 <tcp_input+0x72c>)
 800c6a0:	681a      	ldr	r2, [r3, #0]
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800c6a6:	4b2b      	ldr	r3, [pc, #172]	@ (800c754 <tcp_input+0x730>)
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	f003 0320 	and.w	r3, r3, #32
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d030      	beq.n	800c714 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800c6b2:	69fb      	ldr	r3, [r7, #28]
 800c6b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d009      	beq.n	800c6ce <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800c6ba:	69fb      	ldr	r3, [r7, #28]
 800c6bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c6be:	7b5a      	ldrb	r2, [r3, #13]
 800c6c0:	69fb      	ldr	r3, [r7, #28]
 800c6c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c6c4:	f042 0220 	orr.w	r2, r2, #32
 800c6c8:	b2d2      	uxtb	r2, r2
 800c6ca:	735a      	strb	r2, [r3, #13]
 800c6cc:	e022      	b.n	800c714 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800c6ce:	69fb      	ldr	r3, [r7, #28]
 800c6d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c6d2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800c6d6:	d005      	beq.n	800c6e4 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800c6d8:	69fb      	ldr	r3, [r7, #28]
 800c6da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c6dc:	3301      	adds	r3, #1
 800c6de:	b29a      	uxth	r2, r3
 800c6e0:	69fb      	ldr	r3, [r7, #28]
 800c6e2:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d00b      	beq.n	800c706 <tcp_input+0x6e2>
 800c6ee:	69fb      	ldr	r3, [r7, #28]
 800c6f0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800c6f4:	69fb      	ldr	r3, [r7, #28]
 800c6f6:	6918      	ldr	r0, [r3, #16]
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	69f9      	ldr	r1, [r7, #28]
 800c6fe:	47a0      	blx	r4
 800c700:	4603      	mov	r3, r0
 800c702:	74fb      	strb	r3, [r7, #19]
 800c704:	e001      	b.n	800c70a <tcp_input+0x6e6>
 800c706:	2300      	movs	r3, #0
 800c708:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800c70a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c70e:	f113 0f0d 	cmn.w	r3, #13
 800c712:	d016      	beq.n	800c742 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800c714:	4b13      	ldr	r3, [pc, #76]	@ (800c764 <tcp_input+0x740>)
 800c716:	2200      	movs	r2, #0
 800c718:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800c71a:	69f8      	ldr	r0, [r7, #28]
 800c71c:	f000 f88e 	bl	800c83c <tcp_input_delayed_close>
 800c720:	4603      	mov	r3, r0
 800c722:	2b00      	cmp	r3, #0
 800c724:	d128      	bne.n	800c778 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800c726:	69f8      	ldr	r0, [r7, #28]
 800c728:	f002 fac2 	bl	800ecb0 <tcp_output>
 800c72c:	e025      	b.n	800c77a <tcp_input+0x756>
        goto aborted;
 800c72e:	bf00      	nop
 800c730:	e023      	b.n	800c77a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800c732:	bf00      	nop
 800c734:	e021      	b.n	800c77a <tcp_input+0x756>
              goto aborted;
 800c736:	bf00      	nop
 800c738:	e01f      	b.n	800c77a <tcp_input+0x756>
          goto aborted;
 800c73a:	bf00      	nop
 800c73c:	e01d      	b.n	800c77a <tcp_input+0x756>
            goto aborted;
 800c73e:	bf00      	nop
 800c740:	e01b      	b.n	800c77a <tcp_input+0x756>
              goto aborted;
 800c742:	bf00      	nop
 800c744:	e019      	b.n	800c77a <tcp_input+0x756>
 800c746:	bf00      	nop
 800c748:	200089ec 	.word	0x200089ec
 800c74c:	200089fc 	.word	0x200089fc
 800c750:	20008a1c 	.word	0x20008a1c
 800c754:	20008a19 	.word	0x20008a19
 800c758:	20008a14 	.word	0x20008a14
 800c75c:	20008a18 	.word	0x20008a18
 800c760:	20008a16 	.word	0x20008a16
 800c764:	20008a20 	.word	0x20008a20
 800c768:	200089e0 	.word	0x200089e0
 800c76c:	0801590c 	.word	0x0801590c
 800c770:	08015ac0 	.word	0x08015ac0
 800c774:	08015958 	.word	0x08015958
          goto aborted;
 800c778:	bf00      	nop
    tcp_input_pcb = NULL;
 800c77a:	4b27      	ldr	r3, [pc, #156]	@ (800c818 <tcp_input+0x7f4>)
 800c77c:	2200      	movs	r2, #0
 800c77e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800c780:	4b26      	ldr	r3, [pc, #152]	@ (800c81c <tcp_input+0x7f8>)
 800c782:	2200      	movs	r2, #0
 800c784:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800c786:	4b26      	ldr	r3, [pc, #152]	@ (800c820 <tcp_input+0x7fc>)
 800c788:	685b      	ldr	r3, [r3, #4]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d03f      	beq.n	800c80e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800c78e:	4b24      	ldr	r3, [pc, #144]	@ (800c820 <tcp_input+0x7fc>)
 800c790:	685b      	ldr	r3, [r3, #4]
 800c792:	4618      	mov	r0, r3
 800c794:	f7fd fd7a 	bl	800a28c <pbuf_free>
      inseg.p = NULL;
 800c798:	4b21      	ldr	r3, [pc, #132]	@ (800c820 <tcp_input+0x7fc>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800c79e:	e036      	b.n	800c80e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800c7a0:	4b20      	ldr	r3, [pc, #128]	@ (800c824 <tcp_input+0x800>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	899b      	ldrh	r3, [r3, #12]
 800c7a6:	b29b      	uxth	r3, r3
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7fc fa11 	bl	8008bd0 <lwip_htons>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	f003 0304 	and.w	r3, r3, #4
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d118      	bne.n	800c7ec <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800c7ba:	4b1b      	ldr	r3, [pc, #108]	@ (800c828 <tcp_input+0x804>)
 800c7bc:	6819      	ldr	r1, [r3, #0]
 800c7be:	4b1b      	ldr	r3, [pc, #108]	@ (800c82c <tcp_input+0x808>)
 800c7c0:	881b      	ldrh	r3, [r3, #0]
 800c7c2:	461a      	mov	r2, r3
 800c7c4:	4b1a      	ldr	r3, [pc, #104]	@ (800c830 <tcp_input+0x80c>)
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800c7ca:	4b16      	ldr	r3, [pc, #88]	@ (800c824 <tcp_input+0x800>)
 800c7cc:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800c7ce:	885b      	ldrh	r3, [r3, #2]
 800c7d0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800c7d2:	4a14      	ldr	r2, [pc, #80]	@ (800c824 <tcp_input+0x800>)
 800c7d4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800c7d6:	8812      	ldrh	r2, [r2, #0]
 800c7d8:	b292      	uxth	r2, r2
 800c7da:	9202      	str	r2, [sp, #8]
 800c7dc:	9301      	str	r3, [sp, #4]
 800c7de:	4b15      	ldr	r3, [pc, #84]	@ (800c834 <tcp_input+0x810>)
 800c7e0:	9300      	str	r3, [sp, #0]
 800c7e2:	4b15      	ldr	r3, [pc, #84]	@ (800c838 <tcp_input+0x814>)
 800c7e4:	4602      	mov	r2, r0
 800c7e6:	2000      	movs	r0, #0
 800c7e8:	f003 f816 	bl	800f818 <tcp_rst>
    pbuf_free(p);
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f7fd fd4d 	bl	800a28c <pbuf_free>
  return;
 800c7f2:	e00c      	b.n	800c80e <tcp_input+0x7ea>
    goto dropped;
 800c7f4:	bf00      	nop
 800c7f6:	e006      	b.n	800c806 <tcp_input+0x7e2>
    goto dropped;
 800c7f8:	bf00      	nop
 800c7fa:	e004      	b.n	800c806 <tcp_input+0x7e2>
    goto dropped;
 800c7fc:	bf00      	nop
 800c7fe:	e002      	b.n	800c806 <tcp_input+0x7e2>
      goto dropped;
 800c800:	bf00      	nop
 800c802:	e000      	b.n	800c806 <tcp_input+0x7e2>
      goto dropped;
 800c804:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f7fd fd40 	bl	800a28c <pbuf_free>
 800c80c:	e000      	b.n	800c810 <tcp_input+0x7ec>
  return;
 800c80e:	bf00      	nop
}
 800c810:	3724      	adds	r7, #36	@ 0x24
 800c812:	46bd      	mov	sp, r7
 800c814:	bd90      	pop	{r4, r7, pc}
 800c816:	bf00      	nop
 800c818:	20008a20 	.word	0x20008a20
 800c81c:	20008a1c 	.word	0x20008a1c
 800c820:	200089ec 	.word	0x200089ec
 800c824:	200089fc 	.word	0x200089fc
 800c828:	20008a10 	.word	0x20008a10
 800c82c:	20008a16 	.word	0x20008a16
 800c830:	20008a0c 	.word	0x20008a0c
 800c834:	200056b4 	.word	0x200056b4
 800c838:	200056b8 	.word	0x200056b8

0800c83c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b082      	sub	sp, #8
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d106      	bne.n	800c858 <tcp_input_delayed_close+0x1c>
 800c84a:	4b17      	ldr	r3, [pc, #92]	@ (800c8a8 <tcp_input_delayed_close+0x6c>)
 800c84c:	f240 225a 	movw	r2, #602	@ 0x25a
 800c850:	4916      	ldr	r1, [pc, #88]	@ (800c8ac <tcp_input_delayed_close+0x70>)
 800c852:	4817      	ldr	r0, [pc, #92]	@ (800c8b0 <tcp_input_delayed_close+0x74>)
 800c854:	f006 fd0a 	bl	801326c <iprintf>

  if (recv_flags & TF_CLOSED) {
 800c858:	4b16      	ldr	r3, [pc, #88]	@ (800c8b4 <tcp_input_delayed_close+0x78>)
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	f003 0310 	and.w	r3, r3, #16
 800c860:	2b00      	cmp	r3, #0
 800c862:	d01c      	beq.n	800c89e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	8b5b      	ldrh	r3, [r3, #26]
 800c868:	f003 0310 	and.w	r3, r3, #16
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d10d      	bne.n	800c88c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c876:	2b00      	cmp	r3, #0
 800c878:	d008      	beq.n	800c88c <tcp_input_delayed_close+0x50>
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c880:	687a      	ldr	r2, [r7, #4]
 800c882:	6912      	ldr	r2, [r2, #16]
 800c884:	f06f 010e 	mvn.w	r1, #14
 800c888:	4610      	mov	r0, r2
 800c88a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800c88c:	6879      	ldr	r1, [r7, #4]
 800c88e:	480a      	ldr	r0, [pc, #40]	@ (800c8b8 <tcp_input_delayed_close+0x7c>)
 800c890:	f7ff fa50 	bl	800bd34 <tcp_pcb_remove>
    tcp_free(pcb);
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f7fe f83b 	bl	800a910 <tcp_free>
    return 1;
 800c89a:	2301      	movs	r3, #1
 800c89c:	e000      	b.n	800c8a0 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800c89e:	2300      	movs	r3, #0
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3708      	adds	r7, #8
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}
 800c8a8:	0801590c 	.word	0x0801590c
 800c8ac:	08015adc 	.word	0x08015adc
 800c8b0:	08015958 	.word	0x08015958
 800c8b4:	20008a19 	.word	0x20008a19
 800c8b8:	200089e0 	.word	0x200089e0

0800c8bc <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800c8bc:	b590      	push	{r4, r7, lr}
 800c8be:	b08b      	sub	sp, #44	@ 0x2c
 800c8c0:	af04      	add	r7, sp, #16
 800c8c2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800c8c4:	4b6f      	ldr	r3, [pc, #444]	@ (800ca84 <tcp_listen_input+0x1c8>)
 800c8c6:	781b      	ldrb	r3, [r3, #0]
 800c8c8:	f003 0304 	and.w	r3, r3, #4
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	f040 80d2 	bne.w	800ca76 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d106      	bne.n	800c8e6 <tcp_listen_input+0x2a>
 800c8d8:	4b6b      	ldr	r3, [pc, #428]	@ (800ca88 <tcp_listen_input+0x1cc>)
 800c8da:	f240 2281 	movw	r2, #641	@ 0x281
 800c8de:	496b      	ldr	r1, [pc, #428]	@ (800ca8c <tcp_listen_input+0x1d0>)
 800c8e0:	486b      	ldr	r0, [pc, #428]	@ (800ca90 <tcp_listen_input+0x1d4>)
 800c8e2:	f006 fcc3 	bl	801326c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800c8e6:	4b67      	ldr	r3, [pc, #412]	@ (800ca84 <tcp_listen_input+0x1c8>)
 800c8e8:	781b      	ldrb	r3, [r3, #0]
 800c8ea:	f003 0310 	and.w	r3, r3, #16
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d019      	beq.n	800c926 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800c8f2:	4b68      	ldr	r3, [pc, #416]	@ (800ca94 <tcp_listen_input+0x1d8>)
 800c8f4:	6819      	ldr	r1, [r3, #0]
 800c8f6:	4b68      	ldr	r3, [pc, #416]	@ (800ca98 <tcp_listen_input+0x1dc>)
 800c8f8:	881b      	ldrh	r3, [r3, #0]
 800c8fa:	461a      	mov	r2, r3
 800c8fc:	4b67      	ldr	r3, [pc, #412]	@ (800ca9c <tcp_listen_input+0x1e0>)
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800c902:	4b67      	ldr	r3, [pc, #412]	@ (800caa0 <tcp_listen_input+0x1e4>)
 800c904:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800c906:	885b      	ldrh	r3, [r3, #2]
 800c908:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800c90a:	4a65      	ldr	r2, [pc, #404]	@ (800caa0 <tcp_listen_input+0x1e4>)
 800c90c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800c90e:	8812      	ldrh	r2, [r2, #0]
 800c910:	b292      	uxth	r2, r2
 800c912:	9202      	str	r2, [sp, #8]
 800c914:	9301      	str	r3, [sp, #4]
 800c916:	4b63      	ldr	r3, [pc, #396]	@ (800caa4 <tcp_listen_input+0x1e8>)
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	4b63      	ldr	r3, [pc, #396]	@ (800caa8 <tcp_listen_input+0x1ec>)
 800c91c:	4602      	mov	r2, r0
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f002 ff7a 	bl	800f818 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800c924:	e0a9      	b.n	800ca7a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800c926:	4b57      	ldr	r3, [pc, #348]	@ (800ca84 <tcp_listen_input+0x1c8>)
 800c928:	781b      	ldrb	r3, [r3, #0]
 800c92a:	f003 0302 	and.w	r3, r3, #2
 800c92e:	2b00      	cmp	r3, #0
 800c930:	f000 80a3 	beq.w	800ca7a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	7d5b      	ldrb	r3, [r3, #21]
 800c938:	4618      	mov	r0, r3
 800c93a:	f7ff f927 	bl	800bb8c <tcp_alloc>
 800c93e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d111      	bne.n	800c96a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	699b      	ldr	r3, [r3, #24]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d00a      	beq.n	800c964 <tcp_listen_input+0xa8>
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	699b      	ldr	r3, [r3, #24]
 800c952:	687a      	ldr	r2, [r7, #4]
 800c954:	6910      	ldr	r0, [r2, #16]
 800c956:	f04f 32ff 	mov.w	r2, #4294967295
 800c95a:	2100      	movs	r1, #0
 800c95c:	4798      	blx	r3
 800c95e:	4603      	mov	r3, r0
 800c960:	73bb      	strb	r3, [r7, #14]
      return;
 800c962:	e08b      	b.n	800ca7c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800c964:	23f0      	movs	r3, #240	@ 0xf0
 800c966:	73bb      	strb	r3, [r7, #14]
      return;
 800c968:	e088      	b.n	800ca7c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800c96a:	4b50      	ldr	r3, [pc, #320]	@ (800caac <tcp_listen_input+0x1f0>)
 800c96c:	695a      	ldr	r2, [r3, #20]
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800c972:	4b4e      	ldr	r3, [pc, #312]	@ (800caac <tcp_listen_input+0x1f0>)
 800c974:	691a      	ldr	r2, [r3, #16]
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	8ada      	ldrh	r2, [r3, #22]
 800c97e:	697b      	ldr	r3, [r7, #20]
 800c980:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800c982:	4b47      	ldr	r3, [pc, #284]	@ (800caa0 <tcp_listen_input+0x1e4>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	881b      	ldrh	r3, [r3, #0]
 800c988:	b29a      	uxth	r2, r3
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	2203      	movs	r2, #3
 800c992:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800c994:	4b41      	ldr	r3, [pc, #260]	@ (800ca9c <tcp_listen_input+0x1e0>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	1c5a      	adds	r2, r3, #1
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800c99e:	697b      	ldr	r3, [r7, #20]
 800c9a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800c9a6:	6978      	ldr	r0, [r7, #20]
 800c9a8:	f7ff fa58 	bl	800be5c <tcp_next_iss>
 800c9ac:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	693a      	ldr	r2, [r7, #16]
 800c9b2:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	693a      	ldr	r2, [r7, #16]
 800c9b8:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	693a      	ldr	r2, [r7, #16]
 800c9be:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	693a      	ldr	r2, [r7, #16]
 800c9c4:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800c9c6:	4b35      	ldr	r3, [pc, #212]	@ (800ca9c <tcp_listen_input+0x1e0>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	1e5a      	subs	r2, r3, #1
 800c9cc:	697b      	ldr	r3, [r7, #20]
 800c9ce:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	691a      	ldr	r2, [r3, #16]
 800c9d4:	697b      	ldr	r3, [r7, #20]
 800c9d6:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	7a5b      	ldrb	r3, [r3, #9]
 800c9e2:	f003 030c 	and.w	r3, r3, #12
 800c9e6:	b2da      	uxtb	r2, r3
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	7a1a      	ldrb	r2, [r3, #8]
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800c9f4:	4b2e      	ldr	r3, [pc, #184]	@ (800cab0 <tcp_listen_input+0x1f4>)
 800c9f6:	681a      	ldr	r2, [r3, #0]
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	60da      	str	r2, [r3, #12]
 800c9fc:	4a2c      	ldr	r2, [pc, #176]	@ (800cab0 <tcp_listen_input+0x1f4>)
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	6013      	str	r3, [r2, #0]
 800ca02:	f003 f8cb 	bl	800fb9c <tcp_timer_needed>
 800ca06:	4b2b      	ldr	r3, [pc, #172]	@ (800cab4 <tcp_listen_input+0x1f8>)
 800ca08:	2201      	movs	r2, #1
 800ca0a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800ca0c:	6978      	ldr	r0, [r7, #20]
 800ca0e:	f001 fd8b 	bl	800e528 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800ca12:	4b23      	ldr	r3, [pc, #140]	@ (800caa0 <tcp_listen_input+0x1e4>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	89db      	ldrh	r3, [r3, #14]
 800ca18:	b29a      	uxth	r2, r3
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	3304      	adds	r3, #4
 800ca34:	4618      	mov	r0, r3
 800ca36:	f004 ffdf 	bl	80119f8 <ip4_route>
 800ca3a:	4601      	mov	r1, r0
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	3304      	adds	r3, #4
 800ca40:	461a      	mov	r2, r3
 800ca42:	4620      	mov	r0, r4
 800ca44:	f7ff fa30 	bl	800bea8 <tcp_eff_send_mss_netif>
 800ca48:	4603      	mov	r3, r0
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	697b      	ldr	r3, [r7, #20]
 800ca4e:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800ca50:	2112      	movs	r1, #18
 800ca52:	6978      	ldr	r0, [r7, #20]
 800ca54:	f002 f83e 	bl	800ead4 <tcp_enqueue_flags>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800ca5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d004      	beq.n	800ca6e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ca64:	2100      	movs	r1, #0
 800ca66:	6978      	ldr	r0, [r7, #20]
 800ca68:	f7fe f97c 	bl	800ad64 <tcp_abandon>
      return;
 800ca6c:	e006      	b.n	800ca7c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800ca6e:	6978      	ldr	r0, [r7, #20]
 800ca70:	f002 f91e 	bl	800ecb0 <tcp_output>
  return;
 800ca74:	e001      	b.n	800ca7a <tcp_listen_input+0x1be>
    return;
 800ca76:	bf00      	nop
 800ca78:	e000      	b.n	800ca7c <tcp_listen_input+0x1c0>
  return;
 800ca7a:	bf00      	nop
}
 800ca7c:	371c      	adds	r7, #28
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd90      	pop	{r4, r7, pc}
 800ca82:	bf00      	nop
 800ca84:	20008a18 	.word	0x20008a18
 800ca88:	0801590c 	.word	0x0801590c
 800ca8c:	08015b04 	.word	0x08015b04
 800ca90:	08015958 	.word	0x08015958
 800ca94:	20008a10 	.word	0x20008a10
 800ca98:	20008a16 	.word	0x20008a16
 800ca9c:	20008a0c 	.word	0x20008a0c
 800caa0:	200089fc 	.word	0x200089fc
 800caa4:	200056b4 	.word	0x200056b4
 800caa8:	200056b8 	.word	0x200056b8
 800caac:	200056a4 	.word	0x200056a4
 800cab0:	200089e0 	.word	0x200089e0
 800cab4:	200089e8 	.word	0x200089e8

0800cab8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b086      	sub	sp, #24
 800cabc:	af04      	add	r7, sp, #16
 800cabe:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800cac0:	4b2f      	ldr	r3, [pc, #188]	@ (800cb80 <tcp_timewait_input+0xc8>)
 800cac2:	781b      	ldrb	r3, [r3, #0]
 800cac4:	f003 0304 	and.w	r3, r3, #4
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d153      	bne.n	800cb74 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d106      	bne.n	800cae0 <tcp_timewait_input+0x28>
 800cad2:	4b2c      	ldr	r3, [pc, #176]	@ (800cb84 <tcp_timewait_input+0xcc>)
 800cad4:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800cad8:	492b      	ldr	r1, [pc, #172]	@ (800cb88 <tcp_timewait_input+0xd0>)
 800cada:	482c      	ldr	r0, [pc, #176]	@ (800cb8c <tcp_timewait_input+0xd4>)
 800cadc:	f006 fbc6 	bl	801326c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800cae0:	4b27      	ldr	r3, [pc, #156]	@ (800cb80 <tcp_timewait_input+0xc8>)
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	f003 0302 	and.w	r3, r3, #2
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d02a      	beq.n	800cb42 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800caec:	4b28      	ldr	r3, [pc, #160]	@ (800cb90 <tcp_timewait_input+0xd8>)
 800caee:	681a      	ldr	r2, [r3, #0]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caf4:	1ad3      	subs	r3, r2, r3
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	db2d      	blt.n	800cb56 <tcp_timewait_input+0x9e>
 800cafa:	4b25      	ldr	r3, [pc, #148]	@ (800cb90 <tcp_timewait_input+0xd8>)
 800cafc:	681a      	ldr	r2, [r3, #0]
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb02:	6879      	ldr	r1, [r7, #4]
 800cb04:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800cb06:	440b      	add	r3, r1
 800cb08:	1ad3      	subs	r3, r2, r3
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	dc23      	bgt.n	800cb56 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cb0e:	4b21      	ldr	r3, [pc, #132]	@ (800cb94 <tcp_timewait_input+0xdc>)
 800cb10:	6819      	ldr	r1, [r3, #0]
 800cb12:	4b21      	ldr	r3, [pc, #132]	@ (800cb98 <tcp_timewait_input+0xe0>)
 800cb14:	881b      	ldrh	r3, [r3, #0]
 800cb16:	461a      	mov	r2, r3
 800cb18:	4b1d      	ldr	r3, [pc, #116]	@ (800cb90 <tcp_timewait_input+0xd8>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cb1e:	4b1f      	ldr	r3, [pc, #124]	@ (800cb9c <tcp_timewait_input+0xe4>)
 800cb20:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cb22:	885b      	ldrh	r3, [r3, #2]
 800cb24:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cb26:	4a1d      	ldr	r2, [pc, #116]	@ (800cb9c <tcp_timewait_input+0xe4>)
 800cb28:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cb2a:	8812      	ldrh	r2, [r2, #0]
 800cb2c:	b292      	uxth	r2, r2
 800cb2e:	9202      	str	r2, [sp, #8]
 800cb30:	9301      	str	r3, [sp, #4]
 800cb32:	4b1b      	ldr	r3, [pc, #108]	@ (800cba0 <tcp_timewait_input+0xe8>)
 800cb34:	9300      	str	r3, [sp, #0]
 800cb36:	4b1b      	ldr	r3, [pc, #108]	@ (800cba4 <tcp_timewait_input+0xec>)
 800cb38:	4602      	mov	r2, r0
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f002 fe6c 	bl	800f818 <tcp_rst>
      return;
 800cb40:	e01b      	b.n	800cb7a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800cb42:	4b0f      	ldr	r3, [pc, #60]	@ (800cb80 <tcp_timewait_input+0xc8>)
 800cb44:	781b      	ldrb	r3, [r3, #0]
 800cb46:	f003 0301 	and.w	r3, r3, #1
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d003      	beq.n	800cb56 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800cb4e:	4b16      	ldr	r3, [pc, #88]	@ (800cba8 <tcp_timewait_input+0xf0>)
 800cb50:	681a      	ldr	r2, [r3, #0]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800cb56:	4b10      	ldr	r3, [pc, #64]	@ (800cb98 <tcp_timewait_input+0xe0>)
 800cb58:	881b      	ldrh	r3, [r3, #0]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d00c      	beq.n	800cb78 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	8b5b      	ldrh	r3, [r3, #26]
 800cb62:	f043 0302 	orr.w	r3, r3, #2
 800cb66:	b29a      	uxth	r2, r3
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f002 f89f 	bl	800ecb0 <tcp_output>
  }
  return;
 800cb72:	e001      	b.n	800cb78 <tcp_timewait_input+0xc0>
    return;
 800cb74:	bf00      	nop
 800cb76:	e000      	b.n	800cb7a <tcp_timewait_input+0xc2>
  return;
 800cb78:	bf00      	nop
}
 800cb7a:	3708      	adds	r7, #8
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	bd80      	pop	{r7, pc}
 800cb80:	20008a18 	.word	0x20008a18
 800cb84:	0801590c 	.word	0x0801590c
 800cb88:	08015b24 	.word	0x08015b24
 800cb8c:	08015958 	.word	0x08015958
 800cb90:	20008a0c 	.word	0x20008a0c
 800cb94:	20008a10 	.word	0x20008a10
 800cb98:	20008a16 	.word	0x20008a16
 800cb9c:	200089fc 	.word	0x200089fc
 800cba0:	200056b4 	.word	0x200056b4
 800cba4:	200056b8 	.word	0x200056b8
 800cba8:	200089d4 	.word	0x200089d4

0800cbac <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800cbac:	b590      	push	{r4, r7, lr}
 800cbae:	b08d      	sub	sp, #52	@ 0x34
 800cbb0:	af04      	add	r7, sp, #16
 800cbb2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800cbb8:	2300      	movs	r3, #0
 800cbba:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d106      	bne.n	800cbd0 <tcp_process+0x24>
 800cbc2:	4b9d      	ldr	r3, [pc, #628]	@ (800ce38 <tcp_process+0x28c>)
 800cbc4:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800cbc8:	499c      	ldr	r1, [pc, #624]	@ (800ce3c <tcp_process+0x290>)
 800cbca:	489d      	ldr	r0, [pc, #628]	@ (800ce40 <tcp_process+0x294>)
 800cbcc:	f006 fb4e 	bl	801326c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800cbd0:	4b9c      	ldr	r3, [pc, #624]	@ (800ce44 <tcp_process+0x298>)
 800cbd2:	781b      	ldrb	r3, [r3, #0]
 800cbd4:	f003 0304 	and.w	r3, r3, #4
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d04e      	beq.n	800cc7a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	7d1b      	ldrb	r3, [r3, #20]
 800cbe0:	2b02      	cmp	r3, #2
 800cbe2:	d108      	bne.n	800cbf6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cbe8:	4b97      	ldr	r3, [pc, #604]	@ (800ce48 <tcp_process+0x29c>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	429a      	cmp	r2, r3
 800cbee:	d123      	bne.n	800cc38 <tcp_process+0x8c>
        acceptable = 1;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	76fb      	strb	r3, [r7, #27]
 800cbf4:	e020      	b.n	800cc38 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cbfa:	4b94      	ldr	r3, [pc, #592]	@ (800ce4c <tcp_process+0x2a0>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	429a      	cmp	r2, r3
 800cc00:	d102      	bne.n	800cc08 <tcp_process+0x5c>
        acceptable = 1;
 800cc02:	2301      	movs	r3, #1
 800cc04:	76fb      	strb	r3, [r7, #27]
 800cc06:	e017      	b.n	800cc38 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800cc08:	4b90      	ldr	r3, [pc, #576]	@ (800ce4c <tcp_process+0x2a0>)
 800cc0a:	681a      	ldr	r2, [r3, #0]
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc10:	1ad3      	subs	r3, r2, r3
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	db10      	blt.n	800cc38 <tcp_process+0x8c>
 800cc16:	4b8d      	ldr	r3, [pc, #564]	@ (800ce4c <tcp_process+0x2a0>)
 800cc18:	681a      	ldr	r2, [r3, #0]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc1e:	6879      	ldr	r1, [r7, #4]
 800cc20:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800cc22:	440b      	add	r3, r1
 800cc24:	1ad3      	subs	r3, r2, r3
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	dc06      	bgt.n	800cc38 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	8b5b      	ldrh	r3, [r3, #26]
 800cc2e:	f043 0302 	orr.w	r3, r3, #2
 800cc32:	b29a      	uxth	r2, r3
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800cc38:	7efb      	ldrb	r3, [r7, #27]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d01b      	beq.n	800cc76 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	7d1b      	ldrb	r3, [r3, #20]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d106      	bne.n	800cc54 <tcp_process+0xa8>
 800cc46:	4b7c      	ldr	r3, [pc, #496]	@ (800ce38 <tcp_process+0x28c>)
 800cc48:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800cc4c:	4980      	ldr	r1, [pc, #512]	@ (800ce50 <tcp_process+0x2a4>)
 800cc4e:	487c      	ldr	r0, [pc, #496]	@ (800ce40 <tcp_process+0x294>)
 800cc50:	f006 fb0c 	bl	801326c <iprintf>
      recv_flags |= TF_RESET;
 800cc54:	4b7f      	ldr	r3, [pc, #508]	@ (800ce54 <tcp_process+0x2a8>)
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	f043 0308 	orr.w	r3, r3, #8
 800cc5c:	b2da      	uxtb	r2, r3
 800cc5e:	4b7d      	ldr	r3, [pc, #500]	@ (800ce54 <tcp_process+0x2a8>)
 800cc60:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	8b5b      	ldrh	r3, [r3, #26]
 800cc66:	f023 0301 	bic.w	r3, r3, #1
 800cc6a:	b29a      	uxth	r2, r3
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800cc70:	f06f 030d 	mvn.w	r3, #13
 800cc74:	e37a      	b.n	800d36c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800cc76:	2300      	movs	r3, #0
 800cc78:	e378      	b.n	800d36c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800cc7a:	4b72      	ldr	r3, [pc, #456]	@ (800ce44 <tcp_process+0x298>)
 800cc7c:	781b      	ldrb	r3, [r3, #0]
 800cc7e:	f003 0302 	and.w	r3, r3, #2
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d010      	beq.n	800cca8 <tcp_process+0xfc>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	7d1b      	ldrb	r3, [r3, #20]
 800cc8a:	2b02      	cmp	r3, #2
 800cc8c:	d00c      	beq.n	800cca8 <tcp_process+0xfc>
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	7d1b      	ldrb	r3, [r3, #20]
 800cc92:	2b03      	cmp	r3, #3
 800cc94:	d008      	beq.n	800cca8 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	8b5b      	ldrh	r3, [r3, #26]
 800cc9a:	f043 0302 	orr.w	r3, r3, #2
 800cc9e:	b29a      	uxth	r2, r3
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800cca4:	2300      	movs	r3, #0
 800cca6:	e361      	b.n	800d36c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	8b5b      	ldrh	r3, [r3, #26]
 800ccac:	f003 0310 	and.w	r3, r3, #16
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d103      	bne.n	800ccbc <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800ccb4:	4b68      	ldr	r3, [pc, #416]	@ (800ce58 <tcp_process+0x2ac>)
 800ccb6:	681a      	ldr	r2, [r3, #0]
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f001 fc2b 	bl	800e528 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	7d1b      	ldrb	r3, [r3, #20]
 800ccd6:	3b02      	subs	r3, #2
 800ccd8:	2b07      	cmp	r3, #7
 800ccda:	f200 8337 	bhi.w	800d34c <tcp_process+0x7a0>
 800ccde:	a201      	add	r2, pc, #4	@ (adr r2, 800cce4 <tcp_process+0x138>)
 800cce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cce4:	0800cd05 	.word	0x0800cd05
 800cce8:	0800cf35 	.word	0x0800cf35
 800ccec:	0800d0ad 	.word	0x0800d0ad
 800ccf0:	0800d0d7 	.word	0x0800d0d7
 800ccf4:	0800d1fb 	.word	0x0800d1fb
 800ccf8:	0800d0ad 	.word	0x0800d0ad
 800ccfc:	0800d287 	.word	0x0800d287
 800cd00:	0800d317 	.word	0x0800d317
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800cd04:	4b4f      	ldr	r3, [pc, #316]	@ (800ce44 <tcp_process+0x298>)
 800cd06:	781b      	ldrb	r3, [r3, #0]
 800cd08:	f003 0310 	and.w	r3, r3, #16
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	f000 80e4 	beq.w	800ceda <tcp_process+0x32e>
 800cd12:	4b4c      	ldr	r3, [pc, #304]	@ (800ce44 <tcp_process+0x298>)
 800cd14:	781b      	ldrb	r3, [r3, #0]
 800cd16:	f003 0302 	and.w	r3, r3, #2
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	f000 80dd 	beq.w	800ceda <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd24:	1c5a      	adds	r2, r3, #1
 800cd26:	4b48      	ldr	r3, [pc, #288]	@ (800ce48 <tcp_process+0x29c>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	429a      	cmp	r2, r3
 800cd2c:	f040 80d5 	bne.w	800ceda <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800cd30:	4b46      	ldr	r3, [pc, #280]	@ (800ce4c <tcp_process+0x2a0>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	1c5a      	adds	r2, r3, #1
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800cd42:	4b41      	ldr	r3, [pc, #260]	@ (800ce48 <tcp_process+0x29c>)
 800cd44:	681a      	ldr	r2, [r3, #0]
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800cd4a:	4b44      	ldr	r3, [pc, #272]	@ (800ce5c <tcp_process+0x2b0>)
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	89db      	ldrh	r3, [r3, #14]
 800cd50:	b29a      	uxth	r2, r3
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800cd64:	4b39      	ldr	r3, [pc, #228]	@ (800ce4c <tcp_process+0x2a0>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	1e5a      	subs	r2, r3, #1
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2204      	movs	r2, #4
 800cd72:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	3304      	adds	r3, #4
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f004 fe3b 	bl	80119f8 <ip4_route>
 800cd82:	4601      	mov	r1, r0
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	3304      	adds	r3, #4
 800cd88:	461a      	mov	r2, r3
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	f7ff f88c 	bl	800bea8 <tcp_eff_send_mss_netif>
 800cd90:	4603      	mov	r3, r0
 800cd92:	461a      	mov	r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cd9c:	009a      	lsls	r2, r3, #2
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cda2:	005b      	lsls	r3, r3, #1
 800cda4:	f241 111c 	movw	r1, #4380	@ 0x111c
 800cda8:	428b      	cmp	r3, r1
 800cdaa:	bf38      	it	cc
 800cdac:	460b      	movcc	r3, r1
 800cdae:	429a      	cmp	r2, r3
 800cdb0:	d204      	bcs.n	800cdbc <tcp_process+0x210>
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cdb6:	009b      	lsls	r3, r3, #2
 800cdb8:	b29b      	uxth	r3, r3
 800cdba:	e00d      	b.n	800cdd8 <tcp_process+0x22c>
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cdc0:	005b      	lsls	r3, r3, #1
 800cdc2:	f241 121c 	movw	r2, #4380	@ 0x111c
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d904      	bls.n	800cdd4 <tcp_process+0x228>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cdce:	005b      	lsls	r3, r3, #1
 800cdd0:	b29b      	uxth	r3, r3
 800cdd2:	e001      	b.n	800cdd8 <tcp_process+0x22c>
 800cdd4:	f241 131c 	movw	r3, #4380	@ 0x111c
 800cdd8:	687a      	ldr	r2, [r7, #4]
 800cdda:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d106      	bne.n	800cdf6 <tcp_process+0x24a>
 800cde8:	4b13      	ldr	r3, [pc, #76]	@ (800ce38 <tcp_process+0x28c>)
 800cdea:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800cdee:	491c      	ldr	r1, [pc, #112]	@ (800ce60 <tcp_process+0x2b4>)
 800cdf0:	4813      	ldr	r0, [pc, #76]	@ (800ce40 <tcp_process+0x294>)
 800cdf2:	f006 fa3b 	bl	801326c <iprintf>
        --pcb->snd_queuelen;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800cdfc:	3b01      	subs	r3, #1
 800cdfe:	b29a      	uxth	r2, r3
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce0a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800ce0c:	69fb      	ldr	r3, [r7, #28]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d12a      	bne.n	800ce68 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce16:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800ce18:	69fb      	ldr	r3, [r7, #28]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d106      	bne.n	800ce2c <tcp_process+0x280>
 800ce1e:	4b06      	ldr	r3, [pc, #24]	@ (800ce38 <tcp_process+0x28c>)
 800ce20:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800ce24:	490f      	ldr	r1, [pc, #60]	@ (800ce64 <tcp_process+0x2b8>)
 800ce26:	4806      	ldr	r0, [pc, #24]	@ (800ce40 <tcp_process+0x294>)
 800ce28:	f006 fa20 	bl	801326c <iprintf>
          pcb->unsent = rseg->next;
 800ce2c:	69fb      	ldr	r3, [r7, #28]
 800ce2e:	681a      	ldr	r2, [r3, #0]
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	66da      	str	r2, [r3, #108]	@ 0x6c
 800ce34:	e01c      	b.n	800ce70 <tcp_process+0x2c4>
 800ce36:	bf00      	nop
 800ce38:	0801590c 	.word	0x0801590c
 800ce3c:	08015b44 	.word	0x08015b44
 800ce40:	08015958 	.word	0x08015958
 800ce44:	20008a18 	.word	0x20008a18
 800ce48:	20008a10 	.word	0x20008a10
 800ce4c:	20008a0c 	.word	0x20008a0c
 800ce50:	08015b60 	.word	0x08015b60
 800ce54:	20008a19 	.word	0x20008a19
 800ce58:	200089d4 	.word	0x200089d4
 800ce5c:	200089fc 	.word	0x200089fc
 800ce60:	08015b80 	.word	0x08015b80
 800ce64:	08015b98 	.word	0x08015b98
        } else {
          pcb->unacked = rseg->next;
 800ce68:	69fb      	ldr	r3, [r7, #28]
 800ce6a:	681a      	ldr	r2, [r3, #0]
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800ce70:	69f8      	ldr	r0, [r7, #28]
 800ce72:	f7fe fd22 	bl	800b8ba <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d104      	bne.n	800ce88 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ce84:	861a      	strh	r2, [r3, #48]	@ 0x30
 800ce86:	e006      	b.n	800ce96 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2200      	movs	r2, #0
 800ce92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d00a      	beq.n	800ceb6 <tcp_process+0x30a>
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cea6:	687a      	ldr	r2, [r7, #4]
 800cea8:	6910      	ldr	r0, [r2, #16]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	6879      	ldr	r1, [r7, #4]
 800ceae:	4798      	blx	r3
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	76bb      	strb	r3, [r7, #26]
 800ceb4:	e001      	b.n	800ceba <tcp_process+0x30e>
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800ceba:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800cebe:	f113 0f0d 	cmn.w	r3, #13
 800cec2:	d102      	bne.n	800ceca <tcp_process+0x31e>
          return ERR_ABRT;
 800cec4:	f06f 030c 	mvn.w	r3, #12
 800cec8:	e250      	b.n	800d36c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	8b5b      	ldrh	r3, [r3, #26]
 800cece:	f043 0302 	orr.w	r3, r3, #2
 800ced2:	b29a      	uxth	r2, r3
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800ced8:	e23a      	b.n	800d350 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800ceda:	4b98      	ldr	r3, [pc, #608]	@ (800d13c <tcp_process+0x590>)
 800cedc:	781b      	ldrb	r3, [r3, #0]
 800cede:	f003 0310 	and.w	r3, r3, #16
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	f000 8234 	beq.w	800d350 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cee8:	4b95      	ldr	r3, [pc, #596]	@ (800d140 <tcp_process+0x594>)
 800ceea:	6819      	ldr	r1, [r3, #0]
 800ceec:	4b95      	ldr	r3, [pc, #596]	@ (800d144 <tcp_process+0x598>)
 800ceee:	881b      	ldrh	r3, [r3, #0]
 800cef0:	461a      	mov	r2, r3
 800cef2:	4b95      	ldr	r3, [pc, #596]	@ (800d148 <tcp_process+0x59c>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cef8:	4b94      	ldr	r3, [pc, #592]	@ (800d14c <tcp_process+0x5a0>)
 800cefa:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cefc:	885b      	ldrh	r3, [r3, #2]
 800cefe:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cf00:	4a92      	ldr	r2, [pc, #584]	@ (800d14c <tcp_process+0x5a0>)
 800cf02:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cf04:	8812      	ldrh	r2, [r2, #0]
 800cf06:	b292      	uxth	r2, r2
 800cf08:	9202      	str	r2, [sp, #8]
 800cf0a:	9301      	str	r3, [sp, #4]
 800cf0c:	4b90      	ldr	r3, [pc, #576]	@ (800d150 <tcp_process+0x5a4>)
 800cf0e:	9300      	str	r3, [sp, #0]
 800cf10:	4b90      	ldr	r3, [pc, #576]	@ (800d154 <tcp_process+0x5a8>)
 800cf12:	4602      	mov	r2, r0
 800cf14:	6878      	ldr	r0, [r7, #4]
 800cf16:	f002 fc7f 	bl	800f818 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cf20:	2b05      	cmp	r3, #5
 800cf22:	f200 8215 	bhi.w	800d350 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	2200      	movs	r2, #0
 800cf2a:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f002 fa4b 	bl	800f3c8 <tcp_rexmit_rto>
      break;
 800cf32:	e20d      	b.n	800d350 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800cf34:	4b81      	ldr	r3, [pc, #516]	@ (800d13c <tcp_process+0x590>)
 800cf36:	781b      	ldrb	r3, [r3, #0]
 800cf38:	f003 0310 	and.w	r3, r3, #16
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	f000 80a1 	beq.w	800d084 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800cf42:	4b7f      	ldr	r3, [pc, #508]	@ (800d140 <tcp_process+0x594>)
 800cf44:	681a      	ldr	r2, [r3, #0]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf4a:	1ad3      	subs	r3, r2, r3
 800cf4c:	3b01      	subs	r3, #1
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	db7e      	blt.n	800d050 <tcp_process+0x4a4>
 800cf52:	4b7b      	ldr	r3, [pc, #492]	@ (800d140 <tcp_process+0x594>)
 800cf54:	681a      	ldr	r2, [r3, #0]
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf5a:	1ad3      	subs	r3, r2, r3
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	dc77      	bgt.n	800d050 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2204      	movs	r2, #4
 800cf64:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d102      	bne.n	800cf74 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800cf6e:	23fa      	movs	r3, #250	@ 0xfa
 800cf70:	76bb      	strb	r3, [r7, #26]
 800cf72:	e01d      	b.n	800cfb0 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cf78:	699b      	ldr	r3, [r3, #24]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d106      	bne.n	800cf8c <tcp_process+0x3e0>
 800cf7e:	4b76      	ldr	r3, [pc, #472]	@ (800d158 <tcp_process+0x5ac>)
 800cf80:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800cf84:	4975      	ldr	r1, [pc, #468]	@ (800d15c <tcp_process+0x5b0>)
 800cf86:	4876      	ldr	r0, [pc, #472]	@ (800d160 <tcp_process+0x5b4>)
 800cf88:	f006 f970 	bl	801326c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cf90:	699b      	ldr	r3, [r3, #24]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d00a      	beq.n	800cfac <tcp_process+0x400>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cf9a:	699b      	ldr	r3, [r3, #24]
 800cf9c:	687a      	ldr	r2, [r7, #4]
 800cf9e:	6910      	ldr	r0, [r2, #16]
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	6879      	ldr	r1, [r7, #4]
 800cfa4:	4798      	blx	r3
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	76bb      	strb	r3, [r7, #26]
 800cfaa:	e001      	b.n	800cfb0 <tcp_process+0x404>
 800cfac:	23f0      	movs	r3, #240	@ 0xf0
 800cfae:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800cfb0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d00a      	beq.n	800cfce <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800cfb8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800cfbc:	f113 0f0d 	cmn.w	r3, #13
 800cfc0:	d002      	beq.n	800cfc8 <tcp_process+0x41c>
              tcp_abort(pcb);
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f7fd ff8c 	bl	800aee0 <tcp_abort>
            }
            return ERR_ABRT;
 800cfc8:	f06f 030c 	mvn.w	r3, #12
 800cfcc:	e1ce      	b.n	800d36c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800cfce:	6878      	ldr	r0, [r7, #4]
 800cfd0:	f000 fae0 	bl	800d594 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800cfd4:	4b63      	ldr	r3, [pc, #396]	@ (800d164 <tcp_process+0x5b8>)
 800cfd6:	881b      	ldrh	r3, [r3, #0]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d005      	beq.n	800cfe8 <tcp_process+0x43c>
            recv_acked--;
 800cfdc:	4b61      	ldr	r3, [pc, #388]	@ (800d164 <tcp_process+0x5b8>)
 800cfde:	881b      	ldrh	r3, [r3, #0]
 800cfe0:	3b01      	subs	r3, #1
 800cfe2:	b29a      	uxth	r2, r3
 800cfe4:	4b5f      	ldr	r3, [pc, #380]	@ (800d164 <tcp_process+0x5b8>)
 800cfe6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cfec:	009a      	lsls	r2, r3, #2
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cff2:	005b      	lsls	r3, r3, #1
 800cff4:	f241 111c 	movw	r1, #4380	@ 0x111c
 800cff8:	428b      	cmp	r3, r1
 800cffa:	bf38      	it	cc
 800cffc:	460b      	movcc	r3, r1
 800cffe:	429a      	cmp	r2, r3
 800d000:	d204      	bcs.n	800d00c <tcp_process+0x460>
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	b29b      	uxth	r3, r3
 800d00a:	e00d      	b.n	800d028 <tcp_process+0x47c>
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d010:	005b      	lsls	r3, r3, #1
 800d012:	f241 121c 	movw	r2, #4380	@ 0x111c
 800d016:	4293      	cmp	r3, r2
 800d018:	d904      	bls.n	800d024 <tcp_process+0x478>
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d01e:	005b      	lsls	r3, r3, #1
 800d020:	b29b      	uxth	r3, r3
 800d022:	e001      	b.n	800d028 <tcp_process+0x47c>
 800d024:	f241 131c 	movw	r3, #4380	@ 0x111c
 800d028:	687a      	ldr	r2, [r7, #4]
 800d02a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800d02e:	4b4e      	ldr	r3, [pc, #312]	@ (800d168 <tcp_process+0x5bc>)
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	f003 0320 	and.w	r3, r3, #32
 800d036:	2b00      	cmp	r3, #0
 800d038:	d037      	beq.n	800d0aa <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	8b5b      	ldrh	r3, [r3, #26]
 800d03e:	f043 0302 	orr.w	r3, r3, #2
 800d042:	b29a      	uxth	r2, r3
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2207      	movs	r2, #7
 800d04c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800d04e:	e02c      	b.n	800d0aa <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d050:	4b3b      	ldr	r3, [pc, #236]	@ (800d140 <tcp_process+0x594>)
 800d052:	6819      	ldr	r1, [r3, #0]
 800d054:	4b3b      	ldr	r3, [pc, #236]	@ (800d144 <tcp_process+0x598>)
 800d056:	881b      	ldrh	r3, [r3, #0]
 800d058:	461a      	mov	r2, r3
 800d05a:	4b3b      	ldr	r3, [pc, #236]	@ (800d148 <tcp_process+0x59c>)
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d060:	4b3a      	ldr	r3, [pc, #232]	@ (800d14c <tcp_process+0x5a0>)
 800d062:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d064:	885b      	ldrh	r3, [r3, #2]
 800d066:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d068:	4a38      	ldr	r2, [pc, #224]	@ (800d14c <tcp_process+0x5a0>)
 800d06a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d06c:	8812      	ldrh	r2, [r2, #0]
 800d06e:	b292      	uxth	r2, r2
 800d070:	9202      	str	r2, [sp, #8]
 800d072:	9301      	str	r3, [sp, #4]
 800d074:	4b36      	ldr	r3, [pc, #216]	@ (800d150 <tcp_process+0x5a4>)
 800d076:	9300      	str	r3, [sp, #0]
 800d078:	4b36      	ldr	r3, [pc, #216]	@ (800d154 <tcp_process+0x5a8>)
 800d07a:	4602      	mov	r2, r0
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	f002 fbcb 	bl	800f818 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800d082:	e167      	b.n	800d354 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800d084:	4b2d      	ldr	r3, [pc, #180]	@ (800d13c <tcp_process+0x590>)
 800d086:	781b      	ldrb	r3, [r3, #0]
 800d088:	f003 0302 	and.w	r3, r3, #2
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	f000 8161 	beq.w	800d354 <tcp_process+0x7a8>
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d096:	1e5a      	subs	r2, r3, #1
 800d098:	4b2b      	ldr	r3, [pc, #172]	@ (800d148 <tcp_process+0x59c>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	429a      	cmp	r2, r3
 800d09e:	f040 8159 	bne.w	800d354 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800d0a2:	6878      	ldr	r0, [r7, #4]
 800d0a4:	f002 f9b2 	bl	800f40c <tcp_rexmit>
      break;
 800d0a8:	e154      	b.n	800d354 <tcp_process+0x7a8>
 800d0aa:	e153      	b.n	800d354 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f000 fa71 	bl	800d594 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800d0b2:	4b2d      	ldr	r3, [pc, #180]	@ (800d168 <tcp_process+0x5bc>)
 800d0b4:	781b      	ldrb	r3, [r3, #0]
 800d0b6:	f003 0320 	and.w	r3, r3, #32
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	f000 814c 	beq.w	800d358 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	8b5b      	ldrh	r3, [r3, #26]
 800d0c4:	f043 0302 	orr.w	r3, r3, #2
 800d0c8:	b29a      	uxth	r2, r3
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2207      	movs	r2, #7
 800d0d2:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d0d4:	e140      	b.n	800d358 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800d0d6:	6878      	ldr	r0, [r7, #4]
 800d0d8:	f000 fa5c 	bl	800d594 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d0dc:	4b22      	ldr	r3, [pc, #136]	@ (800d168 <tcp_process+0x5bc>)
 800d0de:	781b      	ldrb	r3, [r3, #0]
 800d0e0:	f003 0320 	and.w	r3, r3, #32
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d071      	beq.n	800d1cc <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d0e8:	4b14      	ldr	r3, [pc, #80]	@ (800d13c <tcp_process+0x590>)
 800d0ea:	781b      	ldrb	r3, [r3, #0]
 800d0ec:	f003 0310 	and.w	r3, r3, #16
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d060      	beq.n	800d1b6 <tcp_process+0x60a>
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d0f8:	4b11      	ldr	r3, [pc, #68]	@ (800d140 <tcp_process+0x594>)
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	429a      	cmp	r2, r3
 800d0fe:	d15a      	bne.n	800d1b6 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d104:	2b00      	cmp	r3, #0
 800d106:	d156      	bne.n	800d1b6 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	8b5b      	ldrh	r3, [r3, #26]
 800d10c:	f043 0302 	orr.w	r3, r3, #2
 800d110:	b29a      	uxth	r2, r3
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800d116:	6878      	ldr	r0, [r7, #4]
 800d118:	f7fe fdbc 	bl	800bc94 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800d11c:	4b13      	ldr	r3, [pc, #76]	@ (800d16c <tcp_process+0x5c0>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	687a      	ldr	r2, [r7, #4]
 800d122:	429a      	cmp	r2, r3
 800d124:	d105      	bne.n	800d132 <tcp_process+0x586>
 800d126:	4b11      	ldr	r3, [pc, #68]	@ (800d16c <tcp_process+0x5c0>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	68db      	ldr	r3, [r3, #12]
 800d12c:	4a0f      	ldr	r2, [pc, #60]	@ (800d16c <tcp_process+0x5c0>)
 800d12e:	6013      	str	r3, [r2, #0]
 800d130:	e02e      	b.n	800d190 <tcp_process+0x5e4>
 800d132:	4b0e      	ldr	r3, [pc, #56]	@ (800d16c <tcp_process+0x5c0>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	617b      	str	r3, [r7, #20]
 800d138:	e027      	b.n	800d18a <tcp_process+0x5de>
 800d13a:	bf00      	nop
 800d13c:	20008a18 	.word	0x20008a18
 800d140:	20008a10 	.word	0x20008a10
 800d144:	20008a16 	.word	0x20008a16
 800d148:	20008a0c 	.word	0x20008a0c
 800d14c:	200089fc 	.word	0x200089fc
 800d150:	200056b4 	.word	0x200056b4
 800d154:	200056b8 	.word	0x200056b8
 800d158:	0801590c 	.word	0x0801590c
 800d15c:	08015bac 	.word	0x08015bac
 800d160:	08015958 	.word	0x08015958
 800d164:	20008a14 	.word	0x20008a14
 800d168:	20008a19 	.word	0x20008a19
 800d16c:	200089e0 	.word	0x200089e0
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	68db      	ldr	r3, [r3, #12]
 800d174:	687a      	ldr	r2, [r7, #4]
 800d176:	429a      	cmp	r2, r3
 800d178:	d104      	bne.n	800d184 <tcp_process+0x5d8>
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	68da      	ldr	r2, [r3, #12]
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	60da      	str	r2, [r3, #12]
 800d182:	e005      	b.n	800d190 <tcp_process+0x5e4>
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	68db      	ldr	r3, [r3, #12]
 800d188:	617b      	str	r3, [r7, #20]
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d1ef      	bne.n	800d170 <tcp_process+0x5c4>
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2200      	movs	r2, #0
 800d194:	60da      	str	r2, [r3, #12]
 800d196:	4b77      	ldr	r3, [pc, #476]	@ (800d374 <tcp_process+0x7c8>)
 800d198:	2201      	movs	r2, #1
 800d19a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	220a      	movs	r2, #10
 800d1a0:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800d1a2:	4b75      	ldr	r3, [pc, #468]	@ (800d378 <tcp_process+0x7cc>)
 800d1a4:	681a      	ldr	r2, [r3, #0]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	60da      	str	r2, [r3, #12]
 800d1aa:	4a73      	ldr	r2, [pc, #460]	@ (800d378 <tcp_process+0x7cc>)
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	6013      	str	r3, [r2, #0]
 800d1b0:	f002 fcf4 	bl	800fb9c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800d1b4:	e0d2      	b.n	800d35c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	8b5b      	ldrh	r3, [r3, #26]
 800d1ba:	f043 0302 	orr.w	r3, r3, #2
 800d1be:	b29a      	uxth	r2, r3
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2208      	movs	r2, #8
 800d1c8:	751a      	strb	r2, [r3, #20]
      break;
 800d1ca:	e0c7      	b.n	800d35c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d1cc:	4b6b      	ldr	r3, [pc, #428]	@ (800d37c <tcp_process+0x7d0>)
 800d1ce:	781b      	ldrb	r3, [r3, #0]
 800d1d0:	f003 0310 	and.w	r3, r3, #16
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	f000 80c1 	beq.w	800d35c <tcp_process+0x7b0>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d1de:	4b68      	ldr	r3, [pc, #416]	@ (800d380 <tcp_process+0x7d4>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	429a      	cmp	r2, r3
 800d1e4:	f040 80ba 	bne.w	800d35c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	f040 80b5 	bne.w	800d35c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2206      	movs	r2, #6
 800d1f6:	751a      	strb	r2, [r3, #20]
      break;
 800d1f8:	e0b0      	b.n	800d35c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800d1fa:	6878      	ldr	r0, [r7, #4]
 800d1fc:	f000 f9ca 	bl	800d594 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d200:	4b60      	ldr	r3, [pc, #384]	@ (800d384 <tcp_process+0x7d8>)
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	f003 0320 	and.w	r3, r3, #32
 800d208:	2b00      	cmp	r3, #0
 800d20a:	f000 80a9 	beq.w	800d360 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	8b5b      	ldrh	r3, [r3, #26]
 800d212:	f043 0302 	orr.w	r3, r3, #2
 800d216:	b29a      	uxth	r2, r3
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800d21c:	6878      	ldr	r0, [r7, #4]
 800d21e:	f7fe fd39 	bl	800bc94 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d222:	4b59      	ldr	r3, [pc, #356]	@ (800d388 <tcp_process+0x7dc>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	687a      	ldr	r2, [r7, #4]
 800d228:	429a      	cmp	r2, r3
 800d22a:	d105      	bne.n	800d238 <tcp_process+0x68c>
 800d22c:	4b56      	ldr	r3, [pc, #344]	@ (800d388 <tcp_process+0x7dc>)
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	68db      	ldr	r3, [r3, #12]
 800d232:	4a55      	ldr	r2, [pc, #340]	@ (800d388 <tcp_process+0x7dc>)
 800d234:	6013      	str	r3, [r2, #0]
 800d236:	e013      	b.n	800d260 <tcp_process+0x6b4>
 800d238:	4b53      	ldr	r3, [pc, #332]	@ (800d388 <tcp_process+0x7dc>)
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	613b      	str	r3, [r7, #16]
 800d23e:	e00c      	b.n	800d25a <tcp_process+0x6ae>
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	68db      	ldr	r3, [r3, #12]
 800d244:	687a      	ldr	r2, [r7, #4]
 800d246:	429a      	cmp	r2, r3
 800d248:	d104      	bne.n	800d254 <tcp_process+0x6a8>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	68da      	ldr	r2, [r3, #12]
 800d24e:	693b      	ldr	r3, [r7, #16]
 800d250:	60da      	str	r2, [r3, #12]
 800d252:	e005      	b.n	800d260 <tcp_process+0x6b4>
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	68db      	ldr	r3, [r3, #12]
 800d258:	613b      	str	r3, [r7, #16]
 800d25a:	693b      	ldr	r3, [r7, #16]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d1ef      	bne.n	800d240 <tcp_process+0x694>
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2200      	movs	r2, #0
 800d264:	60da      	str	r2, [r3, #12]
 800d266:	4b43      	ldr	r3, [pc, #268]	@ (800d374 <tcp_process+0x7c8>)
 800d268:	2201      	movs	r2, #1
 800d26a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	220a      	movs	r2, #10
 800d270:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d272:	4b41      	ldr	r3, [pc, #260]	@ (800d378 <tcp_process+0x7cc>)
 800d274:	681a      	ldr	r2, [r3, #0]
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	60da      	str	r2, [r3, #12]
 800d27a:	4a3f      	ldr	r2, [pc, #252]	@ (800d378 <tcp_process+0x7cc>)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	6013      	str	r3, [r2, #0]
 800d280:	f002 fc8c 	bl	800fb9c <tcp_timer_needed>
      }
      break;
 800d284:	e06c      	b.n	800d360 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800d286:	6878      	ldr	r0, [r7, #4]
 800d288:	f000 f984 	bl	800d594 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d28c:	4b3b      	ldr	r3, [pc, #236]	@ (800d37c <tcp_process+0x7d0>)
 800d28e:	781b      	ldrb	r3, [r3, #0]
 800d290:	f003 0310 	and.w	r3, r3, #16
 800d294:	2b00      	cmp	r3, #0
 800d296:	d065      	beq.n	800d364 <tcp_process+0x7b8>
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d29c:	4b38      	ldr	r3, [pc, #224]	@ (800d380 <tcp_process+0x7d4>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d15f      	bne.n	800d364 <tcp_process+0x7b8>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d15b      	bne.n	800d364 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800d2ac:	6878      	ldr	r0, [r7, #4]
 800d2ae:	f7fe fcf1 	bl	800bc94 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d2b2:	4b35      	ldr	r3, [pc, #212]	@ (800d388 <tcp_process+0x7dc>)
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	687a      	ldr	r2, [r7, #4]
 800d2b8:	429a      	cmp	r2, r3
 800d2ba:	d105      	bne.n	800d2c8 <tcp_process+0x71c>
 800d2bc:	4b32      	ldr	r3, [pc, #200]	@ (800d388 <tcp_process+0x7dc>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	68db      	ldr	r3, [r3, #12]
 800d2c2:	4a31      	ldr	r2, [pc, #196]	@ (800d388 <tcp_process+0x7dc>)
 800d2c4:	6013      	str	r3, [r2, #0]
 800d2c6:	e013      	b.n	800d2f0 <tcp_process+0x744>
 800d2c8:	4b2f      	ldr	r3, [pc, #188]	@ (800d388 <tcp_process+0x7dc>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	60fb      	str	r3, [r7, #12]
 800d2ce:	e00c      	b.n	800d2ea <tcp_process+0x73e>
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	68db      	ldr	r3, [r3, #12]
 800d2d4:	687a      	ldr	r2, [r7, #4]
 800d2d6:	429a      	cmp	r2, r3
 800d2d8:	d104      	bne.n	800d2e4 <tcp_process+0x738>
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	68da      	ldr	r2, [r3, #12]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	60da      	str	r2, [r3, #12]
 800d2e2:	e005      	b.n	800d2f0 <tcp_process+0x744>
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	68db      	ldr	r3, [r3, #12]
 800d2e8:	60fb      	str	r3, [r7, #12]
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d1ef      	bne.n	800d2d0 <tcp_process+0x724>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	60da      	str	r2, [r3, #12]
 800d2f6:	4b1f      	ldr	r3, [pc, #124]	@ (800d374 <tcp_process+0x7c8>)
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	220a      	movs	r2, #10
 800d300:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d302:	4b1d      	ldr	r3, [pc, #116]	@ (800d378 <tcp_process+0x7cc>)
 800d304:	681a      	ldr	r2, [r3, #0]
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	60da      	str	r2, [r3, #12]
 800d30a:	4a1b      	ldr	r2, [pc, #108]	@ (800d378 <tcp_process+0x7cc>)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	6013      	str	r3, [r2, #0]
 800d310:	f002 fc44 	bl	800fb9c <tcp_timer_needed>
      }
      break;
 800d314:	e026      	b.n	800d364 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 f93c 	bl	800d594 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d31c:	4b17      	ldr	r3, [pc, #92]	@ (800d37c <tcp_process+0x7d0>)
 800d31e:	781b      	ldrb	r3, [r3, #0]
 800d320:	f003 0310 	and.w	r3, r3, #16
 800d324:	2b00      	cmp	r3, #0
 800d326:	d01f      	beq.n	800d368 <tcp_process+0x7bc>
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d32c:	4b14      	ldr	r3, [pc, #80]	@ (800d380 <tcp_process+0x7d4>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	429a      	cmp	r2, r3
 800d332:	d119      	bne.n	800d368 <tcp_process+0x7bc>
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d115      	bne.n	800d368 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800d33c:	4b11      	ldr	r3, [pc, #68]	@ (800d384 <tcp_process+0x7d8>)
 800d33e:	781b      	ldrb	r3, [r3, #0]
 800d340:	f043 0310 	orr.w	r3, r3, #16
 800d344:	b2da      	uxtb	r2, r3
 800d346:	4b0f      	ldr	r3, [pc, #60]	@ (800d384 <tcp_process+0x7d8>)
 800d348:	701a      	strb	r2, [r3, #0]
      }
      break;
 800d34a:	e00d      	b.n	800d368 <tcp_process+0x7bc>
    default:
      break;
 800d34c:	bf00      	nop
 800d34e:	e00c      	b.n	800d36a <tcp_process+0x7be>
      break;
 800d350:	bf00      	nop
 800d352:	e00a      	b.n	800d36a <tcp_process+0x7be>
      break;
 800d354:	bf00      	nop
 800d356:	e008      	b.n	800d36a <tcp_process+0x7be>
      break;
 800d358:	bf00      	nop
 800d35a:	e006      	b.n	800d36a <tcp_process+0x7be>
      break;
 800d35c:	bf00      	nop
 800d35e:	e004      	b.n	800d36a <tcp_process+0x7be>
      break;
 800d360:	bf00      	nop
 800d362:	e002      	b.n	800d36a <tcp_process+0x7be>
      break;
 800d364:	bf00      	nop
 800d366:	e000      	b.n	800d36a <tcp_process+0x7be>
      break;
 800d368:	bf00      	nop
  }
  return ERR_OK;
 800d36a:	2300      	movs	r3, #0
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3724      	adds	r7, #36	@ 0x24
 800d370:	46bd      	mov	sp, r7
 800d372:	bd90      	pop	{r4, r7, pc}
 800d374:	200089e8 	.word	0x200089e8
 800d378:	200089e4 	.word	0x200089e4
 800d37c:	20008a18 	.word	0x20008a18
 800d380:	20008a10 	.word	0x20008a10
 800d384:	20008a19 	.word	0x20008a19
 800d388:	200089e0 	.word	0x200089e0

0800d38c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800d38c:	b590      	push	{r4, r7, lr}
 800d38e:	b085      	sub	sp, #20
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
 800d394:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d106      	bne.n	800d3aa <tcp_oos_insert_segment+0x1e>
 800d39c:	4b3b      	ldr	r3, [pc, #236]	@ (800d48c <tcp_oos_insert_segment+0x100>)
 800d39e:	f240 421f 	movw	r2, #1055	@ 0x41f
 800d3a2:	493b      	ldr	r1, [pc, #236]	@ (800d490 <tcp_oos_insert_segment+0x104>)
 800d3a4:	483b      	ldr	r0, [pc, #236]	@ (800d494 <tcp_oos_insert_segment+0x108>)
 800d3a6:	f005 ff61 	bl	801326c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	68db      	ldr	r3, [r3, #12]
 800d3ae:	899b      	ldrh	r3, [r3, #12]
 800d3b0:	b29b      	uxth	r3, r3
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f7fb fc0c 	bl	8008bd0 <lwip_htons>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	b2db      	uxtb	r3, r3
 800d3bc:	f003 0301 	and.w	r3, r3, #1
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d028      	beq.n	800d416 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800d3c4:	6838      	ldr	r0, [r7, #0]
 800d3c6:	f7fe fa63 	bl	800b890 <tcp_segs_free>
    next = NULL;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	603b      	str	r3, [r7, #0]
 800d3ce:	e056      	b.n	800d47e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	68db      	ldr	r3, [r3, #12]
 800d3d4:	899b      	ldrh	r3, [r3, #12]
 800d3d6:	b29b      	uxth	r3, r3
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f7fb fbf9 	bl	8008bd0 <lwip_htons>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	b2db      	uxtb	r3, r3
 800d3e2:	f003 0301 	and.w	r3, r3, #1
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d00d      	beq.n	800d406 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	68db      	ldr	r3, [r3, #12]
 800d3ee:	899b      	ldrh	r3, [r3, #12]
 800d3f0:	b29c      	uxth	r4, r3
 800d3f2:	2001      	movs	r0, #1
 800d3f4:	f7fb fbec 	bl	8008bd0 <lwip_htons>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	461a      	mov	r2, r3
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	68db      	ldr	r3, [r3, #12]
 800d400:	4322      	orrs	r2, r4
 800d402:	b292      	uxth	r2, r2
 800d404:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800d410:	68f8      	ldr	r0, [r7, #12]
 800d412:	f7fe fa52 	bl	800b8ba <tcp_seg_free>
    while (next &&
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d00e      	beq.n	800d43a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	891b      	ldrh	r3, [r3, #8]
 800d420:	461a      	mov	r2, r3
 800d422:	4b1d      	ldr	r3, [pc, #116]	@ (800d498 <tcp_oos_insert_segment+0x10c>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	441a      	add	r2, r3
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	68db      	ldr	r3, [r3, #12]
 800d42c:	685b      	ldr	r3, [r3, #4]
 800d42e:	6839      	ldr	r1, [r7, #0]
 800d430:	8909      	ldrh	r1, [r1, #8]
 800d432:	440b      	add	r3, r1
 800d434:	1ad3      	subs	r3, r2, r3
    while (next &&
 800d436:	2b00      	cmp	r3, #0
 800d438:	daca      	bge.n	800d3d0 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d01e      	beq.n	800d47e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	891b      	ldrh	r3, [r3, #8]
 800d444:	461a      	mov	r2, r3
 800d446:	4b14      	ldr	r3, [pc, #80]	@ (800d498 <tcp_oos_insert_segment+0x10c>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	441a      	add	r2, r3
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	68db      	ldr	r3, [r3, #12]
 800d450:	685b      	ldr	r3, [r3, #4]
 800d452:	1ad3      	subs	r3, r2, r3
    if (next &&
 800d454:	2b00      	cmp	r3, #0
 800d456:	dd12      	ble.n	800d47e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d458:	683b      	ldr	r3, [r7, #0]
 800d45a:	68db      	ldr	r3, [r3, #12]
 800d45c:	685b      	ldr	r3, [r3, #4]
 800d45e:	b29a      	uxth	r2, r3
 800d460:	4b0d      	ldr	r3, [pc, #52]	@ (800d498 <tcp_oos_insert_segment+0x10c>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	b29b      	uxth	r3, r3
 800d466:	1ad3      	subs	r3, r2, r3
 800d468:	b29a      	uxth	r2, r3
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	685a      	ldr	r2, [r3, #4]
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	891b      	ldrh	r3, [r3, #8]
 800d476:	4619      	mov	r1, r3
 800d478:	4610      	mov	r0, r2
 800d47a:	f7fc fd81 	bl	8009f80 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	683a      	ldr	r2, [r7, #0]
 800d482:	601a      	str	r2, [r3, #0]
}
 800d484:	bf00      	nop
 800d486:	3714      	adds	r7, #20
 800d488:	46bd      	mov	sp, r7
 800d48a:	bd90      	pop	{r4, r7, pc}
 800d48c:	0801590c 	.word	0x0801590c
 800d490:	08015bcc 	.word	0x08015bcc
 800d494:	08015958 	.word	0x08015958
 800d498:	20008a0c 	.word	0x20008a0c

0800d49c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800d49c:	b5b0      	push	{r4, r5, r7, lr}
 800d49e:	b086      	sub	sp, #24
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	60f8      	str	r0, [r7, #12]
 800d4a4:	60b9      	str	r1, [r7, #8]
 800d4a6:	607a      	str	r2, [r7, #4]
 800d4a8:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800d4aa:	e03e      	b.n	800d52a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800d4ac:	68bb      	ldr	r3, [r7, #8]
 800d4ae:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800d4b6:	697b      	ldr	r3, [r7, #20]
 800d4b8:	685b      	ldr	r3, [r3, #4]
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f7fc ff6e 	bl	800a39c <pbuf_clen>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800d4ca:	8a7a      	ldrh	r2, [r7, #18]
 800d4cc:	429a      	cmp	r2, r3
 800d4ce:	d906      	bls.n	800d4de <tcp_free_acked_segments+0x42>
 800d4d0:	4b2a      	ldr	r3, [pc, #168]	@ (800d57c <tcp_free_acked_segments+0xe0>)
 800d4d2:	f240 4257 	movw	r2, #1111	@ 0x457
 800d4d6:	492a      	ldr	r1, [pc, #168]	@ (800d580 <tcp_free_acked_segments+0xe4>)
 800d4d8:	482a      	ldr	r0, [pc, #168]	@ (800d584 <tcp_free_acked_segments+0xe8>)
 800d4da:	f005 fec7 	bl	801326c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800d4e4:	8a7b      	ldrh	r3, [r7, #18]
 800d4e6:	1ad3      	subs	r3, r2, r3
 800d4e8:	b29a      	uxth	r2, r3
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d4f0:	697b      	ldr	r3, [r7, #20]
 800d4f2:	891a      	ldrh	r2, [r3, #8]
 800d4f4:	4b24      	ldr	r3, [pc, #144]	@ (800d588 <tcp_free_acked_segments+0xec>)
 800d4f6:	881b      	ldrh	r3, [r3, #0]
 800d4f8:	4413      	add	r3, r2
 800d4fa:	b29a      	uxth	r2, r3
 800d4fc:	4b22      	ldr	r3, [pc, #136]	@ (800d588 <tcp_free_acked_segments+0xec>)
 800d4fe:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800d500:	6978      	ldr	r0, [r7, #20]
 800d502:	f7fe f9da 	bl	800b8ba <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d00c      	beq.n	800d52a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d109      	bne.n	800d52a <tcp_free_acked_segments+0x8e>
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d106      	bne.n	800d52a <tcp_free_acked_segments+0x8e>
 800d51c:	4b17      	ldr	r3, [pc, #92]	@ (800d57c <tcp_free_acked_segments+0xe0>)
 800d51e:	f240 4261 	movw	r2, #1121	@ 0x461
 800d522:	491a      	ldr	r1, [pc, #104]	@ (800d58c <tcp_free_acked_segments+0xf0>)
 800d524:	4817      	ldr	r0, [pc, #92]	@ (800d584 <tcp_free_acked_segments+0xe8>)
 800d526:	f005 fea1 	bl	801326c <iprintf>
  while (seg_list != NULL &&
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d020      	beq.n	800d572 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800d530:	68bb      	ldr	r3, [r7, #8]
 800d532:	68db      	ldr	r3, [r3, #12]
 800d534:	685b      	ldr	r3, [r3, #4]
 800d536:	4618      	mov	r0, r3
 800d538:	f7fb fb60 	bl	8008bfc <lwip_htonl>
 800d53c:	4604      	mov	r4, r0
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	891b      	ldrh	r3, [r3, #8]
 800d542:	461d      	mov	r5, r3
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	68db      	ldr	r3, [r3, #12]
 800d548:	899b      	ldrh	r3, [r3, #12]
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	4618      	mov	r0, r3
 800d54e:	f7fb fb3f 	bl	8008bd0 <lwip_htons>
 800d552:	4603      	mov	r3, r0
 800d554:	b2db      	uxtb	r3, r3
 800d556:	f003 0303 	and.w	r3, r3, #3
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d001      	beq.n	800d562 <tcp_free_acked_segments+0xc6>
 800d55e:	2301      	movs	r3, #1
 800d560:	e000      	b.n	800d564 <tcp_free_acked_segments+0xc8>
 800d562:	2300      	movs	r3, #0
 800d564:	442b      	add	r3, r5
 800d566:	18e2      	adds	r2, r4, r3
 800d568:	4b09      	ldr	r3, [pc, #36]	@ (800d590 <tcp_free_acked_segments+0xf4>)
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800d56e:	2b00      	cmp	r3, #0
 800d570:	dd9c      	ble.n	800d4ac <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800d572:	68bb      	ldr	r3, [r7, #8]
}
 800d574:	4618      	mov	r0, r3
 800d576:	3718      	adds	r7, #24
 800d578:	46bd      	mov	sp, r7
 800d57a:	bdb0      	pop	{r4, r5, r7, pc}
 800d57c:	0801590c 	.word	0x0801590c
 800d580:	08015bf4 	.word	0x08015bf4
 800d584:	08015958 	.word	0x08015958
 800d588:	20008a14 	.word	0x20008a14
 800d58c:	08015c1c 	.word	0x08015c1c
 800d590:	20008a10 	.word	0x20008a10

0800d594 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800d594:	b5b0      	push	{r4, r5, r7, lr}
 800d596:	b094      	sub	sp, #80	@ 0x50
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800d59c:	2300      	movs	r3, #0
 800d59e:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d106      	bne.n	800d5b4 <tcp_receive+0x20>
 800d5a6:	4b91      	ldr	r3, [pc, #580]	@ (800d7ec <tcp_receive+0x258>)
 800d5a8:	f240 427b 	movw	r2, #1147	@ 0x47b
 800d5ac:	4990      	ldr	r1, [pc, #576]	@ (800d7f0 <tcp_receive+0x25c>)
 800d5ae:	4891      	ldr	r0, [pc, #580]	@ (800d7f4 <tcp_receive+0x260>)
 800d5b0:	f005 fe5c 	bl	801326c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	7d1b      	ldrb	r3, [r3, #20]
 800d5b8:	2b03      	cmp	r3, #3
 800d5ba:	d806      	bhi.n	800d5ca <tcp_receive+0x36>
 800d5bc:	4b8b      	ldr	r3, [pc, #556]	@ (800d7ec <tcp_receive+0x258>)
 800d5be:	f240 427c 	movw	r2, #1148	@ 0x47c
 800d5c2:	498d      	ldr	r1, [pc, #564]	@ (800d7f8 <tcp_receive+0x264>)
 800d5c4:	488b      	ldr	r0, [pc, #556]	@ (800d7f4 <tcp_receive+0x260>)
 800d5c6:	f005 fe51 	bl	801326c <iprintf>

  if (flags & TCP_ACK) {
 800d5ca:	4b8c      	ldr	r3, [pc, #560]	@ (800d7fc <tcp_receive+0x268>)
 800d5cc:	781b      	ldrb	r3, [r3, #0]
 800d5ce:	f003 0310 	and.w	r3, r3, #16
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	f000 8264 	beq.w	800daa0 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d5de:	461a      	mov	r2, r3
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5e4:	4413      	add	r3, r2
 800d5e6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d5ec:	4b84      	ldr	r3, [pc, #528]	@ (800d800 <tcp_receive+0x26c>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	1ad3      	subs	r3, r2, r3
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	db1b      	blt.n	800d62e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d5fa:	4b81      	ldr	r3, [pc, #516]	@ (800d800 <tcp_receive+0x26c>)
 800d5fc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d5fe:	429a      	cmp	r2, r3
 800d600:	d106      	bne.n	800d610 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d606:	4b7f      	ldr	r3, [pc, #508]	@ (800d804 <tcp_receive+0x270>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	1ad3      	subs	r3, r2, r3
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	db0e      	blt.n	800d62e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d614:	4b7b      	ldr	r3, [pc, #492]	@ (800d804 <tcp_receive+0x270>)
 800d616:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d618:	429a      	cmp	r2, r3
 800d61a:	d125      	bne.n	800d668 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d61c:	4b7a      	ldr	r3, [pc, #488]	@ (800d808 <tcp_receive+0x274>)
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	89db      	ldrh	r3, [r3, #14]
 800d622:	b29a      	uxth	r2, r3
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d62a:	429a      	cmp	r2, r3
 800d62c:	d91c      	bls.n	800d668 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800d62e:	4b76      	ldr	r3, [pc, #472]	@ (800d808 <tcp_receive+0x274>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	89db      	ldrh	r3, [r3, #14]
 800d634:	b29a      	uxth	r2, r3
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d648:	429a      	cmp	r2, r3
 800d64a:	d205      	bcs.n	800d658 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800d658:	4b69      	ldr	r3, [pc, #420]	@ (800d800 <tcp_receive+0x26c>)
 800d65a:	681a      	ldr	r2, [r3, #0]
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800d660:	4b68      	ldr	r3, [pc, #416]	@ (800d804 <tcp_receive+0x270>)
 800d662:	681a      	ldr	r2, [r3, #0]
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800d668:	4b66      	ldr	r3, [pc, #408]	@ (800d804 <tcp_receive+0x270>)
 800d66a:	681a      	ldr	r2, [r3, #0]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d670:	1ad3      	subs	r3, r2, r3
 800d672:	2b00      	cmp	r3, #0
 800d674:	dc58      	bgt.n	800d728 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800d676:	4b65      	ldr	r3, [pc, #404]	@ (800d80c <tcp_receive+0x278>)
 800d678:	881b      	ldrh	r3, [r3, #0]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d14b      	bne.n	800d716 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d682:	687a      	ldr	r2, [r7, #4]
 800d684:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800d688:	4413      	add	r3, r2
 800d68a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d68c:	429a      	cmp	r2, r3
 800d68e:	d142      	bne.n	800d716 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d696:	2b00      	cmp	r3, #0
 800d698:	db3d      	blt.n	800d716 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d69e:	4b59      	ldr	r3, [pc, #356]	@ (800d804 <tcp_receive+0x270>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d137      	bne.n	800d716 <tcp_receive+0x182>
              found_dupack = 1;
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d6b0:	2bff      	cmp	r3, #255	@ 0xff
 800d6b2:	d007      	beq.n	800d6c4 <tcp_receive+0x130>
                ++pcb->dupacks;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d6ba:	3301      	adds	r3, #1
 800d6bc:	b2da      	uxtb	r2, r3
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d6ca:	2b03      	cmp	r3, #3
 800d6cc:	d91b      	bls.n	800d706 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d6d8:	4413      	add	r3, r2
 800d6da:	b29a      	uxth	r2, r3
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d30a      	bcc.n	800d6fc <tcp_receive+0x168>
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d6f0:	4413      	add	r3, r2
 800d6f2:	b29a      	uxth	r2, r3
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800d6fa:	e004      	b.n	800d706 <tcp_receive+0x172>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d702:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d70c:	2b02      	cmp	r3, #2
 800d70e:	d902      	bls.n	800d716 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800d710:	6878      	ldr	r0, [r7, #4]
 800d712:	f001 fee7 	bl	800f4e4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800d716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d718:	2b00      	cmp	r3, #0
 800d71a:	f040 8161 	bne.w	800d9e0 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2200      	movs	r2, #0
 800d722:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d726:	e15b      	b.n	800d9e0 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d728:	4b36      	ldr	r3, [pc, #216]	@ (800d804 <tcp_receive+0x270>)
 800d72a:	681a      	ldr	r2, [r3, #0]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d730:	1ad3      	subs	r3, r2, r3
 800d732:	3b01      	subs	r3, #1
 800d734:	2b00      	cmp	r3, #0
 800d736:	f2c0 814e 	blt.w	800d9d6 <tcp_receive+0x442>
 800d73a:	4b32      	ldr	r3, [pc, #200]	@ (800d804 <tcp_receive+0x270>)
 800d73c:	681a      	ldr	r2, [r3, #0]
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d742:	1ad3      	subs	r3, r2, r3
 800d744:	2b00      	cmp	r3, #0
 800d746:	f300 8146 	bgt.w	800d9d6 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	8b5b      	ldrh	r3, [r3, #26]
 800d74e:	f003 0304 	and.w	r3, r3, #4
 800d752:	2b00      	cmp	r3, #0
 800d754:	d010      	beq.n	800d778 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	8b5b      	ldrh	r3, [r3, #26]
 800d75a:	f023 0304 	bic.w	r3, r3, #4
 800d75e:	b29a      	uxth	r2, r3
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	2200      	movs	r2, #0
 800d774:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2200      	movs	r2, #0
 800d77c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800d786:	10db      	asrs	r3, r3, #3
 800d788:	b21b      	sxth	r3, r3
 800d78a:	b29a      	uxth	r2, r3
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800d792:	b29b      	uxth	r3, r3
 800d794:	4413      	add	r3, r2
 800d796:	b29b      	uxth	r3, r3
 800d798:	b21a      	sxth	r2, r3
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800d7a0:	4b18      	ldr	r3, [pc, #96]	@ (800d804 <tcp_receive+0x270>)
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	b29a      	uxth	r2, r3
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7aa:	b29b      	uxth	r3, r3
 800d7ac:	1ad3      	subs	r3, r2, r3
 800d7ae:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800d7b8:	4b12      	ldr	r3, [pc, #72]	@ (800d804 <tcp_receive+0x270>)
 800d7ba:	681a      	ldr	r2, [r3, #0]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	7d1b      	ldrb	r3, [r3, #20]
 800d7c4:	2b03      	cmp	r3, #3
 800d7c6:	f240 8097 	bls.w	800d8f8 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800d7d6:	429a      	cmp	r2, r3
 800d7d8:	d245      	bcs.n	800d866 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	8b5b      	ldrh	r3, [r3, #26]
 800d7de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d014      	beq.n	800d810 <tcp_receive+0x27c>
 800d7e6:	2301      	movs	r3, #1
 800d7e8:	e013      	b.n	800d812 <tcp_receive+0x27e>
 800d7ea:	bf00      	nop
 800d7ec:	0801590c 	.word	0x0801590c
 800d7f0:	08015c3c 	.word	0x08015c3c
 800d7f4:	08015958 	.word	0x08015958
 800d7f8:	08015c58 	.word	0x08015c58
 800d7fc:	20008a18 	.word	0x20008a18
 800d800:	20008a0c 	.word	0x20008a0c
 800d804:	20008a10 	.word	0x20008a10
 800d808:	200089fc 	.word	0x200089fc
 800d80c:	20008a16 	.word	0x20008a16
 800d810:	2302      	movs	r3, #2
 800d812:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800d816:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800d81a:	b29a      	uxth	r2, r3
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d820:	fb12 f303 	smulbb	r3, r2, r3
 800d824:	b29b      	uxth	r3, r3
 800d826:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d828:	4293      	cmp	r3, r2
 800d82a:	bf28      	it	cs
 800d82c:	4613      	movcs	r3, r2
 800d82e:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800d836:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d838:	4413      	add	r3, r2
 800d83a:	b29a      	uxth	r2, r3
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d842:	429a      	cmp	r2, r3
 800d844:	d309      	bcc.n	800d85a <tcp_receive+0x2c6>
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800d84c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d84e:	4413      	add	r3, r2
 800d850:	b29a      	uxth	r2, r3
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800d858:	e04e      	b.n	800d8f8 <tcp_receive+0x364>
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d860:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800d864:	e048      	b.n	800d8f8 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800d86c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d86e:	4413      	add	r3, r2
 800d870:	b29a      	uxth	r2, r3
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d878:	429a      	cmp	r2, r3
 800d87a:	d309      	bcc.n	800d890 <tcp_receive+0x2fc>
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800d882:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d884:	4413      	add	r3, r2
 800d886:	b29a      	uxth	r2, r3
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d88e:	e004      	b.n	800d89a <tcp_receive+0x306>
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d896:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d8a6:	429a      	cmp	r2, r3
 800d8a8:	d326      	bcc.n	800d8f8 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d8b6:	1ad3      	subs	r3, r2, r3
 800d8b8:	b29a      	uxth	r2, r3
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d8ca:	4413      	add	r3, r2
 800d8cc:	b29a      	uxth	r2, r3
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d30a      	bcc.n	800d8ee <tcp_receive+0x35a>
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d8e2:	4413      	add	r3, r2
 800d8e4:	b29a      	uxth	r2, r3
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800d8ec:	e004      	b.n	800d8f8 <tcp_receive+0x364>
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d8f4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d900:	4a98      	ldr	r2, [pc, #608]	@ (800db64 <tcp_receive+0x5d0>)
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f7ff fdca 	bl	800d49c <tcp_free_acked_segments>
 800d908:	4602      	mov	r2, r0
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d916:	4a94      	ldr	r2, [pc, #592]	@ (800db68 <tcp_receive+0x5d4>)
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f7ff fdbf 	bl	800d49c <tcp_free_acked_segments>
 800d91e:	4602      	mov	r2, r0
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d104      	bne.n	800d936 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d932:	861a      	strh	r2, [r3, #48]	@ 0x30
 800d934:	e002      	b.n	800d93c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	2200      	movs	r2, #0
 800d93a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2200      	movs	r2, #0
 800d940:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d946:	2b00      	cmp	r3, #0
 800d948:	d103      	bne.n	800d952 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	2200      	movs	r2, #0
 800d94e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800d958:	4b84      	ldr	r3, [pc, #528]	@ (800db6c <tcp_receive+0x5d8>)
 800d95a:	881b      	ldrh	r3, [r3, #0]
 800d95c:	4413      	add	r3, r2
 800d95e:	b29a      	uxth	r2, r3
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	8b5b      	ldrh	r3, [r3, #26]
 800d96a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d035      	beq.n	800d9de <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d976:	2b00      	cmp	r3, #0
 800d978:	d118      	bne.n	800d9ac <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d00c      	beq.n	800d99c <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d98a:	68db      	ldr	r3, [r3, #12]
 800d98c:	685b      	ldr	r3, [r3, #4]
 800d98e:	4618      	mov	r0, r3
 800d990:	f7fb f934 	bl	8008bfc <lwip_htonl>
 800d994:	4603      	mov	r3, r0
 800d996:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800d998:	2b00      	cmp	r3, #0
 800d99a:	dc20      	bgt.n	800d9de <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	8b5b      	ldrh	r3, [r3, #26]
 800d9a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d9a4:	b29a      	uxth	r2, r3
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d9aa:	e018      	b.n	800d9de <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d9b4:	68db      	ldr	r3, [r3, #12]
 800d9b6:	685b      	ldr	r3, [r3, #4]
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	f7fb f91f 	bl	8008bfc <lwip_htonl>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	1ae3      	subs	r3, r4, r3
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	dc0b      	bgt.n	800d9de <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	8b5b      	ldrh	r3, [r3, #26]
 800d9ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d9ce:	b29a      	uxth	r2, r3
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d9d4:	e003      	b.n	800d9de <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f001 ff70 	bl	800f8bc <tcp_send_empty_ack>
 800d9dc:	e000      	b.n	800d9e0 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d9de:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d05b      	beq.n	800daa0 <tcp_receive+0x50c>
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9ec:	4b60      	ldr	r3, [pc, #384]	@ (800db70 <tcp_receive+0x5dc>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	1ad3      	subs	r3, r2, r3
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	da54      	bge.n	800daa0 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800d9f6:	4b5f      	ldr	r3, [pc, #380]	@ (800db74 <tcp_receive+0x5e0>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	b29a      	uxth	r2, r3
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da00:	b29b      	uxth	r3, r3
 800da02:	1ad3      	subs	r3, r2, r3
 800da04:	b29b      	uxth	r3, r3
 800da06:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800da0a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800da14:	10db      	asrs	r3, r3, #3
 800da16:	b21b      	sxth	r3, r3
 800da18:	b29b      	uxth	r3, r3
 800da1a:	1ad3      	subs	r3, r2, r3
 800da1c:	b29b      	uxth	r3, r3
 800da1e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800da28:	b29a      	uxth	r2, r3
 800da2a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800da2e:	4413      	add	r3, r2
 800da30:	b29b      	uxth	r3, r3
 800da32:	b21a      	sxth	r2, r3
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800da38:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	da05      	bge.n	800da4c <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800da40:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800da44:	425b      	negs	r3, r3
 800da46:	b29b      	uxth	r3, r3
 800da48:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800da4c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800da56:	109b      	asrs	r3, r3, #2
 800da58:	b21b      	sxth	r3, r3
 800da5a:	b29b      	uxth	r3, r3
 800da5c:	1ad3      	subs	r3, r2, r3
 800da5e:	b29b      	uxth	r3, r3
 800da60:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800da6a:	b29a      	uxth	r2, r3
 800da6c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800da70:	4413      	add	r3, r2
 800da72:	b29b      	uxth	r3, r3
 800da74:	b21a      	sxth	r2, r3
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800da80:	10db      	asrs	r3, r3, #3
 800da82:	b21b      	sxth	r3, r3
 800da84:	b29a      	uxth	r2, r3
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800da8c:	b29b      	uxth	r3, r3
 800da8e:	4413      	add	r3, r2
 800da90:	b29b      	uxth	r3, r3
 800da92:	b21a      	sxth	r2, r3
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	2200      	movs	r2, #0
 800da9e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800daa0:	4b35      	ldr	r3, [pc, #212]	@ (800db78 <tcp_receive+0x5e4>)
 800daa2:	881b      	ldrh	r3, [r3, #0]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	f000 84df 	beq.w	800e468 <tcp_receive+0xed4>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	7d1b      	ldrb	r3, [r3, #20]
 800daae:	2b06      	cmp	r3, #6
 800dab0:	f200 84da 	bhi.w	800e468 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dab8:	4b30      	ldr	r3, [pc, #192]	@ (800db7c <tcp_receive+0x5e8>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	1ad3      	subs	r3, r2, r3
 800dabe:	3b01      	subs	r3, #1
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	f2c0 808f 	blt.w	800dbe4 <tcp_receive+0x650>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800daca:	4b2b      	ldr	r3, [pc, #172]	@ (800db78 <tcp_receive+0x5e4>)
 800dacc:	881b      	ldrh	r3, [r3, #0]
 800dace:	4619      	mov	r1, r3
 800dad0:	4b2a      	ldr	r3, [pc, #168]	@ (800db7c <tcp_receive+0x5e8>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	440b      	add	r3, r1
 800dad6:	1ad3      	subs	r3, r2, r3
 800dad8:	3301      	adds	r3, #1
 800dada:	2b00      	cmp	r3, #0
 800dadc:	f300 8082 	bgt.w	800dbe4 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800dae0:	4b27      	ldr	r3, [pc, #156]	@ (800db80 <tcp_receive+0x5ec>)
 800dae2:	685b      	ldr	r3, [r3, #4]
 800dae4:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800daea:	4b24      	ldr	r3, [pc, #144]	@ (800db7c <tcp_receive+0x5e8>)
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	1ad3      	subs	r3, r2, r3
 800daf0:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800daf2:	4b23      	ldr	r3, [pc, #140]	@ (800db80 <tcp_receive+0x5ec>)
 800daf4:	685b      	ldr	r3, [r3, #4]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d106      	bne.n	800db08 <tcp_receive+0x574>
 800dafa:	4b22      	ldr	r3, [pc, #136]	@ (800db84 <tcp_receive+0x5f0>)
 800dafc:	f240 5294 	movw	r2, #1428	@ 0x594
 800db00:	4921      	ldr	r1, [pc, #132]	@ (800db88 <tcp_receive+0x5f4>)
 800db02:	4822      	ldr	r0, [pc, #136]	@ (800db8c <tcp_receive+0x5f8>)
 800db04:	f005 fbb2 	bl	801326c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800db08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db0a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800db0e:	4293      	cmp	r3, r2
 800db10:	d906      	bls.n	800db20 <tcp_receive+0x58c>
 800db12:	4b1c      	ldr	r3, [pc, #112]	@ (800db84 <tcp_receive+0x5f0>)
 800db14:	f240 5295 	movw	r2, #1429	@ 0x595
 800db18:	491d      	ldr	r1, [pc, #116]	@ (800db90 <tcp_receive+0x5fc>)
 800db1a:	481c      	ldr	r0, [pc, #112]	@ (800db8c <tcp_receive+0x5f8>)
 800db1c:	f005 fba6 	bl	801326c <iprintf>
      off = (u16_t)off32;
 800db20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db22:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800db26:	4b16      	ldr	r3, [pc, #88]	@ (800db80 <tcp_receive+0x5ec>)
 800db28:	685b      	ldr	r3, [r3, #4]
 800db2a:	891b      	ldrh	r3, [r3, #8]
 800db2c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800db30:	429a      	cmp	r2, r3
 800db32:	d906      	bls.n	800db42 <tcp_receive+0x5ae>
 800db34:	4b13      	ldr	r3, [pc, #76]	@ (800db84 <tcp_receive+0x5f0>)
 800db36:	f240 5297 	movw	r2, #1431	@ 0x597
 800db3a:	4916      	ldr	r1, [pc, #88]	@ (800db94 <tcp_receive+0x600>)
 800db3c:	4813      	ldr	r0, [pc, #76]	@ (800db8c <tcp_receive+0x5f8>)
 800db3e:	f005 fb95 	bl	801326c <iprintf>
      inseg.len -= off;
 800db42:	4b0f      	ldr	r3, [pc, #60]	@ (800db80 <tcp_receive+0x5ec>)
 800db44:	891a      	ldrh	r2, [r3, #8]
 800db46:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800db4a:	1ad3      	subs	r3, r2, r3
 800db4c:	b29a      	uxth	r2, r3
 800db4e:	4b0c      	ldr	r3, [pc, #48]	@ (800db80 <tcp_receive+0x5ec>)
 800db50:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800db52:	4b0b      	ldr	r3, [pc, #44]	@ (800db80 <tcp_receive+0x5ec>)
 800db54:	685b      	ldr	r3, [r3, #4]
 800db56:	891a      	ldrh	r2, [r3, #8]
 800db58:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800db5c:	1ad3      	subs	r3, r2, r3
 800db5e:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 800db60:	e02a      	b.n	800dbb8 <tcp_receive+0x624>
 800db62:	bf00      	nop
 800db64:	08015c74 	.word	0x08015c74
 800db68:	08015c7c 	.word	0x08015c7c
 800db6c:	20008a14 	.word	0x20008a14
 800db70:	20008a10 	.word	0x20008a10
 800db74:	200089d4 	.word	0x200089d4
 800db78:	20008a16 	.word	0x20008a16
 800db7c:	20008a0c 	.word	0x20008a0c
 800db80:	200089ec 	.word	0x200089ec
 800db84:	0801590c 	.word	0x0801590c
 800db88:	08015c84 	.word	0x08015c84
 800db8c:	08015958 	.word	0x08015958
 800db90:	08015c94 	.word	0x08015c94
 800db94:	08015ca4 	.word	0x08015ca4
        off -= p->len;
 800db98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db9a:	895b      	ldrh	r3, [r3, #10]
 800db9c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800dba0:	1ad3      	subs	r3, r2, r3
 800dba2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800dba6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dba8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800dbaa:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800dbac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbae:	2200      	movs	r2, #0
 800dbb0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800dbb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 800dbb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbba:	895b      	ldrh	r3, [r3, #10]
 800dbbc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800dbc0:	429a      	cmp	r2, r3
 800dbc2:	d8e9      	bhi.n	800db98 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800dbc4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dbc8:	4619      	mov	r1, r3
 800dbca:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800dbcc:	f7fc fad8 	bl	800a180 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbd4:	4a90      	ldr	r2, [pc, #576]	@ (800de18 <tcp_receive+0x884>)
 800dbd6:	6013      	str	r3, [r2, #0]
 800dbd8:	4b90      	ldr	r3, [pc, #576]	@ (800de1c <tcp_receive+0x888>)
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	4a8e      	ldr	r2, [pc, #568]	@ (800de18 <tcp_receive+0x884>)
 800dbde:	6812      	ldr	r2, [r2, #0]
 800dbe0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800dbe2:	e00d      	b.n	800dc00 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800dbe4:	4b8c      	ldr	r3, [pc, #560]	@ (800de18 <tcp_receive+0x884>)
 800dbe6:	681a      	ldr	r2, [r3, #0]
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbec:	1ad3      	subs	r3, r2, r3
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	da06      	bge.n	800dc00 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	8b5b      	ldrh	r3, [r3, #26]
 800dbf6:	f043 0302 	orr.w	r3, r3, #2
 800dbfa:	b29a      	uxth	r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800dc00:	4b85      	ldr	r3, [pc, #532]	@ (800de18 <tcp_receive+0x884>)
 800dc02:	681a      	ldr	r2, [r3, #0]
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc08:	1ad3      	subs	r3, r2, r3
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	f2c0 8427 	blt.w	800e45e <tcp_receive+0xeca>
 800dc10:	4b81      	ldr	r3, [pc, #516]	@ (800de18 <tcp_receive+0x884>)
 800dc12:	681a      	ldr	r2, [r3, #0]
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc18:	6879      	ldr	r1, [r7, #4]
 800dc1a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800dc1c:	440b      	add	r3, r1
 800dc1e:	1ad3      	subs	r3, r2, r3
 800dc20:	3301      	adds	r3, #1
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	f300 841b 	bgt.w	800e45e <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc2c:	4b7a      	ldr	r3, [pc, #488]	@ (800de18 <tcp_receive+0x884>)
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	429a      	cmp	r2, r3
 800dc32:	f040 8298 	bne.w	800e166 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800dc36:	4b79      	ldr	r3, [pc, #484]	@ (800de1c <tcp_receive+0x888>)
 800dc38:	891c      	ldrh	r4, [r3, #8]
 800dc3a:	4b78      	ldr	r3, [pc, #480]	@ (800de1c <tcp_receive+0x888>)
 800dc3c:	68db      	ldr	r3, [r3, #12]
 800dc3e:	899b      	ldrh	r3, [r3, #12]
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	4618      	mov	r0, r3
 800dc44:	f7fa ffc4 	bl	8008bd0 <lwip_htons>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	b2db      	uxtb	r3, r3
 800dc4c:	f003 0303 	and.w	r3, r3, #3
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d001      	beq.n	800dc58 <tcp_receive+0x6c4>
 800dc54:	2301      	movs	r3, #1
 800dc56:	e000      	b.n	800dc5a <tcp_receive+0x6c6>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	4423      	add	r3, r4
 800dc5c:	b29a      	uxth	r2, r3
 800dc5e:	4b70      	ldr	r3, [pc, #448]	@ (800de20 <tcp_receive+0x88c>)
 800dc60:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800dc66:	4b6e      	ldr	r3, [pc, #440]	@ (800de20 <tcp_receive+0x88c>)
 800dc68:	881b      	ldrh	r3, [r3, #0]
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d274      	bcs.n	800dd58 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800dc6e:	4b6b      	ldr	r3, [pc, #428]	@ (800de1c <tcp_receive+0x888>)
 800dc70:	68db      	ldr	r3, [r3, #12]
 800dc72:	899b      	ldrh	r3, [r3, #12]
 800dc74:	b29b      	uxth	r3, r3
 800dc76:	4618      	mov	r0, r3
 800dc78:	f7fa ffaa 	bl	8008bd0 <lwip_htons>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	b2db      	uxtb	r3, r3
 800dc80:	f003 0301 	and.w	r3, r3, #1
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d01e      	beq.n	800dcc6 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800dc88:	4b64      	ldr	r3, [pc, #400]	@ (800de1c <tcp_receive+0x888>)
 800dc8a:	68db      	ldr	r3, [r3, #12]
 800dc8c:	899b      	ldrh	r3, [r3, #12]
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	b21b      	sxth	r3, r3
 800dc92:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800dc96:	b21c      	sxth	r4, r3
 800dc98:	4b60      	ldr	r3, [pc, #384]	@ (800de1c <tcp_receive+0x888>)
 800dc9a:	68db      	ldr	r3, [r3, #12]
 800dc9c:	899b      	ldrh	r3, [r3, #12]
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	4618      	mov	r0, r3
 800dca2:	f7fa ff95 	bl	8008bd0 <lwip_htons>
 800dca6:	4603      	mov	r3, r0
 800dca8:	b2db      	uxtb	r3, r3
 800dcaa:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800dcae:	b29b      	uxth	r3, r3
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f7fa ff8d 	bl	8008bd0 <lwip_htons>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	b21b      	sxth	r3, r3
 800dcba:	4323      	orrs	r3, r4
 800dcbc:	b21a      	sxth	r2, r3
 800dcbe:	4b57      	ldr	r3, [pc, #348]	@ (800de1c <tcp_receive+0x888>)
 800dcc0:	68db      	ldr	r3, [r3, #12]
 800dcc2:	b292      	uxth	r2, r2
 800dcc4:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800dcca:	4b54      	ldr	r3, [pc, #336]	@ (800de1c <tcp_receive+0x888>)
 800dccc:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800dcce:	4b53      	ldr	r3, [pc, #332]	@ (800de1c <tcp_receive+0x888>)
 800dcd0:	68db      	ldr	r3, [r3, #12]
 800dcd2:	899b      	ldrh	r3, [r3, #12]
 800dcd4:	b29b      	uxth	r3, r3
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	f7fa ff7a 	bl	8008bd0 <lwip_htons>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	b2db      	uxtb	r3, r3
 800dce0:	f003 0302 	and.w	r3, r3, #2
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d005      	beq.n	800dcf4 <tcp_receive+0x760>
            inseg.len -= 1;
 800dce8:	4b4c      	ldr	r3, [pc, #304]	@ (800de1c <tcp_receive+0x888>)
 800dcea:	891b      	ldrh	r3, [r3, #8]
 800dcec:	3b01      	subs	r3, #1
 800dcee:	b29a      	uxth	r2, r3
 800dcf0:	4b4a      	ldr	r3, [pc, #296]	@ (800de1c <tcp_receive+0x888>)
 800dcf2:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800dcf4:	4b49      	ldr	r3, [pc, #292]	@ (800de1c <tcp_receive+0x888>)
 800dcf6:	685b      	ldr	r3, [r3, #4]
 800dcf8:	4a48      	ldr	r2, [pc, #288]	@ (800de1c <tcp_receive+0x888>)
 800dcfa:	8912      	ldrh	r2, [r2, #8]
 800dcfc:	4611      	mov	r1, r2
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f7fc f93e 	bl	8009f80 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800dd04:	4b45      	ldr	r3, [pc, #276]	@ (800de1c <tcp_receive+0x888>)
 800dd06:	891c      	ldrh	r4, [r3, #8]
 800dd08:	4b44      	ldr	r3, [pc, #272]	@ (800de1c <tcp_receive+0x888>)
 800dd0a:	68db      	ldr	r3, [r3, #12]
 800dd0c:	899b      	ldrh	r3, [r3, #12]
 800dd0e:	b29b      	uxth	r3, r3
 800dd10:	4618      	mov	r0, r3
 800dd12:	f7fa ff5d 	bl	8008bd0 <lwip_htons>
 800dd16:	4603      	mov	r3, r0
 800dd18:	b2db      	uxtb	r3, r3
 800dd1a:	f003 0303 	and.w	r3, r3, #3
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d001      	beq.n	800dd26 <tcp_receive+0x792>
 800dd22:	2301      	movs	r3, #1
 800dd24:	e000      	b.n	800dd28 <tcp_receive+0x794>
 800dd26:	2300      	movs	r3, #0
 800dd28:	4423      	add	r3, r4
 800dd2a:	b29a      	uxth	r2, r3
 800dd2c:	4b3c      	ldr	r3, [pc, #240]	@ (800de20 <tcp_receive+0x88c>)
 800dd2e:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800dd30:	4b3b      	ldr	r3, [pc, #236]	@ (800de20 <tcp_receive+0x88c>)
 800dd32:	881b      	ldrh	r3, [r3, #0]
 800dd34:	461a      	mov	r2, r3
 800dd36:	4b38      	ldr	r3, [pc, #224]	@ (800de18 <tcp_receive+0x884>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	441a      	add	r2, r3
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd40:	6879      	ldr	r1, [r7, #4]
 800dd42:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800dd44:	440b      	add	r3, r1
 800dd46:	429a      	cmp	r2, r3
 800dd48:	d006      	beq.n	800dd58 <tcp_receive+0x7c4>
 800dd4a:	4b36      	ldr	r3, [pc, #216]	@ (800de24 <tcp_receive+0x890>)
 800dd4c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800dd50:	4935      	ldr	r1, [pc, #212]	@ (800de28 <tcp_receive+0x894>)
 800dd52:	4836      	ldr	r0, [pc, #216]	@ (800de2c <tcp_receive+0x898>)
 800dd54:	f005 fa8a 	bl	801326c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	f000 80e6 	beq.w	800df2e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800dd62:	4b2e      	ldr	r3, [pc, #184]	@ (800de1c <tcp_receive+0x888>)
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	899b      	ldrh	r3, [r3, #12]
 800dd68:	b29b      	uxth	r3, r3
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	f7fa ff30 	bl	8008bd0 <lwip_htons>
 800dd70:	4603      	mov	r3, r0
 800dd72:	b2db      	uxtb	r3, r3
 800dd74:	f003 0301 	and.w	r3, r3, #1
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d010      	beq.n	800dd9e <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800dd7c:	e00a      	b.n	800dd94 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd82:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd88:	681a      	ldr	r2, [r3, #0]
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 800dd8e:	68f8      	ldr	r0, [r7, #12]
 800dd90:	f7fd fd93 	bl	800b8ba <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d1f0      	bne.n	800dd7e <tcp_receive+0x7ea>
 800dd9c:	e0c7      	b.n	800df2e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dda2:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800dda4:	e051      	b.n	800de4a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800dda6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dda8:	68db      	ldr	r3, [r3, #12]
 800ddaa:	899b      	ldrh	r3, [r3, #12]
 800ddac:	b29b      	uxth	r3, r3
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f7fa ff0e 	bl	8008bd0 <lwip_htons>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	b2db      	uxtb	r3, r3
 800ddb8:	f003 0301 	and.w	r3, r3, #1
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d03c      	beq.n	800de3a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800ddc0:	4b16      	ldr	r3, [pc, #88]	@ (800de1c <tcp_receive+0x888>)
 800ddc2:	68db      	ldr	r3, [r3, #12]
 800ddc4:	899b      	ldrh	r3, [r3, #12]
 800ddc6:	b29b      	uxth	r3, r3
 800ddc8:	4618      	mov	r0, r3
 800ddca:	f7fa ff01 	bl	8008bd0 <lwip_htons>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	b2db      	uxtb	r3, r3
 800ddd2:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d12f      	bne.n	800de3a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800ddda:	4b10      	ldr	r3, [pc, #64]	@ (800de1c <tcp_receive+0x888>)
 800dddc:	68db      	ldr	r3, [r3, #12]
 800ddde:	899b      	ldrh	r3, [r3, #12]
 800dde0:	b29c      	uxth	r4, r3
 800dde2:	2001      	movs	r0, #1
 800dde4:	f7fa fef4 	bl	8008bd0 <lwip_htons>
 800dde8:	4603      	mov	r3, r0
 800ddea:	461a      	mov	r2, r3
 800ddec:	4b0b      	ldr	r3, [pc, #44]	@ (800de1c <tcp_receive+0x888>)
 800ddee:	68db      	ldr	r3, [r3, #12]
 800ddf0:	4322      	orrs	r2, r4
 800ddf2:	b292      	uxth	r2, r2
 800ddf4:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800ddf6:	4b09      	ldr	r3, [pc, #36]	@ (800de1c <tcp_receive+0x888>)
 800ddf8:	891c      	ldrh	r4, [r3, #8]
 800ddfa:	4b08      	ldr	r3, [pc, #32]	@ (800de1c <tcp_receive+0x888>)
 800ddfc:	68db      	ldr	r3, [r3, #12]
 800ddfe:	899b      	ldrh	r3, [r3, #12]
 800de00:	b29b      	uxth	r3, r3
 800de02:	4618      	mov	r0, r3
 800de04:	f7fa fee4 	bl	8008bd0 <lwip_htons>
 800de08:	4603      	mov	r3, r0
 800de0a:	b2db      	uxtb	r3, r3
 800de0c:	f003 0303 	and.w	r3, r3, #3
 800de10:	2b00      	cmp	r3, #0
 800de12:	d00d      	beq.n	800de30 <tcp_receive+0x89c>
 800de14:	2301      	movs	r3, #1
 800de16:	e00c      	b.n	800de32 <tcp_receive+0x89e>
 800de18:	20008a0c 	.word	0x20008a0c
 800de1c:	200089ec 	.word	0x200089ec
 800de20:	20008a16 	.word	0x20008a16
 800de24:	0801590c 	.word	0x0801590c
 800de28:	08015cb4 	.word	0x08015cb4
 800de2c:	08015958 	.word	0x08015958
 800de30:	2300      	movs	r3, #0
 800de32:	4423      	add	r3, r4
 800de34:	b29a      	uxth	r2, r3
 800de36:	4b98      	ldr	r3, [pc, #608]	@ (800e098 <tcp_receive+0xb04>)
 800de38:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800de3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de3c:	613b      	str	r3, [r7, #16]
              next = next->next;
 800de3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 800de44:	6938      	ldr	r0, [r7, #16]
 800de46:	f7fd fd38 	bl	800b8ba <tcp_seg_free>
            while (next &&
 800de4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d00e      	beq.n	800de6e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800de50:	4b91      	ldr	r3, [pc, #580]	@ (800e098 <tcp_receive+0xb04>)
 800de52:	881b      	ldrh	r3, [r3, #0]
 800de54:	461a      	mov	r2, r3
 800de56:	4b91      	ldr	r3, [pc, #580]	@ (800e09c <tcp_receive+0xb08>)
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	441a      	add	r2, r3
 800de5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de5e:	68db      	ldr	r3, [r3, #12]
 800de60:	685b      	ldr	r3, [r3, #4]
 800de62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800de64:	8909      	ldrh	r1, [r1, #8]
 800de66:	440b      	add	r3, r1
 800de68:	1ad3      	subs	r3, r2, r3
            while (next &&
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	da9b      	bge.n	800dda6 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800de6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de70:	2b00      	cmp	r3, #0
 800de72:	d059      	beq.n	800df28 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800de74:	4b88      	ldr	r3, [pc, #544]	@ (800e098 <tcp_receive+0xb04>)
 800de76:	881b      	ldrh	r3, [r3, #0]
 800de78:	461a      	mov	r2, r3
 800de7a:	4b88      	ldr	r3, [pc, #544]	@ (800e09c <tcp_receive+0xb08>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	441a      	add	r2, r3
 800de80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de82:	68db      	ldr	r3, [r3, #12]
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	1ad3      	subs	r3, r2, r3
            if (next &&
 800de88:	2b00      	cmp	r3, #0
 800de8a:	dd4d      	ble.n	800df28 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800de8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de8e:	68db      	ldr	r3, [r3, #12]
 800de90:	685b      	ldr	r3, [r3, #4]
 800de92:	b29a      	uxth	r2, r3
 800de94:	4b81      	ldr	r3, [pc, #516]	@ (800e09c <tcp_receive+0xb08>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	b29b      	uxth	r3, r3
 800de9a:	1ad3      	subs	r3, r2, r3
 800de9c:	b29a      	uxth	r2, r3
 800de9e:	4b80      	ldr	r3, [pc, #512]	@ (800e0a0 <tcp_receive+0xb0c>)
 800dea0:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800dea2:	4b7f      	ldr	r3, [pc, #508]	@ (800e0a0 <tcp_receive+0xb0c>)
 800dea4:	68db      	ldr	r3, [r3, #12]
 800dea6:	899b      	ldrh	r3, [r3, #12]
 800dea8:	b29b      	uxth	r3, r3
 800deaa:	4618      	mov	r0, r3
 800deac:	f7fa fe90 	bl	8008bd0 <lwip_htons>
 800deb0:	4603      	mov	r3, r0
 800deb2:	b2db      	uxtb	r3, r3
 800deb4:	f003 0302 	and.w	r3, r3, #2
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d005      	beq.n	800dec8 <tcp_receive+0x934>
                inseg.len -= 1;
 800debc:	4b78      	ldr	r3, [pc, #480]	@ (800e0a0 <tcp_receive+0xb0c>)
 800debe:	891b      	ldrh	r3, [r3, #8]
 800dec0:	3b01      	subs	r3, #1
 800dec2:	b29a      	uxth	r2, r3
 800dec4:	4b76      	ldr	r3, [pc, #472]	@ (800e0a0 <tcp_receive+0xb0c>)
 800dec6:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800dec8:	4b75      	ldr	r3, [pc, #468]	@ (800e0a0 <tcp_receive+0xb0c>)
 800deca:	685b      	ldr	r3, [r3, #4]
 800decc:	4a74      	ldr	r2, [pc, #464]	@ (800e0a0 <tcp_receive+0xb0c>)
 800dece:	8912      	ldrh	r2, [r2, #8]
 800ded0:	4611      	mov	r1, r2
 800ded2:	4618      	mov	r0, r3
 800ded4:	f7fc f854 	bl	8009f80 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800ded8:	4b71      	ldr	r3, [pc, #452]	@ (800e0a0 <tcp_receive+0xb0c>)
 800deda:	891c      	ldrh	r4, [r3, #8]
 800dedc:	4b70      	ldr	r3, [pc, #448]	@ (800e0a0 <tcp_receive+0xb0c>)
 800dede:	68db      	ldr	r3, [r3, #12]
 800dee0:	899b      	ldrh	r3, [r3, #12]
 800dee2:	b29b      	uxth	r3, r3
 800dee4:	4618      	mov	r0, r3
 800dee6:	f7fa fe73 	bl	8008bd0 <lwip_htons>
 800deea:	4603      	mov	r3, r0
 800deec:	b2db      	uxtb	r3, r3
 800deee:	f003 0303 	and.w	r3, r3, #3
 800def2:	2b00      	cmp	r3, #0
 800def4:	d001      	beq.n	800defa <tcp_receive+0x966>
 800def6:	2301      	movs	r3, #1
 800def8:	e000      	b.n	800defc <tcp_receive+0x968>
 800defa:	2300      	movs	r3, #0
 800defc:	4423      	add	r3, r4
 800defe:	b29a      	uxth	r2, r3
 800df00:	4b65      	ldr	r3, [pc, #404]	@ (800e098 <tcp_receive+0xb04>)
 800df02:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800df04:	4b64      	ldr	r3, [pc, #400]	@ (800e098 <tcp_receive+0xb04>)
 800df06:	881b      	ldrh	r3, [r3, #0]
 800df08:	461a      	mov	r2, r3
 800df0a:	4b64      	ldr	r3, [pc, #400]	@ (800e09c <tcp_receive+0xb08>)
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	441a      	add	r2, r3
 800df10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df12:	68db      	ldr	r3, [r3, #12]
 800df14:	685b      	ldr	r3, [r3, #4]
 800df16:	429a      	cmp	r2, r3
 800df18:	d006      	beq.n	800df28 <tcp_receive+0x994>
 800df1a:	4b62      	ldr	r3, [pc, #392]	@ (800e0a4 <tcp_receive+0xb10>)
 800df1c:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 800df20:	4961      	ldr	r1, [pc, #388]	@ (800e0a8 <tcp_receive+0xb14>)
 800df22:	4862      	ldr	r0, [pc, #392]	@ (800e0ac <tcp_receive+0xb18>)
 800df24:	f005 f9a2 	bl	801326c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800df2c:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800df2e:	4b5a      	ldr	r3, [pc, #360]	@ (800e098 <tcp_receive+0xb04>)
 800df30:	881b      	ldrh	r3, [r3, #0]
 800df32:	461a      	mov	r2, r3
 800df34:	4b59      	ldr	r3, [pc, #356]	@ (800e09c <tcp_receive+0xb08>)
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	441a      	add	r2, r3
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800df42:	4b55      	ldr	r3, [pc, #340]	@ (800e098 <tcp_receive+0xb04>)
 800df44:	881b      	ldrh	r3, [r3, #0]
 800df46:	429a      	cmp	r2, r3
 800df48:	d206      	bcs.n	800df58 <tcp_receive+0x9c4>
 800df4a:	4b56      	ldr	r3, [pc, #344]	@ (800e0a4 <tcp_receive+0xb10>)
 800df4c:	f240 6207 	movw	r2, #1543	@ 0x607
 800df50:	4957      	ldr	r1, [pc, #348]	@ (800e0b0 <tcp_receive+0xb1c>)
 800df52:	4856      	ldr	r0, [pc, #344]	@ (800e0ac <tcp_receive+0xb18>)
 800df54:	f005 f98a 	bl	801326c <iprintf>
        pcb->rcv_wnd -= tcplen;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800df5c:	4b4e      	ldr	r3, [pc, #312]	@ (800e098 <tcp_receive+0xb04>)
 800df5e:	881b      	ldrh	r3, [r3, #0]
 800df60:	1ad3      	subs	r3, r2, r3
 800df62:	b29a      	uxth	r2, r3
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f7fc ffc5 	bl	800aef8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800df6e:	4b4c      	ldr	r3, [pc, #304]	@ (800e0a0 <tcp_receive+0xb0c>)
 800df70:	685b      	ldr	r3, [r3, #4]
 800df72:	891b      	ldrh	r3, [r3, #8]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d006      	beq.n	800df86 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800df78:	4b49      	ldr	r3, [pc, #292]	@ (800e0a0 <tcp_receive+0xb0c>)
 800df7a:	685b      	ldr	r3, [r3, #4]
 800df7c:	4a4d      	ldr	r2, [pc, #308]	@ (800e0b4 <tcp_receive+0xb20>)
 800df7e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800df80:	4b47      	ldr	r3, [pc, #284]	@ (800e0a0 <tcp_receive+0xb0c>)
 800df82:	2200      	movs	r2, #0
 800df84:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800df86:	4b46      	ldr	r3, [pc, #280]	@ (800e0a0 <tcp_receive+0xb0c>)
 800df88:	68db      	ldr	r3, [r3, #12]
 800df8a:	899b      	ldrh	r3, [r3, #12]
 800df8c:	b29b      	uxth	r3, r3
 800df8e:	4618      	mov	r0, r3
 800df90:	f7fa fe1e 	bl	8008bd0 <lwip_htons>
 800df94:	4603      	mov	r3, r0
 800df96:	b2db      	uxtb	r3, r3
 800df98:	f003 0301 	and.w	r3, r3, #1
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	f000 80b8 	beq.w	800e112 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800dfa2:	4b45      	ldr	r3, [pc, #276]	@ (800e0b8 <tcp_receive+0xb24>)
 800dfa4:	781b      	ldrb	r3, [r3, #0]
 800dfa6:	f043 0320 	orr.w	r3, r3, #32
 800dfaa:	b2da      	uxtb	r2, r3
 800dfac:	4b42      	ldr	r3, [pc, #264]	@ (800e0b8 <tcp_receive+0xb24>)
 800dfae:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800dfb0:	e0af      	b.n	800e112 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dfb6:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dfbc:	68db      	ldr	r3, [r3, #12]
 800dfbe:	685b      	ldr	r3, [r3, #4]
 800dfc0:	4a36      	ldr	r2, [pc, #216]	@ (800e09c <tcp_receive+0xb08>)
 800dfc2:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800dfc4:	68bb      	ldr	r3, [r7, #8]
 800dfc6:	891b      	ldrh	r3, [r3, #8]
 800dfc8:	461c      	mov	r4, r3
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	68db      	ldr	r3, [r3, #12]
 800dfce:	899b      	ldrh	r3, [r3, #12]
 800dfd0:	b29b      	uxth	r3, r3
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	f7fa fdfc 	bl	8008bd0 <lwip_htons>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	f003 0303 	and.w	r3, r3, #3
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d001      	beq.n	800dfe8 <tcp_receive+0xa54>
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	e000      	b.n	800dfea <tcp_receive+0xa56>
 800dfe8:	2300      	movs	r3, #0
 800dfea:	191a      	adds	r2, r3, r4
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dff0:	441a      	add	r2, r3
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dffa:	461c      	mov	r4, r3
 800dffc:	68bb      	ldr	r3, [r7, #8]
 800dffe:	891b      	ldrh	r3, [r3, #8]
 800e000:	461d      	mov	r5, r3
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	68db      	ldr	r3, [r3, #12]
 800e006:	899b      	ldrh	r3, [r3, #12]
 800e008:	b29b      	uxth	r3, r3
 800e00a:	4618      	mov	r0, r3
 800e00c:	f7fa fde0 	bl	8008bd0 <lwip_htons>
 800e010:	4603      	mov	r3, r0
 800e012:	b2db      	uxtb	r3, r3
 800e014:	f003 0303 	and.w	r3, r3, #3
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d001      	beq.n	800e020 <tcp_receive+0xa8c>
 800e01c:	2301      	movs	r3, #1
 800e01e:	e000      	b.n	800e022 <tcp_receive+0xa8e>
 800e020:	2300      	movs	r3, #0
 800e022:	442b      	add	r3, r5
 800e024:	429c      	cmp	r4, r3
 800e026:	d206      	bcs.n	800e036 <tcp_receive+0xaa2>
 800e028:	4b1e      	ldr	r3, [pc, #120]	@ (800e0a4 <tcp_receive+0xb10>)
 800e02a:	f240 622b 	movw	r2, #1579	@ 0x62b
 800e02e:	4923      	ldr	r1, [pc, #140]	@ (800e0bc <tcp_receive+0xb28>)
 800e030:	481e      	ldr	r0, [pc, #120]	@ (800e0ac <tcp_receive+0xb18>)
 800e032:	f005 f91b 	bl	801326c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800e036:	68bb      	ldr	r3, [r7, #8]
 800e038:	891b      	ldrh	r3, [r3, #8]
 800e03a:	461c      	mov	r4, r3
 800e03c:	68bb      	ldr	r3, [r7, #8]
 800e03e:	68db      	ldr	r3, [r3, #12]
 800e040:	899b      	ldrh	r3, [r3, #12]
 800e042:	b29b      	uxth	r3, r3
 800e044:	4618      	mov	r0, r3
 800e046:	f7fa fdc3 	bl	8008bd0 <lwip_htons>
 800e04a:	4603      	mov	r3, r0
 800e04c:	b2db      	uxtb	r3, r3
 800e04e:	f003 0303 	and.w	r3, r3, #3
 800e052:	2b00      	cmp	r3, #0
 800e054:	d001      	beq.n	800e05a <tcp_receive+0xac6>
 800e056:	2301      	movs	r3, #1
 800e058:	e000      	b.n	800e05c <tcp_receive+0xac8>
 800e05a:	2300      	movs	r3, #0
 800e05c:	1919      	adds	r1, r3, r4
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800e062:	b28b      	uxth	r3, r1
 800e064:	1ad3      	subs	r3, r2, r3
 800e066:	b29a      	uxth	r2, r3
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f7fc ff43 	bl	800aef8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	685b      	ldr	r3, [r3, #4]
 800e076:	891b      	ldrh	r3, [r3, #8]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d028      	beq.n	800e0ce <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800e07c:	4b0d      	ldr	r3, [pc, #52]	@ (800e0b4 <tcp_receive+0xb20>)
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d01d      	beq.n	800e0c0 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800e084:	4b0b      	ldr	r3, [pc, #44]	@ (800e0b4 <tcp_receive+0xb20>)
 800e086:	681a      	ldr	r2, [r3, #0]
 800e088:	68bb      	ldr	r3, [r7, #8]
 800e08a:	685b      	ldr	r3, [r3, #4]
 800e08c:	4619      	mov	r1, r3
 800e08e:	4610      	mov	r0, r2
 800e090:	f7fc f9be 	bl	800a410 <pbuf_cat>
 800e094:	e018      	b.n	800e0c8 <tcp_receive+0xb34>
 800e096:	bf00      	nop
 800e098:	20008a16 	.word	0x20008a16
 800e09c:	20008a0c 	.word	0x20008a0c
 800e0a0:	200089ec 	.word	0x200089ec
 800e0a4:	0801590c 	.word	0x0801590c
 800e0a8:	08015cec 	.word	0x08015cec
 800e0ac:	08015958 	.word	0x08015958
 800e0b0:	08015d28 	.word	0x08015d28
 800e0b4:	20008a1c 	.word	0x20008a1c
 800e0b8:	20008a19 	.word	0x20008a19
 800e0bc:	08015d48 	.word	0x08015d48
            } else {
              recv_data = cseg->p;
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	685b      	ldr	r3, [r3, #4]
 800e0c4:	4a70      	ldr	r2, [pc, #448]	@ (800e288 <tcp_receive+0xcf4>)
 800e0c6:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800e0c8:	68bb      	ldr	r3, [r7, #8]
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800e0ce:	68bb      	ldr	r3, [r7, #8]
 800e0d0:	68db      	ldr	r3, [r3, #12]
 800e0d2:	899b      	ldrh	r3, [r3, #12]
 800e0d4:	b29b      	uxth	r3, r3
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	f7fa fd7a 	bl	8008bd0 <lwip_htons>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	b2db      	uxtb	r3, r3
 800e0e0:	f003 0301 	and.w	r3, r3, #1
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d00d      	beq.n	800e104 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800e0e8:	4b68      	ldr	r3, [pc, #416]	@ (800e28c <tcp_receive+0xcf8>)
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	f043 0320 	orr.w	r3, r3, #32
 800e0f0:	b2da      	uxtb	r2, r3
 800e0f2:	4b66      	ldr	r3, [pc, #408]	@ (800e28c <tcp_receive+0xcf8>)
 800e0f4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	7d1b      	ldrb	r3, [r3, #20]
 800e0fa:	2b04      	cmp	r3, #4
 800e0fc:	d102      	bne.n	800e104 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	2207      	movs	r2, #7
 800e102:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	681a      	ldr	r2, [r3, #0]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 800e10c:	68b8      	ldr	r0, [r7, #8]
 800e10e:	f7fd fbd4 	bl	800b8ba <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e116:	2b00      	cmp	r3, #0
 800e118:	d008      	beq.n	800e12c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e11e:	68db      	ldr	r3, [r3, #12]
 800e120:	685a      	ldr	r2, [r3, #4]
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 800e126:	429a      	cmp	r2, r3
 800e128:	f43f af43 	beq.w	800dfb2 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	8b5b      	ldrh	r3, [r3, #26]
 800e130:	f003 0301 	and.w	r3, r3, #1
 800e134:	2b00      	cmp	r3, #0
 800e136:	d00e      	beq.n	800e156 <tcp_receive+0xbc2>
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	8b5b      	ldrh	r3, [r3, #26]
 800e13c:	f023 0301 	bic.w	r3, r3, #1
 800e140:	b29a      	uxth	r2, r3
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	835a      	strh	r2, [r3, #26]
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	8b5b      	ldrh	r3, [r3, #26]
 800e14a:	f043 0302 	orr.w	r3, r3, #2
 800e14e:	b29a      	uxth	r2, r3
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e154:	e187      	b.n	800e466 <tcp_receive+0xed2>
        tcp_ack(pcb);
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	8b5b      	ldrh	r3, [r3, #26]
 800e15a:	f043 0301 	orr.w	r3, r3, #1
 800e15e:	b29a      	uxth	r2, r3
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e164:	e17f      	b.n	800e466 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d106      	bne.n	800e17c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800e16e:	4848      	ldr	r0, [pc, #288]	@ (800e290 <tcp_receive+0xcfc>)
 800e170:	f7fd fbbc 	bl	800b8ec <tcp_seg_copy>
 800e174:	4602      	mov	r2, r0
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	675a      	str	r2, [r3, #116]	@ 0x74
 800e17a:	e16c      	b.n	800e456 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800e17c:	2300      	movs	r3, #0
 800e17e:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e184:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e186:	e156      	b.n	800e436 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 800e188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e18a:	68db      	ldr	r3, [r3, #12]
 800e18c:	685a      	ldr	r2, [r3, #4]
 800e18e:	4b41      	ldr	r3, [pc, #260]	@ (800e294 <tcp_receive+0xd00>)
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	429a      	cmp	r2, r3
 800e194:	d11d      	bne.n	800e1d2 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800e196:	4b3e      	ldr	r3, [pc, #248]	@ (800e290 <tcp_receive+0xcfc>)
 800e198:	891a      	ldrh	r2, [r3, #8]
 800e19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e19c:	891b      	ldrh	r3, [r3, #8]
 800e19e:	429a      	cmp	r2, r3
 800e1a0:	f240 814e 	bls.w	800e440 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e1a4:	483a      	ldr	r0, [pc, #232]	@ (800e290 <tcp_receive+0xcfc>)
 800e1a6:	f7fd fba1 	bl	800b8ec <tcp_seg_copy>
 800e1aa:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800e1ac:	697b      	ldr	r3, [r7, #20]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	f000 8148 	beq.w	800e444 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 800e1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d003      	beq.n	800e1c2 <tcp_receive+0xc2e>
                    prev->next = cseg;
 800e1ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1bc:	697a      	ldr	r2, [r7, #20]
 800e1be:	601a      	str	r2, [r3, #0]
 800e1c0:	e002      	b.n	800e1c8 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	697a      	ldr	r2, [r7, #20]
 800e1c6:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800e1c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e1ca:	6978      	ldr	r0, [r7, #20]
 800e1cc:	f7ff f8de 	bl	800d38c <tcp_oos_insert_segment>
                }
                break;
 800e1d0:	e138      	b.n	800e444 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800e1d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d117      	bne.n	800e208 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800e1d8:	4b2e      	ldr	r3, [pc, #184]	@ (800e294 <tcp_receive+0xd00>)
 800e1da:	681a      	ldr	r2, [r3, #0]
 800e1dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1de:	68db      	ldr	r3, [r3, #12]
 800e1e0:	685b      	ldr	r3, [r3, #4]
 800e1e2:	1ad3      	subs	r3, r2, r3
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	da57      	bge.n	800e298 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e1e8:	4829      	ldr	r0, [pc, #164]	@ (800e290 <tcp_receive+0xcfc>)
 800e1ea:	f7fd fb7f 	bl	800b8ec <tcp_seg_copy>
 800e1ee:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800e1f0:	69bb      	ldr	r3, [r7, #24]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	f000 8128 	beq.w	800e448 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	69ba      	ldr	r2, [r7, #24]
 800e1fc:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 800e1fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e200:	69b8      	ldr	r0, [r7, #24]
 800e202:	f7ff f8c3 	bl	800d38c <tcp_oos_insert_segment>
                  }
                  break;
 800e206:	e11f      	b.n	800e448 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800e208:	4b22      	ldr	r3, [pc, #136]	@ (800e294 <tcp_receive+0xd00>)
 800e20a:	681a      	ldr	r2, [r3, #0]
 800e20c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e20e:	68db      	ldr	r3, [r3, #12]
 800e210:	685b      	ldr	r3, [r3, #4]
 800e212:	1ad3      	subs	r3, r2, r3
 800e214:	3b01      	subs	r3, #1
 800e216:	2b00      	cmp	r3, #0
 800e218:	db3e      	blt.n	800e298 <tcp_receive+0xd04>
 800e21a:	4b1e      	ldr	r3, [pc, #120]	@ (800e294 <tcp_receive+0xd00>)
 800e21c:	681a      	ldr	r2, [r3, #0]
 800e21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e220:	68db      	ldr	r3, [r3, #12]
 800e222:	685b      	ldr	r3, [r3, #4]
 800e224:	1ad3      	subs	r3, r2, r3
 800e226:	3301      	adds	r3, #1
 800e228:	2b00      	cmp	r3, #0
 800e22a:	dc35      	bgt.n	800e298 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e22c:	4818      	ldr	r0, [pc, #96]	@ (800e290 <tcp_receive+0xcfc>)
 800e22e:	f7fd fb5d 	bl	800b8ec <tcp_seg_copy>
 800e232:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800e234:	69fb      	ldr	r3, [r7, #28]
 800e236:	2b00      	cmp	r3, #0
 800e238:	f000 8108 	beq.w	800e44c <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800e23c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e23e:	68db      	ldr	r3, [r3, #12]
 800e240:	685b      	ldr	r3, [r3, #4]
 800e242:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e244:	8912      	ldrh	r2, [r2, #8]
 800e246:	441a      	add	r2, r3
 800e248:	4b12      	ldr	r3, [pc, #72]	@ (800e294 <tcp_receive+0xd00>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	1ad3      	subs	r3, r2, r3
 800e24e:	2b00      	cmp	r3, #0
 800e250:	dd12      	ble.n	800e278 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800e252:	4b10      	ldr	r3, [pc, #64]	@ (800e294 <tcp_receive+0xd00>)
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	b29a      	uxth	r2, r3
 800e258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e25a:	68db      	ldr	r3, [r3, #12]
 800e25c:	685b      	ldr	r3, [r3, #4]
 800e25e:	b29b      	uxth	r3, r3
 800e260:	1ad3      	subs	r3, r2, r3
 800e262:	b29a      	uxth	r2, r3
 800e264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e266:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800e268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e26a:	685a      	ldr	r2, [r3, #4]
 800e26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e26e:	891b      	ldrh	r3, [r3, #8]
 800e270:	4619      	mov	r1, r3
 800e272:	4610      	mov	r0, r2
 800e274:	f7fb fe84 	bl	8009f80 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800e278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e27a:	69fa      	ldr	r2, [r7, #28]
 800e27c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800e27e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e280:	69f8      	ldr	r0, [r7, #28]
 800e282:	f7ff f883 	bl	800d38c <tcp_oos_insert_segment>
                  }
                  break;
 800e286:	e0e1      	b.n	800e44c <tcp_receive+0xeb8>
 800e288:	20008a1c 	.word	0x20008a1c
 800e28c:	20008a19 	.word	0x20008a19
 800e290:	200089ec 	.word	0x200089ec
 800e294:	20008a0c 	.word	0x20008a0c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800e298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e29a:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800e29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	f040 80c5 	bne.w	800e430 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800e2a6:	4b7f      	ldr	r3, [pc, #508]	@ (800e4a4 <tcp_receive+0xf10>)
 800e2a8:	681a      	ldr	r2, [r3, #0]
 800e2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ac:	68db      	ldr	r3, [r3, #12]
 800e2ae:	685b      	ldr	r3, [r3, #4]
 800e2b0:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	f340 80bc 	ble.w	800e430 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800e2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ba:	68db      	ldr	r3, [r3, #12]
 800e2bc:	899b      	ldrh	r3, [r3, #12]
 800e2be:	b29b      	uxth	r3, r3
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	f7fa fc85 	bl	8008bd0 <lwip_htons>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	b2db      	uxtb	r3, r3
 800e2ca:	f003 0301 	and.w	r3, r3, #1
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	f040 80be 	bne.w	800e450 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800e2d4:	4874      	ldr	r0, [pc, #464]	@ (800e4a8 <tcp_receive+0xf14>)
 800e2d6:	f7fd fb09 	bl	800b8ec <tcp_seg_copy>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2de:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800e2e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	f000 80b5 	beq.w	800e454 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800e2ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ec:	68db      	ldr	r3, [r3, #12]
 800e2ee:	685b      	ldr	r3, [r3, #4]
 800e2f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2f2:	8912      	ldrh	r2, [r2, #8]
 800e2f4:	441a      	add	r2, r3
 800e2f6:	4b6b      	ldr	r3, [pc, #428]	@ (800e4a4 <tcp_receive+0xf10>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	1ad3      	subs	r3, r2, r3
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	dd12      	ble.n	800e326 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800e300:	4b68      	ldr	r3, [pc, #416]	@ (800e4a4 <tcp_receive+0xf10>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	b29a      	uxth	r2, r3
 800e306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e308:	68db      	ldr	r3, [r3, #12]
 800e30a:	685b      	ldr	r3, [r3, #4]
 800e30c:	b29b      	uxth	r3, r3
 800e30e:	1ad3      	subs	r3, r2, r3
 800e310:	b29a      	uxth	r2, r3
 800e312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e314:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800e316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e318:	685a      	ldr	r2, [r3, #4]
 800e31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e31c:	891b      	ldrh	r3, [r3, #8]
 800e31e:	4619      	mov	r1, r3
 800e320:	4610      	mov	r0, r2
 800e322:	f7fb fe2d 	bl	8009f80 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800e326:	4b61      	ldr	r3, [pc, #388]	@ (800e4ac <tcp_receive+0xf18>)
 800e328:	881b      	ldrh	r3, [r3, #0]
 800e32a:	461a      	mov	r2, r3
 800e32c:	4b5d      	ldr	r3, [pc, #372]	@ (800e4a4 <tcp_receive+0xf10>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	441a      	add	r2, r3
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e336:	6879      	ldr	r1, [r7, #4]
 800e338:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800e33a:	440b      	add	r3, r1
 800e33c:	1ad3      	subs	r3, r2, r3
 800e33e:	2b00      	cmp	r3, #0
 800e340:	f340 8088 	ble.w	800e454 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800e344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	68db      	ldr	r3, [r3, #12]
 800e34a:	899b      	ldrh	r3, [r3, #12]
 800e34c:	b29b      	uxth	r3, r3
 800e34e:	4618      	mov	r0, r3
 800e350:	f7fa fc3e 	bl	8008bd0 <lwip_htons>
 800e354:	4603      	mov	r3, r0
 800e356:	b2db      	uxtb	r3, r3
 800e358:	f003 0301 	and.w	r3, r3, #1
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d021      	beq.n	800e3a4 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800e360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	68db      	ldr	r3, [r3, #12]
 800e366:	899b      	ldrh	r3, [r3, #12]
 800e368:	b29b      	uxth	r3, r3
 800e36a:	b21b      	sxth	r3, r3
 800e36c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e370:	b21c      	sxth	r4, r3
 800e372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	68db      	ldr	r3, [r3, #12]
 800e378:	899b      	ldrh	r3, [r3, #12]
 800e37a:	b29b      	uxth	r3, r3
 800e37c:	4618      	mov	r0, r3
 800e37e:	f7fa fc27 	bl	8008bd0 <lwip_htons>
 800e382:	4603      	mov	r3, r0
 800e384:	b2db      	uxtb	r3, r3
 800e386:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800e38a:	b29b      	uxth	r3, r3
 800e38c:	4618      	mov	r0, r3
 800e38e:	f7fa fc1f 	bl	8008bd0 <lwip_htons>
 800e392:	4603      	mov	r3, r0
 800e394:	b21b      	sxth	r3, r3
 800e396:	4323      	orrs	r3, r4
 800e398:	b21a      	sxth	r2, r3
 800e39a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	68db      	ldr	r3, [r3, #12]
 800e3a0:	b292      	uxth	r2, r2
 800e3a2:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3a8:	b29a      	uxth	r2, r3
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e3ae:	4413      	add	r3, r2
 800e3b0:	b299      	uxth	r1, r3
 800e3b2:	4b3c      	ldr	r3, [pc, #240]	@ (800e4a4 <tcp_receive+0xf10>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	b29a      	uxth	r2, r3
 800e3b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	1a8a      	subs	r2, r1, r2
 800e3be:	b292      	uxth	r2, r2
 800e3c0:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800e3c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	685a      	ldr	r2, [r3, #4]
 800e3c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	891b      	ldrh	r3, [r3, #8]
 800e3ce:	4619      	mov	r1, r3
 800e3d0:	4610      	mov	r0, r2
 800e3d2:	f7fb fdd5 	bl	8009f80 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800e3d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	891c      	ldrh	r4, [r3, #8]
 800e3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	68db      	ldr	r3, [r3, #12]
 800e3e2:	899b      	ldrh	r3, [r3, #12]
 800e3e4:	b29b      	uxth	r3, r3
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	f7fa fbf2 	bl	8008bd0 <lwip_htons>
 800e3ec:	4603      	mov	r3, r0
 800e3ee:	b2db      	uxtb	r3, r3
 800e3f0:	f003 0303 	and.w	r3, r3, #3
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d001      	beq.n	800e3fc <tcp_receive+0xe68>
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	e000      	b.n	800e3fe <tcp_receive+0xe6a>
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	4423      	add	r3, r4
 800e400:	b29a      	uxth	r2, r3
 800e402:	4b2a      	ldr	r3, [pc, #168]	@ (800e4ac <tcp_receive+0xf18>)
 800e404:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800e406:	4b29      	ldr	r3, [pc, #164]	@ (800e4ac <tcp_receive+0xf18>)
 800e408:	881b      	ldrh	r3, [r3, #0]
 800e40a:	461a      	mov	r2, r3
 800e40c:	4b25      	ldr	r3, [pc, #148]	@ (800e4a4 <tcp_receive+0xf10>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	441a      	add	r2, r3
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e416:	6879      	ldr	r1, [r7, #4]
 800e418:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800e41a:	440b      	add	r3, r1
 800e41c:	429a      	cmp	r2, r3
 800e41e:	d019      	beq.n	800e454 <tcp_receive+0xec0>
 800e420:	4b23      	ldr	r3, [pc, #140]	@ (800e4b0 <tcp_receive+0xf1c>)
 800e422:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 800e426:	4923      	ldr	r1, [pc, #140]	@ (800e4b4 <tcp_receive+0xf20>)
 800e428:	4823      	ldr	r0, [pc, #140]	@ (800e4b8 <tcp_receive+0xf24>)
 800e42a:	f004 ff1f 	bl	801326c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800e42e:	e011      	b.n	800e454 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800e430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f47f aea5 	bne.w	800e188 <tcp_receive+0xbf4>
 800e43e:	e00a      	b.n	800e456 <tcp_receive+0xec2>
                break;
 800e440:	bf00      	nop
 800e442:	e008      	b.n	800e456 <tcp_receive+0xec2>
                break;
 800e444:	bf00      	nop
 800e446:	e006      	b.n	800e456 <tcp_receive+0xec2>
                  break;
 800e448:	bf00      	nop
 800e44a:	e004      	b.n	800e456 <tcp_receive+0xec2>
                  break;
 800e44c:	bf00      	nop
 800e44e:	e002      	b.n	800e456 <tcp_receive+0xec2>
                  break;
 800e450:	bf00      	nop
 800e452:	e000      	b.n	800e456 <tcp_receive+0xec2>
                break;
 800e454:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	f001 fa30 	bl	800f8bc <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 800e45c:	e003      	b.n	800e466 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f001 fa2c 	bl	800f8bc <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e464:	e01a      	b.n	800e49c <tcp_receive+0xf08>
 800e466:	e019      	b.n	800e49c <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800e468:	4b0e      	ldr	r3, [pc, #56]	@ (800e4a4 <tcp_receive+0xf10>)
 800e46a:	681a      	ldr	r2, [r3, #0]
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e470:	1ad3      	subs	r3, r2, r3
 800e472:	2b00      	cmp	r3, #0
 800e474:	db0a      	blt.n	800e48c <tcp_receive+0xef8>
 800e476:	4b0b      	ldr	r3, [pc, #44]	@ (800e4a4 <tcp_receive+0xf10>)
 800e478:	681a      	ldr	r2, [r3, #0]
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e47e:	6879      	ldr	r1, [r7, #4]
 800e480:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800e482:	440b      	add	r3, r1
 800e484:	1ad3      	subs	r3, r2, r3
 800e486:	3301      	adds	r3, #1
 800e488:	2b00      	cmp	r3, #0
 800e48a:	dd07      	ble.n	800e49c <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	8b5b      	ldrh	r3, [r3, #26]
 800e490:	f043 0302 	orr.w	r3, r3, #2
 800e494:	b29a      	uxth	r2, r3
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	835a      	strh	r2, [r3, #26]
    }
  }
}
 800e49a:	e7ff      	b.n	800e49c <tcp_receive+0xf08>
 800e49c:	bf00      	nop
 800e49e:	3750      	adds	r7, #80	@ 0x50
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	bdb0      	pop	{r4, r5, r7, pc}
 800e4a4:	20008a0c 	.word	0x20008a0c
 800e4a8:	200089ec 	.word	0x200089ec
 800e4ac:	20008a16 	.word	0x20008a16
 800e4b0:	0801590c 	.word	0x0801590c
 800e4b4:	08015cb4 	.word	0x08015cb4
 800e4b8:	08015958 	.word	0x08015958

0800e4bc <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 800e4bc:	b480      	push	{r7}
 800e4be:	b083      	sub	sp, #12
 800e4c0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 800e4c2:	4b15      	ldr	r3, [pc, #84]	@ (800e518 <tcp_get_next_optbyte+0x5c>)
 800e4c4:	881b      	ldrh	r3, [r3, #0]
 800e4c6:	1c5a      	adds	r2, r3, #1
 800e4c8:	b291      	uxth	r1, r2
 800e4ca:	4a13      	ldr	r2, [pc, #76]	@ (800e518 <tcp_get_next_optbyte+0x5c>)
 800e4cc:	8011      	strh	r1, [r2, #0]
 800e4ce:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e4d0:	4b12      	ldr	r3, [pc, #72]	@ (800e51c <tcp_get_next_optbyte+0x60>)
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d004      	beq.n	800e4e2 <tcp_get_next_optbyte+0x26>
 800e4d8:	4b11      	ldr	r3, [pc, #68]	@ (800e520 <tcp_get_next_optbyte+0x64>)
 800e4da:	881b      	ldrh	r3, [r3, #0]
 800e4dc:	88fa      	ldrh	r2, [r7, #6]
 800e4de:	429a      	cmp	r2, r3
 800e4e0:	d208      	bcs.n	800e4f4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800e4e2:	4b10      	ldr	r3, [pc, #64]	@ (800e524 <tcp_get_next_optbyte+0x68>)
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	3314      	adds	r3, #20
 800e4e8:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 800e4ea:	88fb      	ldrh	r3, [r7, #6]
 800e4ec:	683a      	ldr	r2, [r7, #0]
 800e4ee:	4413      	add	r3, r2
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	e00b      	b.n	800e50c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e4f4:	88fb      	ldrh	r3, [r7, #6]
 800e4f6:	b2da      	uxtb	r2, r3
 800e4f8:	4b09      	ldr	r3, [pc, #36]	@ (800e520 <tcp_get_next_optbyte+0x64>)
 800e4fa:	881b      	ldrh	r3, [r3, #0]
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	1ad3      	subs	r3, r2, r3
 800e500:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 800e502:	4b06      	ldr	r3, [pc, #24]	@ (800e51c <tcp_get_next_optbyte+0x60>)
 800e504:	681a      	ldr	r2, [r3, #0]
 800e506:	797b      	ldrb	r3, [r7, #5]
 800e508:	4413      	add	r3, r2
 800e50a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e50c:	4618      	mov	r0, r3
 800e50e:	370c      	adds	r7, #12
 800e510:	46bd      	mov	sp, r7
 800e512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e516:	4770      	bx	lr
 800e518:	20008a08 	.word	0x20008a08
 800e51c:	20008a04 	.word	0x20008a04
 800e520:	20008a02 	.word	0x20008a02
 800e524:	200089fc 	.word	0x200089fc

0800e528 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b084      	sub	sp, #16
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d106      	bne.n	800e544 <tcp_parseopt+0x1c>
 800e536:	4b32      	ldr	r3, [pc, #200]	@ (800e600 <tcp_parseopt+0xd8>)
 800e538:	f240 727d 	movw	r2, #1917	@ 0x77d
 800e53c:	4931      	ldr	r1, [pc, #196]	@ (800e604 <tcp_parseopt+0xdc>)
 800e53e:	4832      	ldr	r0, [pc, #200]	@ (800e608 <tcp_parseopt+0xe0>)
 800e540:	f004 fe94 	bl	801326c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800e544:	4b31      	ldr	r3, [pc, #196]	@ (800e60c <tcp_parseopt+0xe4>)
 800e546:	881b      	ldrh	r3, [r3, #0]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d056      	beq.n	800e5fa <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e54c:	4b30      	ldr	r3, [pc, #192]	@ (800e610 <tcp_parseopt+0xe8>)
 800e54e:	2200      	movs	r2, #0
 800e550:	801a      	strh	r2, [r3, #0]
 800e552:	e046      	b.n	800e5e2 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 800e554:	f7ff ffb2 	bl	800e4bc <tcp_get_next_optbyte>
 800e558:	4603      	mov	r3, r0
 800e55a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800e55c:	7bfb      	ldrb	r3, [r7, #15]
 800e55e:	2b02      	cmp	r3, #2
 800e560:	d006      	beq.n	800e570 <tcp_parseopt+0x48>
 800e562:	2b02      	cmp	r3, #2
 800e564:	dc2a      	bgt.n	800e5bc <tcp_parseopt+0x94>
 800e566:	2b00      	cmp	r3, #0
 800e568:	d042      	beq.n	800e5f0 <tcp_parseopt+0xc8>
 800e56a:	2b01      	cmp	r3, #1
 800e56c:	d038      	beq.n	800e5e0 <tcp_parseopt+0xb8>
 800e56e:	e025      	b.n	800e5bc <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800e570:	f7ff ffa4 	bl	800e4bc <tcp_get_next_optbyte>
 800e574:	4603      	mov	r3, r0
 800e576:	2b04      	cmp	r3, #4
 800e578:	d13c      	bne.n	800e5f4 <tcp_parseopt+0xcc>
 800e57a:	4b25      	ldr	r3, [pc, #148]	@ (800e610 <tcp_parseopt+0xe8>)
 800e57c:	881b      	ldrh	r3, [r3, #0]
 800e57e:	3301      	adds	r3, #1
 800e580:	4a22      	ldr	r2, [pc, #136]	@ (800e60c <tcp_parseopt+0xe4>)
 800e582:	8812      	ldrh	r2, [r2, #0]
 800e584:	4293      	cmp	r3, r2
 800e586:	da35      	bge.n	800e5f4 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800e588:	f7ff ff98 	bl	800e4bc <tcp_get_next_optbyte>
 800e58c:	4603      	mov	r3, r0
 800e58e:	021b      	lsls	r3, r3, #8
 800e590:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 800e592:	f7ff ff93 	bl	800e4bc <tcp_get_next_optbyte>
 800e596:	4603      	mov	r3, r0
 800e598:	461a      	mov	r2, r3
 800e59a:	89bb      	ldrh	r3, [r7, #12]
 800e59c:	4313      	orrs	r3, r2
 800e59e:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800e5a0:	89bb      	ldrh	r3, [r7, #12]
 800e5a2:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800e5a6:	d804      	bhi.n	800e5b2 <tcp_parseopt+0x8a>
 800e5a8:	89bb      	ldrh	r3, [r7, #12]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d001      	beq.n	800e5b2 <tcp_parseopt+0x8a>
 800e5ae:	89ba      	ldrh	r2, [r7, #12]
 800e5b0:	e001      	b.n	800e5b6 <tcp_parseopt+0x8e>
 800e5b2:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 800e5ba:	e012      	b.n	800e5e2 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 800e5bc:	f7ff ff7e 	bl	800e4bc <tcp_get_next_optbyte>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 800e5c4:	7afb      	ldrb	r3, [r7, #11]
 800e5c6:	2b01      	cmp	r3, #1
 800e5c8:	d916      	bls.n	800e5f8 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800e5ca:	7afb      	ldrb	r3, [r7, #11]
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	4b10      	ldr	r3, [pc, #64]	@ (800e610 <tcp_parseopt+0xe8>)
 800e5d0:	881b      	ldrh	r3, [r3, #0]
 800e5d2:	4413      	add	r3, r2
 800e5d4:	b29b      	uxth	r3, r3
 800e5d6:	3b02      	subs	r3, #2
 800e5d8:	b29a      	uxth	r2, r3
 800e5da:	4b0d      	ldr	r3, [pc, #52]	@ (800e610 <tcp_parseopt+0xe8>)
 800e5dc:	801a      	strh	r2, [r3, #0]
 800e5de:	e000      	b.n	800e5e2 <tcp_parseopt+0xba>
          break;
 800e5e0:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e5e2:	4b0b      	ldr	r3, [pc, #44]	@ (800e610 <tcp_parseopt+0xe8>)
 800e5e4:	881a      	ldrh	r2, [r3, #0]
 800e5e6:	4b09      	ldr	r3, [pc, #36]	@ (800e60c <tcp_parseopt+0xe4>)
 800e5e8:	881b      	ldrh	r3, [r3, #0]
 800e5ea:	429a      	cmp	r2, r3
 800e5ec:	d3b2      	bcc.n	800e554 <tcp_parseopt+0x2c>
 800e5ee:	e004      	b.n	800e5fa <tcp_parseopt+0xd2>
          return;
 800e5f0:	bf00      	nop
 800e5f2:	e002      	b.n	800e5fa <tcp_parseopt+0xd2>
            return;
 800e5f4:	bf00      	nop
 800e5f6:	e000      	b.n	800e5fa <tcp_parseopt+0xd2>
            return;
 800e5f8:	bf00      	nop
      }
    }
  }
}
 800e5fa:	3710      	adds	r7, #16
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}
 800e600:	0801590c 	.word	0x0801590c
 800e604:	08015d70 	.word	0x08015d70
 800e608:	08015958 	.word	0x08015958
 800e60c:	20008a00 	.word	0x20008a00
 800e610:	20008a08 	.word	0x20008a08

0800e614 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800e614:	b480      	push	{r7}
 800e616:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800e618:	4b05      	ldr	r3, [pc, #20]	@ (800e630 <tcp_trigger_input_pcb_close+0x1c>)
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	f043 0310 	orr.w	r3, r3, #16
 800e620:	b2da      	uxtb	r2, r3
 800e622:	4b03      	ldr	r3, [pc, #12]	@ (800e630 <tcp_trigger_input_pcb_close+0x1c>)
 800e624:	701a      	strb	r2, [r3, #0]
}
 800e626:	bf00      	nop
 800e628:	46bd      	mov	sp, r7
 800e62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62e:	4770      	bx	lr
 800e630:	20008a19 	.word	0x20008a19

0800e634 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b084      	sub	sp, #16
 800e638:	af00      	add	r7, sp, #0
 800e63a:	60f8      	str	r0, [r7, #12]
 800e63c:	60b9      	str	r1, [r7, #8]
 800e63e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	2b00      	cmp	r3, #0
 800e644:	d00a      	beq.n	800e65c <tcp_route+0x28>
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	7a1b      	ldrb	r3, [r3, #8]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d006      	beq.n	800e65c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	7a1b      	ldrb	r3, [r3, #8]
 800e652:	4618      	mov	r0, r3
 800e654:	f7fb faba 	bl	8009bcc <netif_get_by_index>
 800e658:	4603      	mov	r3, r0
 800e65a:	e003      	b.n	800e664 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 800e65c:	6878      	ldr	r0, [r7, #4]
 800e65e:	f003 f9cb 	bl	80119f8 <ip4_route>
 800e662:	4603      	mov	r3, r0
  }
}
 800e664:	4618      	mov	r0, r3
 800e666:	3710      	adds	r7, #16
 800e668:	46bd      	mov	sp, r7
 800e66a:	bd80      	pop	{r7, pc}

0800e66c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 800e66c:	b590      	push	{r4, r7, lr}
 800e66e:	b087      	sub	sp, #28
 800e670:	af00      	add	r7, sp, #0
 800e672:	60f8      	str	r0, [r7, #12]
 800e674:	60b9      	str	r1, [r7, #8]
 800e676:	603b      	str	r3, [r7, #0]
 800e678:	4613      	mov	r3, r2
 800e67a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d105      	bne.n	800e68e <tcp_create_segment+0x22>
 800e682:	4b43      	ldr	r3, [pc, #268]	@ (800e790 <tcp_create_segment+0x124>)
 800e684:	22a3      	movs	r2, #163	@ 0xa3
 800e686:	4943      	ldr	r1, [pc, #268]	@ (800e794 <tcp_create_segment+0x128>)
 800e688:	4843      	ldr	r0, [pc, #268]	@ (800e798 <tcp_create_segment+0x12c>)
 800e68a:	f004 fdef 	bl	801326c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800e68e:	68bb      	ldr	r3, [r7, #8]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d105      	bne.n	800e6a0 <tcp_create_segment+0x34>
 800e694:	4b3e      	ldr	r3, [pc, #248]	@ (800e790 <tcp_create_segment+0x124>)
 800e696:	22a4      	movs	r2, #164	@ 0xa4
 800e698:	4940      	ldr	r1, [pc, #256]	@ (800e79c <tcp_create_segment+0x130>)
 800e69a:	483f      	ldr	r0, [pc, #252]	@ (800e798 <tcp_create_segment+0x12c>)
 800e69c:	f004 fde6 	bl	801326c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800e6a0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e6a4:	009b      	lsls	r3, r3, #2
 800e6a6:	b2db      	uxtb	r3, r3
 800e6a8:	f003 0304 	and.w	r3, r3, #4
 800e6ac:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800e6ae:	2003      	movs	r0, #3
 800e6b0:	f7fa ff06 	bl	80094c0 <memp_malloc>
 800e6b4:	6138      	str	r0, [r7, #16]
 800e6b6:	693b      	ldr	r3, [r7, #16]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d104      	bne.n	800e6c6 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800e6bc:	68b8      	ldr	r0, [r7, #8]
 800e6be:	f7fb fde5 	bl	800a28c <pbuf_free>
    return NULL;
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	e060      	b.n	800e788 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 800e6c6:	693b      	ldr	r3, [r7, #16]
 800e6c8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800e6cc:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800e6ce:	693b      	ldr	r3, [r7, #16]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800e6d4:	693b      	ldr	r3, [r7, #16]
 800e6d6:	68ba      	ldr	r2, [r7, #8]
 800e6d8:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	891a      	ldrh	r2, [r3, #8]
 800e6de:	7dfb      	ldrb	r3, [r7, #23]
 800e6e0:	b29b      	uxth	r3, r3
 800e6e2:	429a      	cmp	r2, r3
 800e6e4:	d205      	bcs.n	800e6f2 <tcp_create_segment+0x86>
 800e6e6:	4b2a      	ldr	r3, [pc, #168]	@ (800e790 <tcp_create_segment+0x124>)
 800e6e8:	22b0      	movs	r2, #176	@ 0xb0
 800e6ea:	492d      	ldr	r1, [pc, #180]	@ (800e7a0 <tcp_create_segment+0x134>)
 800e6ec:	482a      	ldr	r0, [pc, #168]	@ (800e798 <tcp_create_segment+0x12c>)
 800e6ee:	f004 fdbd 	bl	801326c <iprintf>
  seg->len = p->tot_len - optlen;
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	891a      	ldrh	r2, [r3, #8]
 800e6f6:	7dfb      	ldrb	r3, [r7, #23]
 800e6f8:	b29b      	uxth	r3, r3
 800e6fa:	1ad3      	subs	r3, r2, r3
 800e6fc:	b29a      	uxth	r2, r3
 800e6fe:	693b      	ldr	r3, [r7, #16]
 800e700:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 800e702:	2114      	movs	r1, #20
 800e704:	68b8      	ldr	r0, [r7, #8]
 800e706:	f7fb fd2b 	bl	800a160 <pbuf_add_header>
 800e70a:	4603      	mov	r3, r0
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d004      	beq.n	800e71a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800e710:	6938      	ldr	r0, [r7, #16]
 800e712:	f7fd f8d2 	bl	800b8ba <tcp_seg_free>
    return NULL;
 800e716:	2300      	movs	r3, #0
 800e718:	e036      	b.n	800e788 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e71a:	693b      	ldr	r3, [r7, #16]
 800e71c:	685b      	ldr	r3, [r3, #4]
 800e71e:	685a      	ldr	r2, [r3, #4]
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	8ada      	ldrh	r2, [r3, #22]
 800e728:	693b      	ldr	r3, [r7, #16]
 800e72a:	68dc      	ldr	r4, [r3, #12]
 800e72c:	4610      	mov	r0, r2
 800e72e:	f7fa fa4f 	bl	8008bd0 <lwip_htons>
 800e732:	4603      	mov	r3, r0
 800e734:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	8b1a      	ldrh	r2, [r3, #24]
 800e73a:	693b      	ldr	r3, [r7, #16]
 800e73c:	68dc      	ldr	r4, [r3, #12]
 800e73e:	4610      	mov	r0, r2
 800e740:	f7fa fa46 	bl	8008bd0 <lwip_htons>
 800e744:	4603      	mov	r3, r0
 800e746:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800e748:	693b      	ldr	r3, [r7, #16]
 800e74a:	68dc      	ldr	r4, [r3, #12]
 800e74c:	6838      	ldr	r0, [r7, #0]
 800e74e:	f7fa fa55 	bl	8008bfc <lwip_htonl>
 800e752:	4603      	mov	r3, r0
 800e754:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e756:	7dfb      	ldrb	r3, [r7, #23]
 800e758:	089b      	lsrs	r3, r3, #2
 800e75a:	b2db      	uxtb	r3, r3
 800e75c:	3305      	adds	r3, #5
 800e75e:	b29b      	uxth	r3, r3
 800e760:	031b      	lsls	r3, r3, #12
 800e762:	b29a      	uxth	r2, r3
 800e764:	79fb      	ldrb	r3, [r7, #7]
 800e766:	b29b      	uxth	r3, r3
 800e768:	4313      	orrs	r3, r2
 800e76a:	b29a      	uxth	r2, r3
 800e76c:	693b      	ldr	r3, [r7, #16]
 800e76e:	68dc      	ldr	r4, [r3, #12]
 800e770:	4610      	mov	r0, r2
 800e772:	f7fa fa2d 	bl	8008bd0 <lwip_htons>
 800e776:	4603      	mov	r3, r0
 800e778:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800e77a:	693b      	ldr	r3, [r7, #16]
 800e77c:	68db      	ldr	r3, [r3, #12]
 800e77e:	2200      	movs	r2, #0
 800e780:	749a      	strb	r2, [r3, #18]
 800e782:	2200      	movs	r2, #0
 800e784:	74da      	strb	r2, [r3, #19]
  return seg;
 800e786:	693b      	ldr	r3, [r7, #16]
}
 800e788:	4618      	mov	r0, r3
 800e78a:	371c      	adds	r7, #28
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd90      	pop	{r4, r7, pc}
 800e790:	08015d8c 	.word	0x08015d8c
 800e794:	08015dc0 	.word	0x08015dc0
 800e798:	08015de0 	.word	0x08015de0
 800e79c:	08015e08 	.word	0x08015e08
 800e7a0:	08015e2c 	.word	0x08015e2c

0800e7a4 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 800e7a4:	b590      	push	{r4, r7, lr}
 800e7a6:	b08b      	sub	sp, #44	@ 0x2c
 800e7a8:	af02      	add	r7, sp, #8
 800e7aa:	6078      	str	r0, [r7, #4]
 800e7ac:	460b      	mov	r3, r1
 800e7ae:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	61fb      	str	r3, [r7, #28]
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d106      	bne.n	800e7d0 <tcp_split_unsent_seg+0x2c>
 800e7c2:	4b95      	ldr	r3, [pc, #596]	@ (800ea18 <tcp_split_unsent_seg+0x274>)
 800e7c4:	f240 324b 	movw	r2, #843	@ 0x34b
 800e7c8:	4994      	ldr	r1, [pc, #592]	@ (800ea1c <tcp_split_unsent_seg+0x278>)
 800e7ca:	4895      	ldr	r0, [pc, #596]	@ (800ea20 <tcp_split_unsent_seg+0x27c>)
 800e7cc:	f004 fd4e 	bl	801326c <iprintf>

  useg = pcb->unsent;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e7d4:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 800e7d6:	697b      	ldr	r3, [r7, #20]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d102      	bne.n	800e7e2 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 800e7dc:	f04f 33ff 	mov.w	r3, #4294967295
 800e7e0:	e116      	b.n	800ea10 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 800e7e2:	887b      	ldrh	r3, [r7, #2]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d109      	bne.n	800e7fc <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800e7e8:	4b8b      	ldr	r3, [pc, #556]	@ (800ea18 <tcp_split_unsent_seg+0x274>)
 800e7ea:	f240 3253 	movw	r2, #851	@ 0x353
 800e7ee:	498d      	ldr	r1, [pc, #564]	@ (800ea24 <tcp_split_unsent_seg+0x280>)
 800e7f0:	488b      	ldr	r0, [pc, #556]	@ (800ea20 <tcp_split_unsent_seg+0x27c>)
 800e7f2:	f004 fd3b 	bl	801326c <iprintf>
    return ERR_VAL;
 800e7f6:	f06f 0305 	mvn.w	r3, #5
 800e7fa:	e109      	b.n	800ea10 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 800e7fc:	697b      	ldr	r3, [r7, #20]
 800e7fe:	891b      	ldrh	r3, [r3, #8]
 800e800:	887a      	ldrh	r2, [r7, #2]
 800e802:	429a      	cmp	r2, r3
 800e804:	d301      	bcc.n	800e80a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 800e806:	2300      	movs	r3, #0
 800e808:	e102      	b.n	800ea10 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e80e:	887a      	ldrh	r2, [r7, #2]
 800e810:	429a      	cmp	r2, r3
 800e812:	d906      	bls.n	800e822 <tcp_split_unsent_seg+0x7e>
 800e814:	4b80      	ldr	r3, [pc, #512]	@ (800ea18 <tcp_split_unsent_seg+0x274>)
 800e816:	f240 325b 	movw	r2, #859	@ 0x35b
 800e81a:	4983      	ldr	r1, [pc, #524]	@ (800ea28 <tcp_split_unsent_seg+0x284>)
 800e81c:	4880      	ldr	r0, [pc, #512]	@ (800ea20 <tcp_split_unsent_seg+0x27c>)
 800e81e:	f004 fd25 	bl	801326c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	891b      	ldrh	r3, [r3, #8]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d106      	bne.n	800e838 <tcp_split_unsent_seg+0x94>
 800e82a:	4b7b      	ldr	r3, [pc, #492]	@ (800ea18 <tcp_split_unsent_seg+0x274>)
 800e82c:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 800e830:	497e      	ldr	r1, [pc, #504]	@ (800ea2c <tcp_split_unsent_seg+0x288>)
 800e832:	487b      	ldr	r0, [pc, #492]	@ (800ea20 <tcp_split_unsent_seg+0x27c>)
 800e834:	f004 fd1a 	bl	801326c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 800e838:	697b      	ldr	r3, [r7, #20]
 800e83a:	7a9b      	ldrb	r3, [r3, #10]
 800e83c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800e83e:	7bfb      	ldrb	r3, [r7, #15]
 800e840:	009b      	lsls	r3, r3, #2
 800e842:	b2db      	uxtb	r3, r3
 800e844:	f003 0304 	and.w	r3, r3, #4
 800e848:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 800e84a:	697b      	ldr	r3, [r7, #20]
 800e84c:	891a      	ldrh	r2, [r3, #8]
 800e84e:	887b      	ldrh	r3, [r7, #2]
 800e850:	1ad3      	subs	r3, r2, r3
 800e852:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800e854:	7bbb      	ldrb	r3, [r7, #14]
 800e856:	b29a      	uxth	r2, r3
 800e858:	89bb      	ldrh	r3, [r7, #12]
 800e85a:	4413      	add	r3, r2
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e862:	4619      	mov	r1, r3
 800e864:	2036      	movs	r0, #54	@ 0x36
 800e866:	f7fb fa2d 	bl	8009cc4 <pbuf_alloc>
 800e86a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800e86c:	693b      	ldr	r3, [r7, #16]
 800e86e:	2b00      	cmp	r3, #0
 800e870:	f000 80b7 	beq.w	800e9e2 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 800e874:	697b      	ldr	r3, [r7, #20]
 800e876:	685b      	ldr	r3, [r3, #4]
 800e878:	891a      	ldrh	r2, [r3, #8]
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	891b      	ldrh	r3, [r3, #8]
 800e87e:	1ad3      	subs	r3, r2, r3
 800e880:	b29a      	uxth	r2, r3
 800e882:	887b      	ldrh	r3, [r7, #2]
 800e884:	4413      	add	r3, r2
 800e886:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	6858      	ldr	r0, [r3, #4]
 800e88c:	693b      	ldr	r3, [r7, #16]
 800e88e:	685a      	ldr	r2, [r3, #4]
 800e890:	7bbb      	ldrb	r3, [r7, #14]
 800e892:	18d1      	adds	r1, r2, r3
 800e894:	897b      	ldrh	r3, [r7, #10]
 800e896:	89ba      	ldrh	r2, [r7, #12]
 800e898:	f7fb fef2 	bl	800a680 <pbuf_copy_partial>
 800e89c:	4603      	mov	r3, r0
 800e89e:	461a      	mov	r2, r3
 800e8a0:	89bb      	ldrh	r3, [r7, #12]
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	f040 809f 	bne.w	800e9e6 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800e8a8:	697b      	ldr	r3, [r7, #20]
 800e8aa:	68db      	ldr	r3, [r3, #12]
 800e8ac:	899b      	ldrh	r3, [r3, #12]
 800e8ae:	b29b      	uxth	r3, r3
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f7fa f98d 	bl	8008bd0 <lwip_htons>
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	b2db      	uxtb	r3, r3
 800e8ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e8be:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 800e8c4:	7efb      	ldrb	r3, [r7, #27]
 800e8c6:	f003 0308 	and.w	r3, r3, #8
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d007      	beq.n	800e8de <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 800e8ce:	7efb      	ldrb	r3, [r7, #27]
 800e8d0:	f023 0308 	bic.w	r3, r3, #8
 800e8d4:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 800e8d6:	7ebb      	ldrb	r3, [r7, #26]
 800e8d8:	f043 0308 	orr.w	r3, r3, #8
 800e8dc:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 800e8de:	7efb      	ldrb	r3, [r7, #27]
 800e8e0:	f003 0301 	and.w	r3, r3, #1
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d007      	beq.n	800e8f8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 800e8e8:	7efb      	ldrb	r3, [r7, #27]
 800e8ea:	f023 0301 	bic.w	r3, r3, #1
 800e8ee:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 800e8f0:	7ebb      	ldrb	r3, [r7, #26]
 800e8f2:	f043 0301 	orr.w	r3, r3, #1
 800e8f6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	68db      	ldr	r3, [r3, #12]
 800e8fc:	685b      	ldr	r3, [r3, #4]
 800e8fe:	4618      	mov	r0, r3
 800e900:	f7fa f97c 	bl	8008bfc <lwip_htonl>
 800e904:	4602      	mov	r2, r0
 800e906:	887b      	ldrh	r3, [r7, #2]
 800e908:	18d1      	adds	r1, r2, r3
 800e90a:	7eba      	ldrb	r2, [r7, #26]
 800e90c:	7bfb      	ldrb	r3, [r7, #15]
 800e90e:	9300      	str	r3, [sp, #0]
 800e910:	460b      	mov	r3, r1
 800e912:	6939      	ldr	r1, [r7, #16]
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f7ff fea9 	bl	800e66c <tcp_create_segment>
 800e91a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 800e91c:	69fb      	ldr	r3, [r7, #28]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d063      	beq.n	800e9ea <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800e922:	697b      	ldr	r3, [r7, #20]
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	4618      	mov	r0, r3
 800e928:	f7fb fd38 	bl	800a39c <pbuf_clen>
 800e92c:	4603      	mov	r3, r0
 800e92e:	461a      	mov	r2, r3
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800e936:	1a9b      	subs	r3, r3, r2
 800e938:	b29a      	uxth	r2, r3
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800e940:	697b      	ldr	r3, [r7, #20]
 800e942:	6858      	ldr	r0, [r3, #4]
 800e944:	697b      	ldr	r3, [r7, #20]
 800e946:	685b      	ldr	r3, [r3, #4]
 800e948:	891a      	ldrh	r2, [r3, #8]
 800e94a:	89bb      	ldrh	r3, [r7, #12]
 800e94c:	1ad3      	subs	r3, r2, r3
 800e94e:	b29b      	uxth	r3, r3
 800e950:	4619      	mov	r1, r3
 800e952:	f7fb fb15 	bl	8009f80 <pbuf_realloc>
  useg->len -= remainder;
 800e956:	697b      	ldr	r3, [r7, #20]
 800e958:	891a      	ldrh	r2, [r3, #8]
 800e95a:	89bb      	ldrh	r3, [r7, #12]
 800e95c:	1ad3      	subs	r3, r2, r3
 800e95e:	b29a      	uxth	r2, r3
 800e960:	697b      	ldr	r3, [r7, #20]
 800e962:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800e964:	697b      	ldr	r3, [r7, #20]
 800e966:	68db      	ldr	r3, [r3, #12]
 800e968:	899b      	ldrh	r3, [r3, #12]
 800e96a:	b29c      	uxth	r4, r3
 800e96c:	7efb      	ldrb	r3, [r7, #27]
 800e96e:	b29b      	uxth	r3, r3
 800e970:	4618      	mov	r0, r3
 800e972:	f7fa f92d 	bl	8008bd0 <lwip_htons>
 800e976:	4603      	mov	r3, r0
 800e978:	461a      	mov	r2, r3
 800e97a:	697b      	ldr	r3, [r7, #20]
 800e97c:	68db      	ldr	r3, [r3, #12]
 800e97e:	4322      	orrs	r2, r4
 800e980:	b292      	uxth	r2, r2
 800e982:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800e984:	697b      	ldr	r3, [r7, #20]
 800e986:	685b      	ldr	r3, [r3, #4]
 800e988:	4618      	mov	r0, r3
 800e98a:	f7fb fd07 	bl	800a39c <pbuf_clen>
 800e98e:	4603      	mov	r3, r0
 800e990:	461a      	mov	r2, r3
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800e998:	4413      	add	r3, r2
 800e99a:	b29a      	uxth	r2, r3
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800e9a2:	69fb      	ldr	r3, [r7, #28]
 800e9a4:	685b      	ldr	r3, [r3, #4]
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	f7fb fcf8 	bl	800a39c <pbuf_clen>
 800e9ac:	4603      	mov	r3, r0
 800e9ae:	461a      	mov	r2, r3
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800e9b6:	4413      	add	r3, r2
 800e9b8:	b29a      	uxth	r2, r3
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	681a      	ldr	r2, [r3, #0]
 800e9c4:	69fb      	ldr	r3, [r7, #28]
 800e9c6:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	69fa      	ldr	r2, [r7, #28]
 800e9cc:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 800e9ce:	69fb      	ldr	r3, [r7, #28]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d103      	bne.n	800e9de <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	e016      	b.n	800ea10 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 800e9e2:	bf00      	nop
 800e9e4:	e002      	b.n	800e9ec <tcp_split_unsent_seg+0x248>
    goto memerr;
 800e9e6:	bf00      	nop
 800e9e8:	e000      	b.n	800e9ec <tcp_split_unsent_seg+0x248>
    goto memerr;
 800e9ea:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 800e9ec:	69fb      	ldr	r3, [r7, #28]
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d006      	beq.n	800ea00 <tcp_split_unsent_seg+0x25c>
 800e9f2:	4b09      	ldr	r3, [pc, #36]	@ (800ea18 <tcp_split_unsent_seg+0x274>)
 800e9f4:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 800e9f8:	490d      	ldr	r1, [pc, #52]	@ (800ea30 <tcp_split_unsent_seg+0x28c>)
 800e9fa:	4809      	ldr	r0, [pc, #36]	@ (800ea20 <tcp_split_unsent_seg+0x27c>)
 800e9fc:	f004 fc36 	bl	801326c <iprintf>
  if (p != NULL) {
 800ea00:	693b      	ldr	r3, [r7, #16]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d002      	beq.n	800ea0c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 800ea06:	6938      	ldr	r0, [r7, #16]
 800ea08:	f7fb fc40 	bl	800a28c <pbuf_free>
  }

  return ERR_MEM;
 800ea0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	3724      	adds	r7, #36	@ 0x24
 800ea14:	46bd      	mov	sp, r7
 800ea16:	bd90      	pop	{r4, r7, pc}
 800ea18:	08015d8c 	.word	0x08015d8c
 800ea1c:	08016120 	.word	0x08016120
 800ea20:	08015de0 	.word	0x08015de0
 800ea24:	08016144 	.word	0x08016144
 800ea28:	08016168 	.word	0x08016168
 800ea2c:	08016178 	.word	0x08016178
 800ea30:	08016188 	.word	0x08016188

0800ea34 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800ea34:	b590      	push	{r4, r7, lr}
 800ea36:	b085      	sub	sp, #20
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d106      	bne.n	800ea50 <tcp_send_fin+0x1c>
 800ea42:	4b21      	ldr	r3, [pc, #132]	@ (800eac8 <tcp_send_fin+0x94>)
 800ea44:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 800ea48:	4920      	ldr	r1, [pc, #128]	@ (800eacc <tcp_send_fin+0x98>)
 800ea4a:	4821      	ldr	r0, [pc, #132]	@ (800ead0 <tcp_send_fin+0x9c>)
 800ea4c:	f004 fc0e 	bl	801326c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d02e      	beq.n	800eab6 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea5c:	60fb      	str	r3, [r7, #12]
 800ea5e:	e002      	b.n	800ea66 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d1f8      	bne.n	800ea60 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	68db      	ldr	r3, [r3, #12]
 800ea72:	899b      	ldrh	r3, [r3, #12]
 800ea74:	b29b      	uxth	r3, r3
 800ea76:	4618      	mov	r0, r3
 800ea78:	f7fa f8aa 	bl	8008bd0 <lwip_htons>
 800ea7c:	4603      	mov	r3, r0
 800ea7e:	b2db      	uxtb	r3, r3
 800ea80:	f003 0307 	and.w	r3, r3, #7
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d116      	bne.n	800eab6 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	68db      	ldr	r3, [r3, #12]
 800ea8c:	899b      	ldrh	r3, [r3, #12]
 800ea8e:	b29c      	uxth	r4, r3
 800ea90:	2001      	movs	r0, #1
 800ea92:	f7fa f89d 	bl	8008bd0 <lwip_htons>
 800ea96:	4603      	mov	r3, r0
 800ea98:	461a      	mov	r2, r3
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	68db      	ldr	r3, [r3, #12]
 800ea9e:	4322      	orrs	r2, r4
 800eaa0:	b292      	uxth	r2, r2
 800eaa2:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	8b5b      	ldrh	r3, [r3, #26]
 800eaa8:	f043 0320 	orr.w	r3, r3, #32
 800eaac:	b29a      	uxth	r2, r3
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 800eab2:	2300      	movs	r3, #0
 800eab4:	e004      	b.n	800eac0 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800eab6:	2101      	movs	r1, #1
 800eab8:	6878      	ldr	r0, [r7, #4]
 800eaba:	f000 f80b 	bl	800ead4 <tcp_enqueue_flags>
 800eabe:	4603      	mov	r3, r0
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3714      	adds	r7, #20
 800eac4:	46bd      	mov	sp, r7
 800eac6:	bd90      	pop	{r4, r7, pc}
 800eac8:	08015d8c 	.word	0x08015d8c
 800eacc:	08016194 	.word	0x08016194
 800ead0:	08015de0 	.word	0x08015de0

0800ead4 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b08a      	sub	sp, #40	@ 0x28
 800ead8:	af02      	add	r7, sp, #8
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	460b      	mov	r3, r1
 800eade:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800eae0:	2300      	movs	r3, #0
 800eae2:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800eae4:	2300      	movs	r3, #0
 800eae6:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800eae8:	78fb      	ldrb	r3, [r7, #3]
 800eaea:	f003 0303 	and.w	r3, r3, #3
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d106      	bne.n	800eb00 <tcp_enqueue_flags+0x2c>
 800eaf2:	4b67      	ldr	r3, [pc, #412]	@ (800ec90 <tcp_enqueue_flags+0x1bc>)
 800eaf4:	f240 4211 	movw	r2, #1041	@ 0x411
 800eaf8:	4966      	ldr	r1, [pc, #408]	@ (800ec94 <tcp_enqueue_flags+0x1c0>)
 800eafa:	4867      	ldr	r0, [pc, #412]	@ (800ec98 <tcp_enqueue_flags+0x1c4>)
 800eafc:	f004 fbb6 	bl	801326c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d106      	bne.n	800eb14 <tcp_enqueue_flags+0x40>
 800eb06:	4b62      	ldr	r3, [pc, #392]	@ (800ec90 <tcp_enqueue_flags+0x1bc>)
 800eb08:	f240 4213 	movw	r2, #1043	@ 0x413
 800eb0c:	4963      	ldr	r1, [pc, #396]	@ (800ec9c <tcp_enqueue_flags+0x1c8>)
 800eb0e:	4862      	ldr	r0, [pc, #392]	@ (800ec98 <tcp_enqueue_flags+0x1c4>)
 800eb10:	f004 fbac 	bl	801326c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 800eb14:	78fb      	ldrb	r3, [r7, #3]
 800eb16:	f003 0302 	and.w	r3, r3, #2
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d001      	beq.n	800eb22 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 800eb1e:	2301      	movs	r3, #1
 800eb20:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800eb22:	7ffb      	ldrb	r3, [r7, #31]
 800eb24:	009b      	lsls	r3, r3, #2
 800eb26:	b2db      	uxtb	r3, r3
 800eb28:	f003 0304 	and.w	r3, r3, #4
 800eb2c:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800eb2e:	7dfb      	ldrb	r3, [r7, #23]
 800eb30:	b29b      	uxth	r3, r3
 800eb32:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800eb36:	4619      	mov	r1, r3
 800eb38:	2036      	movs	r0, #54	@ 0x36
 800eb3a:	f7fb f8c3 	bl	8009cc4 <pbuf_alloc>
 800eb3e:	6138      	str	r0, [r7, #16]
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d109      	bne.n	800eb5a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	8b5b      	ldrh	r3, [r3, #26]
 800eb4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb4e:	b29a      	uxth	r2, r3
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800eb54:	f04f 33ff 	mov.w	r3, #4294967295
 800eb58:	e095      	b.n	800ec86 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800eb5a:	693b      	ldr	r3, [r7, #16]
 800eb5c:	895a      	ldrh	r2, [r3, #10]
 800eb5e:	7dfb      	ldrb	r3, [r7, #23]
 800eb60:	b29b      	uxth	r3, r3
 800eb62:	429a      	cmp	r2, r3
 800eb64:	d206      	bcs.n	800eb74 <tcp_enqueue_flags+0xa0>
 800eb66:	4b4a      	ldr	r3, [pc, #296]	@ (800ec90 <tcp_enqueue_flags+0x1bc>)
 800eb68:	f240 4239 	movw	r2, #1081	@ 0x439
 800eb6c:	494c      	ldr	r1, [pc, #304]	@ (800eca0 <tcp_enqueue_flags+0x1cc>)
 800eb6e:	484a      	ldr	r0, [pc, #296]	@ (800ec98 <tcp_enqueue_flags+0x1c4>)
 800eb70:	f004 fb7c 	bl	801326c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 800eb78:	78fa      	ldrb	r2, [r7, #3]
 800eb7a:	7ffb      	ldrb	r3, [r7, #31]
 800eb7c:	9300      	str	r3, [sp, #0]
 800eb7e:	460b      	mov	r3, r1
 800eb80:	6939      	ldr	r1, [r7, #16]
 800eb82:	6878      	ldr	r0, [r7, #4]
 800eb84:	f7ff fd72 	bl	800e66c <tcp_create_segment>
 800eb88:	60f8      	str	r0, [r7, #12]
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d109      	bne.n	800eba4 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	8b5b      	ldrh	r3, [r3, #26]
 800eb94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb98:	b29a      	uxth	r2, r3
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800eb9e:	f04f 33ff 	mov.w	r3, #4294967295
 800eba2:	e070      	b.n	800ec86 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	68db      	ldr	r3, [r3, #12]
 800eba8:	f003 0303 	and.w	r3, r3, #3
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d006      	beq.n	800ebbe <tcp_enqueue_flags+0xea>
 800ebb0:	4b37      	ldr	r3, [pc, #220]	@ (800ec90 <tcp_enqueue_flags+0x1bc>)
 800ebb2:	f240 4242 	movw	r2, #1090	@ 0x442
 800ebb6:	493b      	ldr	r1, [pc, #236]	@ (800eca4 <tcp_enqueue_flags+0x1d0>)
 800ebb8:	4837      	ldr	r0, [pc, #220]	@ (800ec98 <tcp_enqueue_flags+0x1c4>)
 800ebba:	f004 fb57 	bl	801326c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	891b      	ldrh	r3, [r3, #8]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d006      	beq.n	800ebd4 <tcp_enqueue_flags+0x100>
 800ebc6:	4b32      	ldr	r3, [pc, #200]	@ (800ec90 <tcp_enqueue_flags+0x1bc>)
 800ebc8:	f240 4243 	movw	r2, #1091	@ 0x443
 800ebcc:	4936      	ldr	r1, [pc, #216]	@ (800eca8 <tcp_enqueue_flags+0x1d4>)
 800ebce:	4832      	ldr	r0, [pc, #200]	@ (800ec98 <tcp_enqueue_flags+0x1c4>)
 800ebd0:	f004 fb4c 	bl	801326c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d103      	bne.n	800ebe4 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	68fa      	ldr	r2, [r7, #12]
 800ebe0:	66da      	str	r2, [r3, #108]	@ 0x6c
 800ebe2:	e00d      	b.n	800ec00 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ebe8:	61bb      	str	r3, [r7, #24]
 800ebea:	e002      	b.n	800ebf2 <tcp_enqueue_flags+0x11e>
 800ebec:	69bb      	ldr	r3, [r7, #24]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	61bb      	str	r3, [r7, #24]
 800ebf2:	69bb      	ldr	r3, [r7, #24]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d1f8      	bne.n	800ebec <tcp_enqueue_flags+0x118>
    useg->next = seg;
 800ebfa:	69bb      	ldr	r3, [r7, #24]
 800ebfc:	68fa      	ldr	r2, [r7, #12]
 800ebfe:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2200      	movs	r2, #0
 800ec04:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800ec08:	78fb      	ldrb	r3, [r7, #3]
 800ec0a:	f003 0302 	and.w	r3, r3, #2
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d104      	bne.n	800ec1c <tcp_enqueue_flags+0x148>
 800ec12:	78fb      	ldrb	r3, [r7, #3]
 800ec14:	f003 0301 	and.w	r3, r3, #1
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d004      	beq.n	800ec26 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec20:	1c5a      	adds	r2, r3, #1
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800ec26:	78fb      	ldrb	r3, [r7, #3]
 800ec28:	f003 0301 	and.w	r3, r3, #1
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d006      	beq.n	800ec3e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	8b5b      	ldrh	r3, [r3, #26]
 800ec34:	f043 0320 	orr.w	r3, r3, #32
 800ec38:	b29a      	uxth	r2, r3
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	685b      	ldr	r3, [r3, #4]
 800ec42:	4618      	mov	r0, r3
 800ec44:	f7fb fbaa 	bl	800a39c <pbuf_clen>
 800ec48:	4603      	mov	r3, r0
 800ec4a:	461a      	mov	r2, r3
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800ec52:	4413      	add	r3, r2
 800ec54:	b29a      	uxth	r2, r3
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d00e      	beq.n	800ec84 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d10a      	bne.n	800ec84 <tcp_enqueue_flags+0x1b0>
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d106      	bne.n	800ec84 <tcp_enqueue_flags+0x1b0>
 800ec76:	4b06      	ldr	r3, [pc, #24]	@ (800ec90 <tcp_enqueue_flags+0x1bc>)
 800ec78:	f240 4265 	movw	r2, #1125	@ 0x465
 800ec7c:	490b      	ldr	r1, [pc, #44]	@ (800ecac <tcp_enqueue_flags+0x1d8>)
 800ec7e:	4806      	ldr	r0, [pc, #24]	@ (800ec98 <tcp_enqueue_flags+0x1c4>)
 800ec80:	f004 faf4 	bl	801326c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800ec84:	2300      	movs	r3, #0
}
 800ec86:	4618      	mov	r0, r3
 800ec88:	3720      	adds	r7, #32
 800ec8a:	46bd      	mov	sp, r7
 800ec8c:	bd80      	pop	{r7, pc}
 800ec8e:	bf00      	nop
 800ec90:	08015d8c 	.word	0x08015d8c
 800ec94:	080161b0 	.word	0x080161b0
 800ec98:	08015de0 	.word	0x08015de0
 800ec9c:	08016208 	.word	0x08016208
 800eca0:	08016228 	.word	0x08016228
 800eca4:	08016264 	.word	0x08016264
 800eca8:	0801627c 	.word	0x0801627c
 800ecac:	080162a8 	.word	0x080162a8

0800ecb0 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800ecb0:	b5b0      	push	{r4, r5, r7, lr}
 800ecb2:	b08a      	sub	sp, #40	@ 0x28
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d106      	bne.n	800eccc <tcp_output+0x1c>
 800ecbe:	4b8a      	ldr	r3, [pc, #552]	@ (800eee8 <tcp_output+0x238>)
 800ecc0:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 800ecc4:	4989      	ldr	r1, [pc, #548]	@ (800eeec <tcp_output+0x23c>)
 800ecc6:	488a      	ldr	r0, [pc, #552]	@ (800eef0 <tcp_output+0x240>)
 800ecc8:	f004 fad0 	bl	801326c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	7d1b      	ldrb	r3, [r3, #20]
 800ecd0:	2b01      	cmp	r3, #1
 800ecd2:	d106      	bne.n	800ece2 <tcp_output+0x32>
 800ecd4:	4b84      	ldr	r3, [pc, #528]	@ (800eee8 <tcp_output+0x238>)
 800ecd6:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800ecda:	4986      	ldr	r1, [pc, #536]	@ (800eef4 <tcp_output+0x244>)
 800ecdc:	4884      	ldr	r0, [pc, #528]	@ (800eef0 <tcp_output+0x240>)
 800ecde:	f004 fac5 	bl	801326c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800ece2:	4b85      	ldr	r3, [pc, #532]	@ (800eef8 <tcp_output+0x248>)
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	687a      	ldr	r2, [r7, #4]
 800ece8:	429a      	cmp	r2, r3
 800ecea:	d101      	bne.n	800ecf0 <tcp_output+0x40>
    return ERR_OK;
 800ecec:	2300      	movs	r3, #0
 800ecee:	e1ce      	b.n	800f08e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	bf28      	it	cs
 800ed00:	4613      	movcs	r3, r2
 800ed02:	b29b      	uxth	r3, r3
 800ed04:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed0a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 800ed0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d10b      	bne.n	800ed2a <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	8b5b      	ldrh	r3, [r3, #26]
 800ed16:	f003 0302 	and.w	r3, r3, #2
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	f000 81aa 	beq.w	800f074 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 800ed20:	6878      	ldr	r0, [r7, #4]
 800ed22:	f000 fdcb 	bl	800f8bc <tcp_send_empty_ack>
 800ed26:	4603      	mov	r3, r0
 800ed28:	e1b1      	b.n	800f08e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800ed2a:	6879      	ldr	r1, [r7, #4]
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	3304      	adds	r3, #4
 800ed30:	461a      	mov	r2, r3
 800ed32:	6878      	ldr	r0, [r7, #4]
 800ed34:	f7ff fc7e 	bl	800e634 <tcp_route>
 800ed38:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800ed3a:	697b      	ldr	r3, [r7, #20]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d102      	bne.n	800ed46 <tcp_output+0x96>
    return ERR_RTE;
 800ed40:	f06f 0303 	mvn.w	r3, #3
 800ed44:	e1a3      	b.n	800f08e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d003      	beq.n	800ed54 <tcp_output+0xa4>
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d111      	bne.n	800ed78 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800ed54:	697b      	ldr	r3, [r7, #20]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d002      	beq.n	800ed60 <tcp_output+0xb0>
 800ed5a:	697b      	ldr	r3, [r7, #20]
 800ed5c:	3304      	adds	r3, #4
 800ed5e:	e000      	b.n	800ed62 <tcp_output+0xb2>
 800ed60:	2300      	movs	r3, #0
 800ed62:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800ed64:	693b      	ldr	r3, [r7, #16]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d102      	bne.n	800ed70 <tcp_output+0xc0>
      return ERR_RTE;
 800ed6a:	f06f 0303 	mvn.w	r3, #3
 800ed6e:	e18e      	b.n	800f08e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800ed70:	693b      	ldr	r3, [r7, #16]
 800ed72:	681a      	ldr	r2, [r3, #0]
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800ed78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed7a:	68db      	ldr	r3, [r3, #12]
 800ed7c:	685b      	ldr	r3, [r3, #4]
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f7f9 ff3c 	bl	8008bfc <lwip_htonl>
 800ed84:	4602      	mov	r2, r0
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ed8a:	1ad3      	subs	r3, r2, r3
 800ed8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed8e:	8912      	ldrh	r2, [r2, #8]
 800ed90:	4413      	add	r3, r2
 800ed92:	69ba      	ldr	r2, [r7, #24]
 800ed94:	429a      	cmp	r2, r3
 800ed96:	d227      	bcs.n	800ede8 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ed9e:	461a      	mov	r2, r3
 800eda0:	69bb      	ldr	r3, [r7, #24]
 800eda2:	4293      	cmp	r3, r2
 800eda4:	d114      	bne.n	800edd0 <tcp_output+0x120>
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d110      	bne.n	800edd0 <tcp_output+0x120>
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d10b      	bne.n	800edd0 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2200      	movs	r2, #0
 800edbc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	2201      	movs	r2, #1
 800edc4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2200      	movs	r2, #0
 800edcc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	8b5b      	ldrh	r3, [r3, #26]
 800edd4:	f003 0302 	and.w	r3, r3, #2
 800edd8:	2b00      	cmp	r3, #0
 800edda:	f000 814d 	beq.w	800f078 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 800edde:	6878      	ldr	r0, [r7, #4]
 800ede0:	f000 fd6c 	bl	800f8bc <tcp_send_empty_ack>
 800ede4:	4603      	mov	r3, r0
 800ede6:	e152      	b.n	800f08e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2200      	movs	r2, #0
 800edec:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800edf4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800edf6:	6a3b      	ldr	r3, [r7, #32]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	f000 811c 	beq.w	800f036 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 800edfe:	e002      	b.n	800ee06 <tcp_output+0x156>
 800ee00:	6a3b      	ldr	r3, [r7, #32]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	623b      	str	r3, [r7, #32]
 800ee06:	6a3b      	ldr	r3, [r7, #32]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d1f8      	bne.n	800ee00 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 800ee0e:	e112      	b.n	800f036 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800ee10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee12:	68db      	ldr	r3, [r3, #12]
 800ee14:	899b      	ldrh	r3, [r3, #12]
 800ee16:	b29b      	uxth	r3, r3
 800ee18:	4618      	mov	r0, r3
 800ee1a:	f7f9 fed9 	bl	8008bd0 <lwip_htons>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	b2db      	uxtb	r3, r3
 800ee22:	f003 0304 	and.w	r3, r3, #4
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d006      	beq.n	800ee38 <tcp_output+0x188>
 800ee2a:	4b2f      	ldr	r3, [pc, #188]	@ (800eee8 <tcp_output+0x238>)
 800ee2c:	f240 5236 	movw	r2, #1334	@ 0x536
 800ee30:	4932      	ldr	r1, [pc, #200]	@ (800eefc <tcp_output+0x24c>)
 800ee32:	482f      	ldr	r0, [pc, #188]	@ (800eef0 <tcp_output+0x240>)
 800ee34:	f004 fa1a 	bl	801326c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d01f      	beq.n	800ee80 <tcp_output+0x1d0>
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	8b5b      	ldrh	r3, [r3, #26]
 800ee44:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d119      	bne.n	800ee80 <tcp_output+0x1d0>
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d00b      	beq.n	800ee6c <tcp_output+0x1bc>
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d110      	bne.n	800ee80 <tcp_output+0x1d0>
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee62:	891a      	ldrh	r2, [r3, #8]
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ee68:	429a      	cmp	r2, r3
 800ee6a:	d209      	bcs.n	800ee80 <tcp_output+0x1d0>
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d004      	beq.n	800ee80 <tcp_output+0x1d0>
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800ee7c:	2b08      	cmp	r3, #8
 800ee7e:	d901      	bls.n	800ee84 <tcp_output+0x1d4>
 800ee80:	2301      	movs	r3, #1
 800ee82:	e000      	b.n	800ee86 <tcp_output+0x1d6>
 800ee84:	2300      	movs	r3, #0
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d106      	bne.n	800ee98 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	8b5b      	ldrh	r3, [r3, #26]
 800ee8e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	f000 80e4 	beq.w	800f060 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	7d1b      	ldrb	r3, [r3, #20]
 800ee9c:	2b02      	cmp	r3, #2
 800ee9e:	d00d      	beq.n	800eebc <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800eea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea2:	68db      	ldr	r3, [r3, #12]
 800eea4:	899b      	ldrh	r3, [r3, #12]
 800eea6:	b29c      	uxth	r4, r3
 800eea8:	2010      	movs	r0, #16
 800eeaa:	f7f9 fe91 	bl	8008bd0 <lwip_htons>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	461a      	mov	r2, r3
 800eeb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb4:	68db      	ldr	r3, [r3, #12]
 800eeb6:	4322      	orrs	r2, r4
 800eeb8:	b292      	uxth	r2, r2
 800eeba:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 800eebc:	697a      	ldr	r2, [r7, #20]
 800eebe:	6879      	ldr	r1, [r7, #4]
 800eec0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eec2:	f000 f909 	bl	800f0d8 <tcp_output_segment>
 800eec6:	4603      	mov	r3, r0
 800eec8:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800eeca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d016      	beq.n	800ef00 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	8b5b      	ldrh	r3, [r3, #26]
 800eed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eeda:	b29a      	uxth	r2, r3
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	835a      	strh	r2, [r3, #26]
      return err;
 800eee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eee4:	e0d3      	b.n	800f08e <tcp_output+0x3de>
 800eee6:	bf00      	nop
 800eee8:	08015d8c 	.word	0x08015d8c
 800eeec:	080162d0 	.word	0x080162d0
 800eef0:	08015de0 	.word	0x08015de0
 800eef4:	080162e8 	.word	0x080162e8
 800eef8:	20008a20 	.word	0x20008a20
 800eefc:	08016310 	.word	0x08016310
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 800ef00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef02:	681a      	ldr	r2, [r3, #0]
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	7d1b      	ldrb	r3, [r3, #20]
 800ef0c:	2b02      	cmp	r3, #2
 800ef0e:	d006      	beq.n	800ef1e <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	8b5b      	ldrh	r3, [r3, #26]
 800ef14:	f023 0303 	bic.w	r3, r3, #3
 800ef18:	b29a      	uxth	r2, r3
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800ef1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef20:	68db      	ldr	r3, [r3, #12]
 800ef22:	685b      	ldr	r3, [r3, #4]
 800ef24:	4618      	mov	r0, r3
 800ef26:	f7f9 fe69 	bl	8008bfc <lwip_htonl>
 800ef2a:	4604      	mov	r4, r0
 800ef2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef2e:	891b      	ldrh	r3, [r3, #8]
 800ef30:	461d      	mov	r5, r3
 800ef32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef34:	68db      	ldr	r3, [r3, #12]
 800ef36:	899b      	ldrh	r3, [r3, #12]
 800ef38:	b29b      	uxth	r3, r3
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f7f9 fe48 	bl	8008bd0 <lwip_htons>
 800ef40:	4603      	mov	r3, r0
 800ef42:	b2db      	uxtb	r3, r3
 800ef44:	f003 0303 	and.w	r3, r3, #3
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d001      	beq.n	800ef50 <tcp_output+0x2a0>
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	e000      	b.n	800ef52 <tcp_output+0x2a2>
 800ef50:	2300      	movs	r3, #0
 800ef52:	442b      	add	r3, r5
 800ef54:	4423      	add	r3, r4
 800ef56:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	1ad3      	subs	r3, r2, r3
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	da02      	bge.n	800ef6a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	68ba      	ldr	r2, [r7, #8]
 800ef68:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800ef6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef6c:	891b      	ldrh	r3, [r3, #8]
 800ef6e:	461c      	mov	r4, r3
 800ef70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef72:	68db      	ldr	r3, [r3, #12]
 800ef74:	899b      	ldrh	r3, [r3, #12]
 800ef76:	b29b      	uxth	r3, r3
 800ef78:	4618      	mov	r0, r3
 800ef7a:	f7f9 fe29 	bl	8008bd0 <lwip_htons>
 800ef7e:	4603      	mov	r3, r0
 800ef80:	b2db      	uxtb	r3, r3
 800ef82:	f003 0303 	and.w	r3, r3, #3
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d001      	beq.n	800ef8e <tcp_output+0x2de>
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	e000      	b.n	800ef90 <tcp_output+0x2e0>
 800ef8e:	2300      	movs	r3, #0
 800ef90:	4423      	add	r3, r4
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d049      	beq.n	800f02a <tcp_output+0x37a>
      seg->next = NULL;
 800ef96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef98:	2200      	movs	r2, #0
 800ef9a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d105      	bne.n	800efb0 <tcp_output+0x300>
        pcb->unacked = seg;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800efa8:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 800efaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efac:	623b      	str	r3, [r7, #32]
 800efae:	e03f      	b.n	800f030 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800efb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efb2:	68db      	ldr	r3, [r3, #12]
 800efb4:	685b      	ldr	r3, [r3, #4]
 800efb6:	4618      	mov	r0, r3
 800efb8:	f7f9 fe20 	bl	8008bfc <lwip_htonl>
 800efbc:	4604      	mov	r4, r0
 800efbe:	6a3b      	ldr	r3, [r7, #32]
 800efc0:	68db      	ldr	r3, [r3, #12]
 800efc2:	685b      	ldr	r3, [r3, #4]
 800efc4:	4618      	mov	r0, r3
 800efc6:	f7f9 fe19 	bl	8008bfc <lwip_htonl>
 800efca:	4603      	mov	r3, r0
 800efcc:	1ae3      	subs	r3, r4, r3
 800efce:	2b00      	cmp	r3, #0
 800efd0:	da24      	bge.n	800f01c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	3370      	adds	r3, #112	@ 0x70
 800efd6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800efd8:	e002      	b.n	800efe0 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 800efda:	69fb      	ldr	r3, [r7, #28]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800efe0:	69fb      	ldr	r3, [r7, #28]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d011      	beq.n	800f00c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800efe8:	69fb      	ldr	r3, [r7, #28]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	68db      	ldr	r3, [r3, #12]
 800efee:	685b      	ldr	r3, [r3, #4]
 800eff0:	4618      	mov	r0, r3
 800eff2:	f7f9 fe03 	bl	8008bfc <lwip_htonl>
 800eff6:	4604      	mov	r4, r0
 800eff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800effa:	68db      	ldr	r3, [r3, #12]
 800effc:	685b      	ldr	r3, [r3, #4]
 800effe:	4618      	mov	r0, r3
 800f000:	f7f9 fdfc 	bl	8008bfc <lwip_htonl>
 800f004:	4603      	mov	r3, r0
 800f006:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800f008:	2b00      	cmp	r3, #0
 800f00a:	dbe6      	blt.n	800efda <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 800f00c:	69fb      	ldr	r3, [r7, #28]
 800f00e:	681a      	ldr	r2, [r3, #0]
 800f010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f012:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800f014:	69fb      	ldr	r3, [r7, #28]
 800f016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f018:	601a      	str	r2, [r3, #0]
 800f01a:	e009      	b.n	800f030 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800f01c:	6a3b      	ldr	r3, [r7, #32]
 800f01e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f020:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800f022:	6a3b      	ldr	r3, [r7, #32]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	623b      	str	r3, [r7, #32]
 800f028:	e002      	b.n	800f030 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800f02a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f02c:	f7fc fc45 	bl	800b8ba <tcp_seg_free>
    }
    seg = pcb->unsent;
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f034:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 800f036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d012      	beq.n	800f062 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800f03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f03e:	68db      	ldr	r3, [r3, #12]
 800f040:	685b      	ldr	r3, [r3, #4]
 800f042:	4618      	mov	r0, r3
 800f044:	f7f9 fdda 	bl	8008bfc <lwip_htonl>
 800f048:	4602      	mov	r2, r0
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f04e:	1ad3      	subs	r3, r2, r3
 800f050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f052:	8912      	ldrh	r2, [r2, #8]
 800f054:	4413      	add	r3, r2
  while (seg != NULL &&
 800f056:	69ba      	ldr	r2, [r7, #24]
 800f058:	429a      	cmp	r2, r3
 800f05a:	f4bf aed9 	bcs.w	800ee10 <tcp_output+0x160>
 800f05e:	e000      	b.n	800f062 <tcp_output+0x3b2>
      break;
 800f060:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f066:	2b00      	cmp	r3, #0
 800f068:	d108      	bne.n	800f07c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	2200      	movs	r2, #0
 800f06e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 800f072:	e004      	b.n	800f07e <tcp_output+0x3ce>
    goto output_done;
 800f074:	bf00      	nop
 800f076:	e002      	b.n	800f07e <tcp_output+0x3ce>
    goto output_done;
 800f078:	bf00      	nop
 800f07a:	e000      	b.n	800f07e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 800f07c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	8b5b      	ldrh	r3, [r3, #26]
 800f082:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f086:	b29a      	uxth	r2, r3
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 800f08c:	2300      	movs	r3, #0
}
 800f08e:	4618      	mov	r0, r3
 800f090:	3728      	adds	r7, #40	@ 0x28
 800f092:	46bd      	mov	sp, r7
 800f094:	bdb0      	pop	{r4, r5, r7, pc}
 800f096:	bf00      	nop

0800f098 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b082      	sub	sp, #8
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d106      	bne.n	800f0b4 <tcp_output_segment_busy+0x1c>
 800f0a6:	4b09      	ldr	r3, [pc, #36]	@ (800f0cc <tcp_output_segment_busy+0x34>)
 800f0a8:	f240 529a 	movw	r2, #1434	@ 0x59a
 800f0ac:	4908      	ldr	r1, [pc, #32]	@ (800f0d0 <tcp_output_segment_busy+0x38>)
 800f0ae:	4809      	ldr	r0, [pc, #36]	@ (800f0d4 <tcp_output_segment_busy+0x3c>)
 800f0b0:	f004 f8dc 	bl	801326c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	685b      	ldr	r3, [r3, #4]
 800f0b8:	7b9b      	ldrb	r3, [r3, #14]
 800f0ba:	2b01      	cmp	r3, #1
 800f0bc:	d001      	beq.n	800f0c2 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 800f0be:	2301      	movs	r3, #1
 800f0c0:	e000      	b.n	800f0c4 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 800f0c2:	2300      	movs	r3, #0
}
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	3708      	adds	r7, #8
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	bd80      	pop	{r7, pc}
 800f0cc:	08015d8c 	.word	0x08015d8c
 800f0d0:	08016328 	.word	0x08016328
 800f0d4:	08015de0 	.word	0x08015de0

0800f0d8 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 800f0d8:	b5b0      	push	{r4, r5, r7, lr}
 800f0da:	b08c      	sub	sp, #48	@ 0x30
 800f0dc:	af04      	add	r7, sp, #16
 800f0de:	60f8      	str	r0, [r7, #12]
 800f0e0:	60b9      	str	r1, [r7, #8]
 800f0e2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d106      	bne.n	800f0f8 <tcp_output_segment+0x20>
 800f0ea:	4b64      	ldr	r3, [pc, #400]	@ (800f27c <tcp_output_segment+0x1a4>)
 800f0ec:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 800f0f0:	4963      	ldr	r1, [pc, #396]	@ (800f280 <tcp_output_segment+0x1a8>)
 800f0f2:	4864      	ldr	r0, [pc, #400]	@ (800f284 <tcp_output_segment+0x1ac>)
 800f0f4:	f004 f8ba 	bl	801326c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 800f0f8:	68bb      	ldr	r3, [r7, #8]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d106      	bne.n	800f10c <tcp_output_segment+0x34>
 800f0fe:	4b5f      	ldr	r3, [pc, #380]	@ (800f27c <tcp_output_segment+0x1a4>)
 800f100:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 800f104:	4960      	ldr	r1, [pc, #384]	@ (800f288 <tcp_output_segment+0x1b0>)
 800f106:	485f      	ldr	r0, [pc, #380]	@ (800f284 <tcp_output_segment+0x1ac>)
 800f108:	f004 f8b0 	bl	801326c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d106      	bne.n	800f120 <tcp_output_segment+0x48>
 800f112:	4b5a      	ldr	r3, [pc, #360]	@ (800f27c <tcp_output_segment+0x1a4>)
 800f114:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 800f118:	495c      	ldr	r1, [pc, #368]	@ (800f28c <tcp_output_segment+0x1b4>)
 800f11a:	485a      	ldr	r0, [pc, #360]	@ (800f284 <tcp_output_segment+0x1ac>)
 800f11c:	f004 f8a6 	bl	801326c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 800f120:	68f8      	ldr	r0, [r7, #12]
 800f122:	f7ff ffb9 	bl	800f098 <tcp_output_segment_busy>
 800f126:	4603      	mov	r3, r0
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d001      	beq.n	800f130 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 800f12c:	2300      	movs	r3, #0
 800f12e:	e0a1      	b.n	800f274 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800f130:	68bb      	ldr	r3, [r7, #8]
 800f132:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	68dc      	ldr	r4, [r3, #12]
 800f138:	4610      	mov	r0, r2
 800f13a:	f7f9 fd5f 	bl	8008bfc <lwip_htonl>
 800f13e:	4603      	mov	r3, r0
 800f140:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800f142:	68bb      	ldr	r3, [r7, #8]
 800f144:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	68dc      	ldr	r4, [r3, #12]
 800f14a:	4610      	mov	r0, r2
 800f14c:	f7f9 fd40 	bl	8008bd0 <lwip_htons>
 800f150:	4603      	mov	r3, r0
 800f152:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f154:	68bb      	ldr	r3, [r7, #8]
 800f156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f158:	68ba      	ldr	r2, [r7, #8]
 800f15a:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 800f15c:	441a      	add	r2, r3
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	68db      	ldr	r3, [r3, #12]
 800f166:	3314      	adds	r3, #20
 800f168:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	7a9b      	ldrb	r3, [r3, #10]
 800f16e:	f003 0301 	and.w	r3, r3, #1
 800f172:	2b00      	cmp	r3, #0
 800f174:	d015      	beq.n	800f1a2 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800f176:	68bb      	ldr	r3, [r7, #8]
 800f178:	3304      	adds	r3, #4
 800f17a:	461a      	mov	r2, r3
 800f17c:	6879      	ldr	r1, [r7, #4]
 800f17e:	f44f 7006 	mov.w	r0, #536	@ 0x218
 800f182:	f7fc fe91 	bl	800bea8 <tcp_eff_send_mss_netif>
 800f186:	4603      	mov	r3, r0
 800f188:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800f18a:	8b7b      	ldrh	r3, [r7, #26]
 800f18c:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 800f190:	4618      	mov	r0, r3
 800f192:	f7f9 fd33 	bl	8008bfc <lwip_htonl>
 800f196:	4602      	mov	r2, r0
 800f198:	69fb      	ldr	r3, [r7, #28]
 800f19a:	601a      	str	r2, [r3, #0]
    opts += 1;
 800f19c:	69fb      	ldr	r3, [r7, #28]
 800f19e:	3304      	adds	r3, #4
 800f1a0:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	da02      	bge.n	800f1b2 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 800f1ac:	68bb      	ldr	r3, [r7, #8]
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 800f1b2:	68bb      	ldr	r3, [r7, #8]
 800f1b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d10c      	bne.n	800f1d4 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 800f1ba:	4b35      	ldr	r3, [pc, #212]	@ (800f290 <tcp_output_segment+0x1b8>)
 800f1bc:	681a      	ldr	r2, [r3, #0]
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	68db      	ldr	r3, [r3, #12]
 800f1c6:	685b      	ldr	r3, [r3, #4]
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f7f9 fd17 	bl	8008bfc <lwip_htonl>
 800f1ce:	4602      	mov	r2, r0
 800f1d0:	68bb      	ldr	r3, [r7, #8]
 800f1d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	68da      	ldr	r2, [r3, #12]
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	685b      	ldr	r3, [r3, #4]
 800f1dc:	685b      	ldr	r3, [r3, #4]
 800f1de:	1ad3      	subs	r3, r2, r3
 800f1e0:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	685b      	ldr	r3, [r3, #4]
 800f1e6:	8959      	ldrh	r1, [r3, #10]
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	685b      	ldr	r3, [r3, #4]
 800f1ec:	8b3a      	ldrh	r2, [r7, #24]
 800f1ee:	1a8a      	subs	r2, r1, r2
 800f1f0:	b292      	uxth	r2, r2
 800f1f2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	685b      	ldr	r3, [r3, #4]
 800f1f8:	8919      	ldrh	r1, [r3, #8]
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	685b      	ldr	r3, [r3, #4]
 800f1fe:	8b3a      	ldrh	r2, [r7, #24]
 800f200:	1a8a      	subs	r2, r1, r2
 800f202:	b292      	uxth	r2, r2
 800f204:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	685b      	ldr	r3, [r3, #4]
 800f20a:	68fa      	ldr	r2, [r7, #12]
 800f20c:	68d2      	ldr	r2, [r2, #12]
 800f20e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	68db      	ldr	r3, [r3, #12]
 800f214:	2200      	movs	r2, #0
 800f216:	741a      	strb	r2, [r3, #16]
 800f218:	2200      	movs	r2, #0
 800f21a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	68da      	ldr	r2, [r3, #12]
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	7a9b      	ldrb	r3, [r3, #10]
 800f224:	f003 0301 	and.w	r3, r3, #1
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d001      	beq.n	800f230 <tcp_output_segment+0x158>
 800f22c:	2318      	movs	r3, #24
 800f22e:	e000      	b.n	800f232 <tcp_output_segment+0x15a>
 800f230:	2314      	movs	r3, #20
 800f232:	4413      	add	r3, r2
 800f234:	69fa      	ldr	r2, [r7, #28]
 800f236:	429a      	cmp	r2, r3
 800f238:	d006      	beq.n	800f248 <tcp_output_segment+0x170>
 800f23a:	4b10      	ldr	r3, [pc, #64]	@ (800f27c <tcp_output_segment+0x1a4>)
 800f23c:	f240 621c 	movw	r2, #1564	@ 0x61c
 800f240:	4914      	ldr	r1, [pc, #80]	@ (800f294 <tcp_output_segment+0x1bc>)
 800f242:	4810      	ldr	r0, [pc, #64]	@ (800f284 <tcp_output_segment+0x1ac>)
 800f244:	f004 f812 	bl	801326c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	6858      	ldr	r0, [r3, #4]
 800f24c:	68b9      	ldr	r1, [r7, #8]
 800f24e:	68bb      	ldr	r3, [r7, #8]
 800f250:	1d1c      	adds	r4, r3, #4
 800f252:	68bb      	ldr	r3, [r7, #8]
 800f254:	7add      	ldrb	r5, [r3, #11]
 800f256:	68bb      	ldr	r3, [r7, #8]
 800f258:	7a9b      	ldrb	r3, [r3, #10]
 800f25a:	687a      	ldr	r2, [r7, #4]
 800f25c:	9202      	str	r2, [sp, #8]
 800f25e:	2206      	movs	r2, #6
 800f260:	9201      	str	r2, [sp, #4]
 800f262:	9300      	str	r3, [sp, #0]
 800f264:	462b      	mov	r3, r5
 800f266:	4622      	mov	r2, r4
 800f268:	f002 fd84 	bl	8011d74 <ip4_output_if>
 800f26c:	4603      	mov	r3, r0
 800f26e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 800f270:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f274:	4618      	mov	r0, r3
 800f276:	3720      	adds	r7, #32
 800f278:	46bd      	mov	sp, r7
 800f27a:	bdb0      	pop	{r4, r5, r7, pc}
 800f27c:	08015d8c 	.word	0x08015d8c
 800f280:	08016350 	.word	0x08016350
 800f284:	08015de0 	.word	0x08015de0
 800f288:	08016370 	.word	0x08016370
 800f28c:	08016390 	.word	0x08016390
 800f290:	200089d4 	.word	0x200089d4
 800f294:	080163b4 	.word	0x080163b4

0800f298 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 800f298:	b5b0      	push	{r4, r5, r7, lr}
 800f29a:	b084      	sub	sp, #16
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d106      	bne.n	800f2b4 <tcp_rexmit_rto_prepare+0x1c>
 800f2a6:	4b31      	ldr	r3, [pc, #196]	@ (800f36c <tcp_rexmit_rto_prepare+0xd4>)
 800f2a8:	f240 6263 	movw	r2, #1635	@ 0x663
 800f2ac:	4930      	ldr	r1, [pc, #192]	@ (800f370 <tcp_rexmit_rto_prepare+0xd8>)
 800f2ae:	4831      	ldr	r0, [pc, #196]	@ (800f374 <tcp_rexmit_rto_prepare+0xdc>)
 800f2b0:	f003 ffdc 	bl	801326c <iprintf>

  if (pcb->unacked == NULL) {
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d102      	bne.n	800f2c2 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 800f2bc:	f06f 0305 	mvn.w	r3, #5
 800f2c0:	e050      	b.n	800f364 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f2c6:	60fb      	str	r3, [r7, #12]
 800f2c8:	e00b      	b.n	800f2e2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 800f2ca:	68f8      	ldr	r0, [r7, #12]
 800f2cc:	f7ff fee4 	bl	800f098 <tcp_output_segment_busy>
 800f2d0:	4603      	mov	r3, r0
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d002      	beq.n	800f2dc <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 800f2d6:	f06f 0305 	mvn.w	r3, #5
 800f2da:	e043      	b.n	800f364 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	60fb      	str	r3, [r7, #12]
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d1ef      	bne.n	800f2ca <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 800f2ea:	68f8      	ldr	r0, [r7, #12]
 800f2ec:	f7ff fed4 	bl	800f098 <tcp_output_segment_busy>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d002      	beq.n	800f2fc <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 800f2f6:	f06f 0305 	mvn.w	r3, #5
 800f2fa:	e033      	b.n	800f364 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2200      	movs	r2, #0
 800f310:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	8b5b      	ldrh	r3, [r3, #26]
 800f316:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800f31a:	b29a      	uxth	r2, r3
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	68db      	ldr	r3, [r3, #12]
 800f324:	685b      	ldr	r3, [r3, #4]
 800f326:	4618      	mov	r0, r3
 800f328:	f7f9 fc68 	bl	8008bfc <lwip_htonl>
 800f32c:	4604      	mov	r4, r0
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	891b      	ldrh	r3, [r3, #8]
 800f332:	461d      	mov	r5, r3
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	68db      	ldr	r3, [r3, #12]
 800f338:	899b      	ldrh	r3, [r3, #12]
 800f33a:	b29b      	uxth	r3, r3
 800f33c:	4618      	mov	r0, r3
 800f33e:	f7f9 fc47 	bl	8008bd0 <lwip_htons>
 800f342:	4603      	mov	r3, r0
 800f344:	b2db      	uxtb	r3, r3
 800f346:	f003 0303 	and.w	r3, r3, #3
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d001      	beq.n	800f352 <tcp_rexmit_rto_prepare+0xba>
 800f34e:	2301      	movs	r3, #1
 800f350:	e000      	b.n	800f354 <tcp_rexmit_rto_prepare+0xbc>
 800f352:	2300      	movs	r3, #0
 800f354:	442b      	add	r3, r5
 800f356:	18e2      	adds	r2, r4, r3
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2200      	movs	r2, #0
 800f360:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 800f362:	2300      	movs	r3, #0
}
 800f364:	4618      	mov	r0, r3
 800f366:	3710      	adds	r7, #16
 800f368:	46bd      	mov	sp, r7
 800f36a:	bdb0      	pop	{r4, r5, r7, pc}
 800f36c:	08015d8c 	.word	0x08015d8c
 800f370:	080163c8 	.word	0x080163c8
 800f374:	08015de0 	.word	0x08015de0

0800f378 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b082      	sub	sp, #8
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d106      	bne.n	800f394 <tcp_rexmit_rto_commit+0x1c>
 800f386:	4b0d      	ldr	r3, [pc, #52]	@ (800f3bc <tcp_rexmit_rto_commit+0x44>)
 800f388:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800f38c:	490c      	ldr	r1, [pc, #48]	@ (800f3c0 <tcp_rexmit_rto_commit+0x48>)
 800f38e:	480d      	ldr	r0, [pc, #52]	@ (800f3c4 <tcp_rexmit_rto_commit+0x4c>)
 800f390:	f003 ff6c 	bl	801326c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f39a:	2bff      	cmp	r3, #255	@ 0xff
 800f39c:	d007      	beq.n	800f3ae <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f3a4:	3301      	adds	r3, #1
 800f3a6:	b2da      	uxtb	r2, r3
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 800f3ae:	6878      	ldr	r0, [r7, #4]
 800f3b0:	f7ff fc7e 	bl	800ecb0 <tcp_output>
}
 800f3b4:	bf00      	nop
 800f3b6:	3708      	adds	r7, #8
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	bd80      	pop	{r7, pc}
 800f3bc:	08015d8c 	.word	0x08015d8c
 800f3c0:	080163ec 	.word	0x080163ec
 800f3c4:	08015de0 	.word	0x08015de0

0800f3c8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b082      	sub	sp, #8
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d106      	bne.n	800f3e4 <tcp_rexmit_rto+0x1c>
 800f3d6:	4b0a      	ldr	r3, [pc, #40]	@ (800f400 <tcp_rexmit_rto+0x38>)
 800f3d8:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 800f3dc:	4909      	ldr	r1, [pc, #36]	@ (800f404 <tcp_rexmit_rto+0x3c>)
 800f3de:	480a      	ldr	r0, [pc, #40]	@ (800f408 <tcp_rexmit_rto+0x40>)
 800f3e0:	f003 ff44 	bl	801326c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800f3e4:	6878      	ldr	r0, [r7, #4]
 800f3e6:	f7ff ff57 	bl	800f298 <tcp_rexmit_rto_prepare>
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d102      	bne.n	800f3f6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 800f3f0:	6878      	ldr	r0, [r7, #4]
 800f3f2:	f7ff ffc1 	bl	800f378 <tcp_rexmit_rto_commit>
  }
}
 800f3f6:	bf00      	nop
 800f3f8:	3708      	adds	r7, #8
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	bd80      	pop	{r7, pc}
 800f3fe:	bf00      	nop
 800f400:	08015d8c 	.word	0x08015d8c
 800f404:	08016410 	.word	0x08016410
 800f408:	08015de0 	.word	0x08015de0

0800f40c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 800f40c:	b590      	push	{r4, r7, lr}
 800f40e:	b085      	sub	sp, #20
 800f410:	af00      	add	r7, sp, #0
 800f412:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d106      	bne.n	800f428 <tcp_rexmit+0x1c>
 800f41a:	4b2f      	ldr	r3, [pc, #188]	@ (800f4d8 <tcp_rexmit+0xcc>)
 800f41c:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 800f420:	492e      	ldr	r1, [pc, #184]	@ (800f4dc <tcp_rexmit+0xd0>)
 800f422:	482f      	ldr	r0, [pc, #188]	@ (800f4e0 <tcp_rexmit+0xd4>)
 800f424:	f003 ff22 	bl	801326c <iprintf>

  if (pcb->unacked == NULL) {
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d102      	bne.n	800f436 <tcp_rexmit+0x2a>
    return ERR_VAL;
 800f430:	f06f 0305 	mvn.w	r3, #5
 800f434:	e04c      	b.n	800f4d0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f43a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 800f43c:	68b8      	ldr	r0, [r7, #8]
 800f43e:	f7ff fe2b 	bl	800f098 <tcp_output_segment_busy>
 800f442:	4603      	mov	r3, r0
 800f444:	2b00      	cmp	r3, #0
 800f446:	d002      	beq.n	800f44e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 800f448:	f06f 0305 	mvn.w	r3, #5
 800f44c:	e040      	b.n	800f4d0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 800f44e:	68bb      	ldr	r3, [r7, #8]
 800f450:	681a      	ldr	r2, [r3, #0]
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	336c      	adds	r3, #108	@ 0x6c
 800f45a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800f45c:	e002      	b.n	800f464 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d011      	beq.n	800f490 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	68db      	ldr	r3, [r3, #12]
 800f472:	685b      	ldr	r3, [r3, #4]
 800f474:	4618      	mov	r0, r3
 800f476:	f7f9 fbc1 	bl	8008bfc <lwip_htonl>
 800f47a:	4604      	mov	r4, r0
 800f47c:	68bb      	ldr	r3, [r7, #8]
 800f47e:	68db      	ldr	r3, [r3, #12]
 800f480:	685b      	ldr	r3, [r3, #4]
 800f482:	4618      	mov	r0, r3
 800f484:	f7f9 fbba 	bl	8008bfc <lwip_htonl>
 800f488:	4603      	mov	r3, r0
 800f48a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	dbe6      	blt.n	800f45e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	681a      	ldr	r2, [r3, #0]
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	68ba      	ldr	r2, [r7, #8]
 800f49c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800f49e:	68bb      	ldr	r3, [r7, #8]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d103      	bne.n	800f4ae <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f4b4:	2bff      	cmp	r3, #255	@ 0xff
 800f4b6:	d007      	beq.n	800f4c8 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f4be:	3301      	adds	r3, #1
 800f4c0:	b2da      	uxtb	r2, r3
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 800f4ce:	2300      	movs	r3, #0
}
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	3714      	adds	r7, #20
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bd90      	pop	{r4, r7, pc}
 800f4d8:	08015d8c 	.word	0x08015d8c
 800f4dc:	0801642c 	.word	0x0801642c
 800f4e0:	08015de0 	.word	0x08015de0

0800f4e4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b082      	sub	sp, #8
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d106      	bne.n	800f500 <tcp_rexmit_fast+0x1c>
 800f4f2:	4b2a      	ldr	r3, [pc, #168]	@ (800f59c <tcp_rexmit_fast+0xb8>)
 800f4f4:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 800f4f8:	4929      	ldr	r1, [pc, #164]	@ (800f5a0 <tcp_rexmit_fast+0xbc>)
 800f4fa:	482a      	ldr	r0, [pc, #168]	@ (800f5a4 <tcp_rexmit_fast+0xc0>)
 800f4fc:	f003 feb6 	bl	801326c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f504:	2b00      	cmp	r3, #0
 800f506:	d044      	beq.n	800f592 <tcp_rexmit_fast+0xae>
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	8b5b      	ldrh	r3, [r3, #26]
 800f50c:	f003 0304 	and.w	r3, r3, #4
 800f510:	2b00      	cmp	r3, #0
 800f512:	d13e      	bne.n	800f592 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f7ff ff79 	bl	800f40c <tcp_rexmit>
 800f51a:	4603      	mov	r3, r0
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d138      	bne.n	800f592 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f52c:	4293      	cmp	r3, r2
 800f52e:	bf28      	it	cs
 800f530:	4613      	movcs	r3, r2
 800f532:	b29b      	uxth	r3, r3
 800f534:	0fda      	lsrs	r2, r3, #31
 800f536:	4413      	add	r3, r2
 800f538:	105b      	asrs	r3, r3, #1
 800f53a:	b29a      	uxth	r2, r3
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800f548:	461a      	mov	r2, r3
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f54e:	005b      	lsls	r3, r3, #1
 800f550:	429a      	cmp	r2, r3
 800f552:	d206      	bcs.n	800f562 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f558:	005b      	lsls	r3, r3, #1
 800f55a:	b29a      	uxth	r2, r3
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f56c:	4619      	mov	r1, r3
 800f56e:	0049      	lsls	r1, r1, #1
 800f570:	440b      	add	r3, r1
 800f572:	b29b      	uxth	r3, r3
 800f574:	4413      	add	r3, r2
 800f576:	b29a      	uxth	r2, r3
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	8b5b      	ldrh	r3, [r3, #26]
 800f582:	f043 0304 	orr.w	r3, r3, #4
 800f586:	b29a      	uxth	r2, r3
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	2200      	movs	r2, #0
 800f590:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 800f592:	bf00      	nop
 800f594:	3708      	adds	r7, #8
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}
 800f59a:	bf00      	nop
 800f59c:	08015d8c 	.word	0x08015d8c
 800f5a0:	08016444 	.word	0x08016444
 800f5a4:	08015de0 	.word	0x08015de0

0800f5a8 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b086      	sub	sp, #24
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	60f8      	str	r0, [r7, #12]
 800f5b0:	607b      	str	r3, [r7, #4]
 800f5b2:	460b      	mov	r3, r1
 800f5b4:	817b      	strh	r3, [r7, #10]
 800f5b6:	4613      	mov	r3, r2
 800f5b8:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800f5ba:	897a      	ldrh	r2, [r7, #10]
 800f5bc:	893b      	ldrh	r3, [r7, #8]
 800f5be:	4413      	add	r3, r2
 800f5c0:	b29b      	uxth	r3, r3
 800f5c2:	3314      	adds	r3, #20
 800f5c4:	b29b      	uxth	r3, r3
 800f5c6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f5ca:	4619      	mov	r1, r3
 800f5cc:	2022      	movs	r0, #34	@ 0x22
 800f5ce:	f7fa fb79 	bl	8009cc4 <pbuf_alloc>
 800f5d2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 800f5d4:	697b      	ldr	r3, [r7, #20]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d04d      	beq.n	800f676 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800f5da:	897b      	ldrh	r3, [r7, #10]
 800f5dc:	3313      	adds	r3, #19
 800f5de:	697a      	ldr	r2, [r7, #20]
 800f5e0:	8952      	ldrh	r2, [r2, #10]
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	db06      	blt.n	800f5f4 <tcp_output_alloc_header_common+0x4c>
 800f5e6:	4b26      	ldr	r3, [pc, #152]	@ (800f680 <tcp_output_alloc_header_common+0xd8>)
 800f5e8:	f240 7223 	movw	r2, #1827	@ 0x723
 800f5ec:	4925      	ldr	r1, [pc, #148]	@ (800f684 <tcp_output_alloc_header_common+0xdc>)
 800f5ee:	4826      	ldr	r0, [pc, #152]	@ (800f688 <tcp_output_alloc_header_common+0xe0>)
 800f5f0:	f003 fe3c 	bl	801326c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 800f5f4:	697b      	ldr	r3, [r7, #20]
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 800f5fa:	8c3b      	ldrh	r3, [r7, #32]
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	f7f9 fae7 	bl	8008bd0 <lwip_htons>
 800f602:	4603      	mov	r3, r0
 800f604:	461a      	mov	r2, r3
 800f606:	693b      	ldr	r3, [r7, #16]
 800f608:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800f60a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f60c:	4618      	mov	r0, r3
 800f60e:	f7f9 fadf 	bl	8008bd0 <lwip_htons>
 800f612:	4603      	mov	r3, r0
 800f614:	461a      	mov	r2, r3
 800f616:	693b      	ldr	r3, [r7, #16]
 800f618:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 800f61a:	693b      	ldr	r3, [r7, #16]
 800f61c:	687a      	ldr	r2, [r7, #4]
 800f61e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 800f620:	68f8      	ldr	r0, [r7, #12]
 800f622:	f7f9 faeb 	bl	8008bfc <lwip_htonl>
 800f626:	4602      	mov	r2, r0
 800f628:	693b      	ldr	r3, [r7, #16]
 800f62a:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800f62c:	897b      	ldrh	r3, [r7, #10]
 800f62e:	089b      	lsrs	r3, r3, #2
 800f630:	b29b      	uxth	r3, r3
 800f632:	3305      	adds	r3, #5
 800f634:	b29b      	uxth	r3, r3
 800f636:	031b      	lsls	r3, r3, #12
 800f638:	b29a      	uxth	r2, r3
 800f63a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f63e:	b29b      	uxth	r3, r3
 800f640:	4313      	orrs	r3, r2
 800f642:	b29b      	uxth	r3, r3
 800f644:	4618      	mov	r0, r3
 800f646:	f7f9 fac3 	bl	8008bd0 <lwip_htons>
 800f64a:	4603      	mov	r3, r0
 800f64c:	461a      	mov	r2, r3
 800f64e:	693b      	ldr	r3, [r7, #16]
 800f650:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800f652:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f654:	4618      	mov	r0, r3
 800f656:	f7f9 fabb 	bl	8008bd0 <lwip_htons>
 800f65a:	4603      	mov	r3, r0
 800f65c:	461a      	mov	r2, r3
 800f65e:	693b      	ldr	r3, [r7, #16]
 800f660:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	2200      	movs	r2, #0
 800f666:	741a      	strb	r2, [r3, #16]
 800f668:	2200      	movs	r2, #0
 800f66a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	2200      	movs	r2, #0
 800f670:	749a      	strb	r2, [r3, #18]
 800f672:	2200      	movs	r2, #0
 800f674:	74da      	strb	r2, [r3, #19]
  }
  return p;
 800f676:	697b      	ldr	r3, [r7, #20]
}
 800f678:	4618      	mov	r0, r3
 800f67a:	3718      	adds	r7, #24
 800f67c:	46bd      	mov	sp, r7
 800f67e:	bd80      	pop	{r7, pc}
 800f680:	08015d8c 	.word	0x08015d8c
 800f684:	08016464 	.word	0x08016464
 800f688:	08015de0 	.word	0x08015de0

0800f68c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 800f68c:	b5b0      	push	{r4, r5, r7, lr}
 800f68e:	b08a      	sub	sp, #40	@ 0x28
 800f690:	af04      	add	r7, sp, #16
 800f692:	60f8      	str	r0, [r7, #12]
 800f694:	607b      	str	r3, [r7, #4]
 800f696:	460b      	mov	r3, r1
 800f698:	817b      	strh	r3, [r7, #10]
 800f69a:	4613      	mov	r3, r2
 800f69c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d106      	bne.n	800f6b2 <tcp_output_alloc_header+0x26>
 800f6a4:	4b15      	ldr	r3, [pc, #84]	@ (800f6fc <tcp_output_alloc_header+0x70>)
 800f6a6:	f240 7242 	movw	r2, #1858	@ 0x742
 800f6aa:	4915      	ldr	r1, [pc, #84]	@ (800f700 <tcp_output_alloc_header+0x74>)
 800f6ac:	4815      	ldr	r0, [pc, #84]	@ (800f704 <tcp_output_alloc_header+0x78>)
 800f6ae:	f003 fddd 	bl	801326c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	8adb      	ldrh	r3, [r3, #22]
 800f6ba:	68fa      	ldr	r2, [r7, #12]
 800f6bc:	8b12      	ldrh	r2, [r2, #24]
 800f6be:	68f9      	ldr	r1, [r7, #12]
 800f6c0:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 800f6c2:	893d      	ldrh	r5, [r7, #8]
 800f6c4:	897c      	ldrh	r4, [r7, #10]
 800f6c6:	9103      	str	r1, [sp, #12]
 800f6c8:	2110      	movs	r1, #16
 800f6ca:	9102      	str	r1, [sp, #8]
 800f6cc:	9201      	str	r2, [sp, #4]
 800f6ce:	9300      	str	r3, [sp, #0]
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	462a      	mov	r2, r5
 800f6d4:	4621      	mov	r1, r4
 800f6d6:	f7ff ff67 	bl	800f5a8 <tcp_output_alloc_header_common>
 800f6da:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 800f6dc:	697b      	ldr	r3, [r7, #20]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d006      	beq.n	800f6f0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6e6:	68fa      	ldr	r2, [r7, #12]
 800f6e8:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 800f6ea:	441a      	add	r2, r3
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 800f6f0:	697b      	ldr	r3, [r7, #20]
}
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	3718      	adds	r7, #24
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	bdb0      	pop	{r4, r5, r7, pc}
 800f6fa:	bf00      	nop
 800f6fc:	08015d8c 	.word	0x08015d8c
 800f700:	08016494 	.word	0x08016494
 800f704:	08015de0 	.word	0x08015de0

0800f708 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b088      	sub	sp, #32
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	60f8      	str	r0, [r7, #12]
 800f710:	60b9      	str	r1, [r7, #8]
 800f712:	4611      	mov	r1, r2
 800f714:	461a      	mov	r2, r3
 800f716:	460b      	mov	r3, r1
 800f718:	71fb      	strb	r3, [r7, #7]
 800f71a:	4613      	mov	r3, r2
 800f71c:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 800f71e:	2300      	movs	r3, #0
 800f720:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d106      	bne.n	800f736 <tcp_output_fill_options+0x2e>
 800f728:	4b12      	ldr	r3, [pc, #72]	@ (800f774 <tcp_output_fill_options+0x6c>)
 800f72a:	f240 7256 	movw	r2, #1878	@ 0x756
 800f72e:	4912      	ldr	r1, [pc, #72]	@ (800f778 <tcp_output_fill_options+0x70>)
 800f730:	4812      	ldr	r0, [pc, #72]	@ (800f77c <tcp_output_fill_options+0x74>)
 800f732:	f003 fd9b 	bl	801326c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 800f736:	68bb      	ldr	r3, [r7, #8]
 800f738:	685b      	ldr	r3, [r3, #4]
 800f73a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 800f73c:	69bb      	ldr	r3, [r7, #24]
 800f73e:	3314      	adds	r3, #20
 800f740:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 800f742:	8bfb      	ldrh	r3, [r7, #30]
 800f744:	009b      	lsls	r3, r3, #2
 800f746:	461a      	mov	r2, r3
 800f748:	79fb      	ldrb	r3, [r7, #7]
 800f74a:	009b      	lsls	r3, r3, #2
 800f74c:	f003 0304 	and.w	r3, r3, #4
 800f750:	4413      	add	r3, r2
 800f752:	3314      	adds	r3, #20
 800f754:	69ba      	ldr	r2, [r7, #24]
 800f756:	4413      	add	r3, r2
 800f758:	697a      	ldr	r2, [r7, #20]
 800f75a:	429a      	cmp	r2, r3
 800f75c:	d006      	beq.n	800f76c <tcp_output_fill_options+0x64>
 800f75e:	4b05      	ldr	r3, [pc, #20]	@ (800f774 <tcp_output_fill_options+0x6c>)
 800f760:	f240 7275 	movw	r2, #1909	@ 0x775
 800f764:	4906      	ldr	r1, [pc, #24]	@ (800f780 <tcp_output_fill_options+0x78>)
 800f766:	4805      	ldr	r0, [pc, #20]	@ (800f77c <tcp_output_fill_options+0x74>)
 800f768:	f003 fd80 	bl	801326c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 800f76c:	bf00      	nop
 800f76e:	3720      	adds	r7, #32
 800f770:	46bd      	mov	sp, r7
 800f772:	bd80      	pop	{r7, pc}
 800f774:	08015d8c 	.word	0x08015d8c
 800f778:	080164bc 	.word	0x080164bc
 800f77c:	08015de0 	.word	0x08015de0
 800f780:	080163b4 	.word	0x080163b4

0800f784 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b08a      	sub	sp, #40	@ 0x28
 800f788:	af04      	add	r7, sp, #16
 800f78a:	60f8      	str	r0, [r7, #12]
 800f78c:	60b9      	str	r1, [r7, #8]
 800f78e:	607a      	str	r2, [r7, #4]
 800f790:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800f792:	68bb      	ldr	r3, [r7, #8]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d106      	bne.n	800f7a6 <tcp_output_control_segment+0x22>
 800f798:	4b1c      	ldr	r3, [pc, #112]	@ (800f80c <tcp_output_control_segment+0x88>)
 800f79a:	f240 7287 	movw	r2, #1927	@ 0x787
 800f79e:	491c      	ldr	r1, [pc, #112]	@ (800f810 <tcp_output_control_segment+0x8c>)
 800f7a0:	481c      	ldr	r0, [pc, #112]	@ (800f814 <tcp_output_control_segment+0x90>)
 800f7a2:	f003 fd63 	bl	801326c <iprintf>

  netif = tcp_route(pcb, src, dst);
 800f7a6:	683a      	ldr	r2, [r7, #0]
 800f7a8:	6879      	ldr	r1, [r7, #4]
 800f7aa:	68f8      	ldr	r0, [r7, #12]
 800f7ac:	f7fe ff42 	bl	800e634 <tcp_route>
 800f7b0:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d102      	bne.n	800f7be <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 800f7b8:	23fc      	movs	r3, #252	@ 0xfc
 800f7ba:	75fb      	strb	r3, [r7, #23]
 800f7bc:	e01c      	b.n	800f7f8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d006      	beq.n	800f7d2 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	7adb      	ldrb	r3, [r3, #11]
 800f7c8:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	7a9b      	ldrb	r3, [r3, #10]
 800f7ce:	757b      	strb	r3, [r7, #21]
 800f7d0:	e003      	b.n	800f7da <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 800f7d2:	23ff      	movs	r3, #255	@ 0xff
 800f7d4:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800f7da:	7dba      	ldrb	r2, [r7, #22]
 800f7dc:	693b      	ldr	r3, [r7, #16]
 800f7de:	9302      	str	r3, [sp, #8]
 800f7e0:	2306      	movs	r3, #6
 800f7e2:	9301      	str	r3, [sp, #4]
 800f7e4:	7d7b      	ldrb	r3, [r7, #21]
 800f7e6:	9300      	str	r3, [sp, #0]
 800f7e8:	4613      	mov	r3, r2
 800f7ea:	683a      	ldr	r2, [r7, #0]
 800f7ec:	6879      	ldr	r1, [r7, #4]
 800f7ee:	68b8      	ldr	r0, [r7, #8]
 800f7f0:	f002 fac0 	bl	8011d74 <ip4_output_if>
 800f7f4:	4603      	mov	r3, r0
 800f7f6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800f7f8:	68b8      	ldr	r0, [r7, #8]
 800f7fa:	f7fa fd47 	bl	800a28c <pbuf_free>
  return err;
 800f7fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f802:	4618      	mov	r0, r3
 800f804:	3718      	adds	r7, #24
 800f806:	46bd      	mov	sp, r7
 800f808:	bd80      	pop	{r7, pc}
 800f80a:	bf00      	nop
 800f80c:	08015d8c 	.word	0x08015d8c
 800f810:	080164e4 	.word	0x080164e4
 800f814:	08015de0 	.word	0x08015de0

0800f818 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800f818:	b590      	push	{r4, r7, lr}
 800f81a:	b08b      	sub	sp, #44	@ 0x2c
 800f81c:	af04      	add	r7, sp, #16
 800f81e:	60f8      	str	r0, [r7, #12]
 800f820:	60b9      	str	r1, [r7, #8]
 800f822:	607a      	str	r2, [r7, #4]
 800f824:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800f826:	683b      	ldr	r3, [r7, #0]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d106      	bne.n	800f83a <tcp_rst+0x22>
 800f82c:	4b1f      	ldr	r3, [pc, #124]	@ (800f8ac <tcp_rst+0x94>)
 800f82e:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 800f832:	491f      	ldr	r1, [pc, #124]	@ (800f8b0 <tcp_rst+0x98>)
 800f834:	481f      	ldr	r0, [pc, #124]	@ (800f8b4 <tcp_rst+0x9c>)
 800f836:	f003 fd19 	bl	801326c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800f83a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d106      	bne.n	800f84e <tcp_rst+0x36>
 800f840:	4b1a      	ldr	r3, [pc, #104]	@ (800f8ac <tcp_rst+0x94>)
 800f842:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 800f846:	491c      	ldr	r1, [pc, #112]	@ (800f8b8 <tcp_rst+0xa0>)
 800f848:	481a      	ldr	r0, [pc, #104]	@ (800f8b4 <tcp_rst+0x9c>)
 800f84a:	f003 fd0f 	bl	801326c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800f84e:	2300      	movs	r3, #0
 800f850:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 800f852:	f246 0308 	movw	r3, #24584	@ 0x6008
 800f856:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800f858:	7dfb      	ldrb	r3, [r7, #23]
 800f85a:	b29c      	uxth	r4, r3
 800f85c:	68b8      	ldr	r0, [r7, #8]
 800f85e:	f7f9 f9cd 	bl	8008bfc <lwip_htonl>
 800f862:	4602      	mov	r2, r0
 800f864:	8abb      	ldrh	r3, [r7, #20]
 800f866:	9303      	str	r3, [sp, #12]
 800f868:	2314      	movs	r3, #20
 800f86a:	9302      	str	r3, [sp, #8]
 800f86c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f86e:	9301      	str	r3, [sp, #4]
 800f870:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f872:	9300      	str	r3, [sp, #0]
 800f874:	4613      	mov	r3, r2
 800f876:	2200      	movs	r2, #0
 800f878:	4621      	mov	r1, r4
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	f7ff fe94 	bl	800f5a8 <tcp_output_alloc_header_common>
 800f880:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800f882:	693b      	ldr	r3, [r7, #16]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d00c      	beq.n	800f8a2 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800f888:	7dfb      	ldrb	r3, [r7, #23]
 800f88a:	2200      	movs	r2, #0
 800f88c:	6939      	ldr	r1, [r7, #16]
 800f88e:	68f8      	ldr	r0, [r7, #12]
 800f890:	f7ff ff3a 	bl	800f708 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800f894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f896:	683a      	ldr	r2, [r7, #0]
 800f898:	6939      	ldr	r1, [r7, #16]
 800f89a:	68f8      	ldr	r0, [r7, #12]
 800f89c:	f7ff ff72 	bl	800f784 <tcp_output_control_segment>
 800f8a0:	e000      	b.n	800f8a4 <tcp_rst+0x8c>
    return;
 800f8a2:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800f8a4:	371c      	adds	r7, #28
 800f8a6:	46bd      	mov	sp, r7
 800f8a8:	bd90      	pop	{r4, r7, pc}
 800f8aa:	bf00      	nop
 800f8ac:	08015d8c 	.word	0x08015d8c
 800f8b0:	08016510 	.word	0x08016510
 800f8b4:	08015de0 	.word	0x08015de0
 800f8b8:	0801652c 	.word	0x0801652c

0800f8bc <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800f8bc:	b590      	push	{r4, r7, lr}
 800f8be:	b087      	sub	sp, #28
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d106      	bne.n	800f8e0 <tcp_send_empty_ack+0x24>
 800f8d2:	4b28      	ldr	r3, [pc, #160]	@ (800f974 <tcp_send_empty_ack+0xb8>)
 800f8d4:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 800f8d8:	4927      	ldr	r1, [pc, #156]	@ (800f978 <tcp_send_empty_ack+0xbc>)
 800f8da:	4828      	ldr	r0, [pc, #160]	@ (800f97c <tcp_send_empty_ack+0xc0>)
 800f8dc:	f003 fcc6 	bl	801326c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800f8e0:	7dfb      	ldrb	r3, [r7, #23]
 800f8e2:	009b      	lsls	r3, r3, #2
 800f8e4:	b2db      	uxtb	r3, r3
 800f8e6:	f003 0304 	and.w	r3, r3, #4
 800f8ea:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800f8ec:	7d7b      	ldrb	r3, [r7, #21]
 800f8ee:	b29c      	uxth	r4, r3
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	f7f9 f981 	bl	8008bfc <lwip_htonl>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	2200      	movs	r2, #0
 800f8fe:	4621      	mov	r1, r4
 800f900:	6878      	ldr	r0, [r7, #4]
 800f902:	f7ff fec3 	bl	800f68c <tcp_output_alloc_header>
 800f906:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800f908:	693b      	ldr	r3, [r7, #16]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d109      	bne.n	800f922 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	8b5b      	ldrh	r3, [r3, #26]
 800f912:	f043 0303 	orr.w	r3, r3, #3
 800f916:	b29a      	uxth	r2, r3
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800f91c:	f06f 0301 	mvn.w	r3, #1
 800f920:	e023      	b.n	800f96a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 800f922:	7dbb      	ldrb	r3, [r7, #22]
 800f924:	7dfa      	ldrb	r2, [r7, #23]
 800f926:	6939      	ldr	r1, [r7, #16]
 800f928:	6878      	ldr	r0, [r7, #4]
 800f92a:	f7ff feed 	bl	800f708 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f92e:	687a      	ldr	r2, [r7, #4]
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	3304      	adds	r3, #4
 800f934:	6939      	ldr	r1, [r7, #16]
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f7ff ff24 	bl	800f784 <tcp_output_control_segment>
 800f93c:	4603      	mov	r3, r0
 800f93e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800f940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f944:	2b00      	cmp	r3, #0
 800f946:	d007      	beq.n	800f958 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	8b5b      	ldrh	r3, [r3, #26]
 800f94c:	f043 0303 	orr.w	r3, r3, #3
 800f950:	b29a      	uxth	r2, r3
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	835a      	strh	r2, [r3, #26]
 800f956:	e006      	b.n	800f966 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	8b5b      	ldrh	r3, [r3, #26]
 800f95c:	f023 0303 	bic.w	r3, r3, #3
 800f960:	b29a      	uxth	r2, r3
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	835a      	strh	r2, [r3, #26]
  }

  return err;
 800f966:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f96a:	4618      	mov	r0, r3
 800f96c:	371c      	adds	r7, #28
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd90      	pop	{r4, r7, pc}
 800f972:	bf00      	nop
 800f974:	08015d8c 	.word	0x08015d8c
 800f978:	08016548 	.word	0x08016548
 800f97c:	08015de0 	.word	0x08015de0

0800f980 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800f980:	b590      	push	{r4, r7, lr}
 800f982:	b087      	sub	sp, #28
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800f988:	2300      	movs	r3, #0
 800f98a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d106      	bne.n	800f9a0 <tcp_keepalive+0x20>
 800f992:	4b18      	ldr	r3, [pc, #96]	@ (800f9f4 <tcp_keepalive+0x74>)
 800f994:	f640 0224 	movw	r2, #2084	@ 0x824
 800f998:	4917      	ldr	r1, [pc, #92]	@ (800f9f8 <tcp_keepalive+0x78>)
 800f99a:	4818      	ldr	r0, [pc, #96]	@ (800f9fc <tcp_keepalive+0x7c>)
 800f99c:	f003 fc66 	bl	801326c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 800f9a0:	7dfb      	ldrb	r3, [r7, #23]
 800f9a2:	b29c      	uxth	r4, r3
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9a8:	3b01      	subs	r3, #1
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f7f9 f926 	bl	8008bfc <lwip_htonl>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	4621      	mov	r1, r4
 800f9b6:	6878      	ldr	r0, [r7, #4]
 800f9b8:	f7ff fe68 	bl	800f68c <tcp_output_alloc_header>
 800f9bc:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800f9be:	693b      	ldr	r3, [r7, #16]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d102      	bne.n	800f9ca <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 800f9c4:	f04f 33ff 	mov.w	r3, #4294967295
 800f9c8:	e010      	b.n	800f9ec <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800f9ca:	7dfb      	ldrb	r3, [r7, #23]
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	6939      	ldr	r1, [r7, #16]
 800f9d0:	6878      	ldr	r0, [r7, #4]
 800f9d2:	f7ff fe99 	bl	800f708 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f9d6:	687a      	ldr	r2, [r7, #4]
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	3304      	adds	r3, #4
 800f9dc:	6939      	ldr	r1, [r7, #16]
 800f9de:	6878      	ldr	r0, [r7, #4]
 800f9e0:	f7ff fed0 	bl	800f784 <tcp_output_control_segment>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800f9e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	371c      	adds	r7, #28
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	bd90      	pop	{r4, r7, pc}
 800f9f4:	08015d8c 	.word	0x08015d8c
 800f9f8:	08016568 	.word	0x08016568
 800f9fc:	08015de0 	.word	0x08015de0

0800fa00 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800fa00:	b590      	push	{r4, r7, lr}
 800fa02:	b08b      	sub	sp, #44	@ 0x2c
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800fa08:	2300      	movs	r3, #0
 800fa0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d106      	bne.n	800fa22 <tcp_zero_window_probe+0x22>
 800fa14:	4b4c      	ldr	r3, [pc, #304]	@ (800fb48 <tcp_zero_window_probe+0x148>)
 800fa16:	f640 024f 	movw	r2, #2127	@ 0x84f
 800fa1a:	494c      	ldr	r1, [pc, #304]	@ (800fb4c <tcp_zero_window_probe+0x14c>)
 800fa1c:	484c      	ldr	r0, [pc, #304]	@ (800fb50 <tcp_zero_window_probe+0x150>)
 800fa1e:	f003 fc25 	bl	801326c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa26:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 800fa28:	6a3b      	ldr	r3, [r7, #32]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d101      	bne.n	800fa32 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 800fa2e:	2300      	movs	r3, #0
 800fa30:	e086      	b.n	800fb40 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800fa38:	2bff      	cmp	r3, #255	@ 0xff
 800fa3a:	d007      	beq.n	800fa4c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800fa42:	3301      	adds	r3, #1
 800fa44:	b2da      	uxtb	r2, r3
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800fa4c:	6a3b      	ldr	r3, [r7, #32]
 800fa4e:	68db      	ldr	r3, [r3, #12]
 800fa50:	899b      	ldrh	r3, [r3, #12]
 800fa52:	b29b      	uxth	r3, r3
 800fa54:	4618      	mov	r0, r3
 800fa56:	f7f9 f8bb 	bl	8008bd0 <lwip_htons>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	b2db      	uxtb	r3, r3
 800fa5e:	f003 0301 	and.w	r3, r3, #1
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d005      	beq.n	800fa72 <tcp_zero_window_probe+0x72>
 800fa66:	6a3b      	ldr	r3, [r7, #32]
 800fa68:	891b      	ldrh	r3, [r3, #8]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d101      	bne.n	800fa72 <tcp_zero_window_probe+0x72>
 800fa6e:	2301      	movs	r3, #1
 800fa70:	e000      	b.n	800fa74 <tcp_zero_window_probe+0x74>
 800fa72:	2300      	movs	r3, #0
 800fa74:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 800fa76:	7ffb      	ldrb	r3, [r7, #31]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	bf0c      	ite	eq
 800fa7c:	2301      	moveq	r3, #1
 800fa7e:	2300      	movne	r3, #0
 800fa80:	b2db      	uxtb	r3, r3
 800fa82:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800fa84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fa88:	b299      	uxth	r1, r3
 800fa8a:	6a3b      	ldr	r3, [r7, #32]
 800fa8c:	68db      	ldr	r3, [r3, #12]
 800fa8e:	685b      	ldr	r3, [r3, #4]
 800fa90:	8bba      	ldrh	r2, [r7, #28]
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	f7ff fdfa 	bl	800f68c <tcp_output_alloc_header>
 800fa98:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 800fa9a:	69bb      	ldr	r3, [r7, #24]
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d102      	bne.n	800faa6 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 800faa0:	f04f 33ff 	mov.w	r3, #4294967295
 800faa4:	e04c      	b.n	800fb40 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800faa6:	69bb      	ldr	r3, [r7, #24]
 800faa8:	685b      	ldr	r3, [r3, #4]
 800faaa:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 800faac:	7ffb      	ldrb	r3, [r7, #31]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d011      	beq.n	800fad6 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	899b      	ldrh	r3, [r3, #12]
 800fab6:	b29b      	uxth	r3, r3
 800fab8:	b21b      	sxth	r3, r3
 800faba:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800fabe:	b21c      	sxth	r4, r3
 800fac0:	2011      	movs	r0, #17
 800fac2:	f7f9 f885 	bl	8008bd0 <lwip_htons>
 800fac6:	4603      	mov	r3, r0
 800fac8:	b21b      	sxth	r3, r3
 800faca:	4323      	orrs	r3, r4
 800facc:	b21b      	sxth	r3, r3
 800face:	b29a      	uxth	r2, r3
 800fad0:	697b      	ldr	r3, [r7, #20]
 800fad2:	819a      	strh	r2, [r3, #12]
 800fad4:	e010      	b.n	800faf8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 800fad6:	69bb      	ldr	r3, [r7, #24]
 800fad8:	685b      	ldr	r3, [r3, #4]
 800fada:	3314      	adds	r3, #20
 800fadc:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800fade:	6a3b      	ldr	r3, [r7, #32]
 800fae0:	6858      	ldr	r0, [r3, #4]
 800fae2:	6a3b      	ldr	r3, [r7, #32]
 800fae4:	685b      	ldr	r3, [r3, #4]
 800fae6:	891a      	ldrh	r2, [r3, #8]
 800fae8:	6a3b      	ldr	r3, [r7, #32]
 800faea:	891b      	ldrh	r3, [r3, #8]
 800faec:	1ad3      	subs	r3, r2, r3
 800faee:	b29b      	uxth	r3, r3
 800faf0:	2201      	movs	r2, #1
 800faf2:	6939      	ldr	r1, [r7, #16]
 800faf4:	f7fa fdc4 	bl	800a680 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800faf8:	6a3b      	ldr	r3, [r7, #32]
 800fafa:	68db      	ldr	r3, [r3, #12]
 800fafc:	685b      	ldr	r3, [r3, #4]
 800fafe:	4618      	mov	r0, r3
 800fb00:	f7f9 f87c 	bl	8008bfc <lwip_htonl>
 800fb04:	4603      	mov	r3, r0
 800fb06:	3301      	adds	r3, #1
 800fb08:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	1ad3      	subs	r3, r2, r3
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	da02      	bge.n	800fb1c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	68fa      	ldr	r2, [r7, #12]
 800fb1a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800fb1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fb20:	2200      	movs	r2, #0
 800fb22:	69b9      	ldr	r1, [r7, #24]
 800fb24:	6878      	ldr	r0, [r7, #4]
 800fb26:	f7ff fdef 	bl	800f708 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fb2a:	687a      	ldr	r2, [r7, #4]
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	3304      	adds	r3, #4
 800fb30:	69b9      	ldr	r1, [r7, #24]
 800fb32:	6878      	ldr	r0, [r7, #4]
 800fb34:	f7ff fe26 	bl	800f784 <tcp_output_control_segment>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800fb3c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800fb40:	4618      	mov	r0, r3
 800fb42:	372c      	adds	r7, #44	@ 0x2c
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd90      	pop	{r4, r7, pc}
 800fb48:	08015d8c 	.word	0x08015d8c
 800fb4c:	08016584 	.word	0x08016584
 800fb50:	08015de0 	.word	0x08015de0

0800fb54 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b082      	sub	sp, #8
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 800fb5c:	f7fa ff10 	bl	800a980 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800fb60:	4b0a      	ldr	r3, [pc, #40]	@ (800fb8c <tcpip_tcp_timer+0x38>)
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d103      	bne.n	800fb70 <tcpip_tcp_timer+0x1c>
 800fb68:	4b09      	ldr	r3, [pc, #36]	@ (800fb90 <tcpip_tcp_timer+0x3c>)
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d005      	beq.n	800fb7c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800fb70:	2200      	movs	r2, #0
 800fb72:	4908      	ldr	r1, [pc, #32]	@ (800fb94 <tcpip_tcp_timer+0x40>)
 800fb74:	20fa      	movs	r0, #250	@ 0xfa
 800fb76:	f000 f8f3 	bl	800fd60 <sys_timeout>
 800fb7a:	e003      	b.n	800fb84 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 800fb7c:	4b06      	ldr	r3, [pc, #24]	@ (800fb98 <tcpip_tcp_timer+0x44>)
 800fb7e:	2200      	movs	r2, #0
 800fb80:	601a      	str	r2, [r3, #0]
  }
}
 800fb82:	bf00      	nop
 800fb84:	bf00      	nop
 800fb86:	3708      	adds	r7, #8
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bd80      	pop	{r7, pc}
 800fb8c:	200089e0 	.word	0x200089e0
 800fb90:	200089e4 	.word	0x200089e4
 800fb94:	0800fb55 	.word	0x0800fb55
 800fb98:	20008a2c 	.word	0x20008a2c

0800fb9c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800fba0:	4b0a      	ldr	r3, [pc, #40]	@ (800fbcc <tcp_timer_needed+0x30>)
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d10f      	bne.n	800fbc8 <tcp_timer_needed+0x2c>
 800fba8:	4b09      	ldr	r3, [pc, #36]	@ (800fbd0 <tcp_timer_needed+0x34>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d103      	bne.n	800fbb8 <tcp_timer_needed+0x1c>
 800fbb0:	4b08      	ldr	r3, [pc, #32]	@ (800fbd4 <tcp_timer_needed+0x38>)
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d007      	beq.n	800fbc8 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 800fbb8:	4b04      	ldr	r3, [pc, #16]	@ (800fbcc <tcp_timer_needed+0x30>)
 800fbba:	2201      	movs	r2, #1
 800fbbc:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	4905      	ldr	r1, [pc, #20]	@ (800fbd8 <tcp_timer_needed+0x3c>)
 800fbc2:	20fa      	movs	r0, #250	@ 0xfa
 800fbc4:	f000 f8cc 	bl	800fd60 <sys_timeout>
  }
}
 800fbc8:	bf00      	nop
 800fbca:	bd80      	pop	{r7, pc}
 800fbcc:	20008a2c 	.word	0x20008a2c
 800fbd0:	200089e0 	.word	0x200089e0
 800fbd4:	200089e4 	.word	0x200089e4
 800fbd8:	0800fb55 	.word	0x0800fb55

0800fbdc <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b086      	sub	sp, #24
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	60f8      	str	r0, [r7, #12]
 800fbe4:	60b9      	str	r1, [r7, #8]
 800fbe6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800fbe8:	2006      	movs	r0, #6
 800fbea:	f7f9 fc69 	bl	80094c0 <memp_malloc>
 800fbee:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 800fbf0:	693b      	ldr	r3, [r7, #16]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d109      	bne.n	800fc0a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800fbf6:	693b      	ldr	r3, [r7, #16]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d151      	bne.n	800fca0 <sys_timeout_abs+0xc4>
 800fbfc:	4b2a      	ldr	r3, [pc, #168]	@ (800fca8 <sys_timeout_abs+0xcc>)
 800fbfe:	22be      	movs	r2, #190	@ 0xbe
 800fc00:	492a      	ldr	r1, [pc, #168]	@ (800fcac <sys_timeout_abs+0xd0>)
 800fc02:	482b      	ldr	r0, [pc, #172]	@ (800fcb0 <sys_timeout_abs+0xd4>)
 800fc04:	f003 fb32 	bl	801326c <iprintf>
    return;
 800fc08:	e04a      	b.n	800fca0 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 800fc0a:	693b      	ldr	r3, [r7, #16]
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800fc10:	693b      	ldr	r3, [r7, #16]
 800fc12:	68ba      	ldr	r2, [r7, #8]
 800fc14:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800fc16:	693b      	ldr	r3, [r7, #16]
 800fc18:	687a      	ldr	r2, [r7, #4]
 800fc1a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 800fc1c:	693b      	ldr	r3, [r7, #16]
 800fc1e:	68fa      	ldr	r2, [r7, #12]
 800fc20:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800fc22:	4b24      	ldr	r3, [pc, #144]	@ (800fcb4 <sys_timeout_abs+0xd8>)
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d103      	bne.n	800fc32 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 800fc2a:	4a22      	ldr	r2, [pc, #136]	@ (800fcb4 <sys_timeout_abs+0xd8>)
 800fc2c:	693b      	ldr	r3, [r7, #16]
 800fc2e:	6013      	str	r3, [r2, #0]
    return;
 800fc30:	e037      	b.n	800fca2 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 800fc32:	693b      	ldr	r3, [r7, #16]
 800fc34:	685a      	ldr	r2, [r3, #4]
 800fc36:	4b1f      	ldr	r3, [pc, #124]	@ (800fcb4 <sys_timeout_abs+0xd8>)
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	685b      	ldr	r3, [r3, #4]
 800fc3c:	1ad3      	subs	r3, r2, r3
 800fc3e:	0fdb      	lsrs	r3, r3, #31
 800fc40:	f003 0301 	and.w	r3, r3, #1
 800fc44:	b2db      	uxtb	r3, r3
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d007      	beq.n	800fc5a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 800fc4a:	4b1a      	ldr	r3, [pc, #104]	@ (800fcb4 <sys_timeout_abs+0xd8>)
 800fc4c:	681a      	ldr	r2, [r3, #0]
 800fc4e:	693b      	ldr	r3, [r7, #16]
 800fc50:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800fc52:	4a18      	ldr	r2, [pc, #96]	@ (800fcb4 <sys_timeout_abs+0xd8>)
 800fc54:	693b      	ldr	r3, [r7, #16]
 800fc56:	6013      	str	r3, [r2, #0]
 800fc58:	e023      	b.n	800fca2 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800fc5a:	4b16      	ldr	r3, [pc, #88]	@ (800fcb4 <sys_timeout_abs+0xd8>)
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	617b      	str	r3, [r7, #20]
 800fc60:	e01a      	b.n	800fc98 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800fc62:	697b      	ldr	r3, [r7, #20]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d00b      	beq.n	800fc82 <sys_timeout_abs+0xa6>
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	685a      	ldr	r2, [r3, #4]
 800fc6e:	697b      	ldr	r3, [r7, #20]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	685b      	ldr	r3, [r3, #4]
 800fc74:	1ad3      	subs	r3, r2, r3
 800fc76:	0fdb      	lsrs	r3, r3, #31
 800fc78:	f003 0301 	and.w	r3, r3, #1
 800fc7c:	b2db      	uxtb	r3, r3
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d007      	beq.n	800fc92 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 800fc82:	697b      	ldr	r3, [r7, #20]
 800fc84:	681a      	ldr	r2, [r3, #0]
 800fc86:	693b      	ldr	r3, [r7, #16]
 800fc88:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800fc8a:	697b      	ldr	r3, [r7, #20]
 800fc8c:	693a      	ldr	r2, [r7, #16]
 800fc8e:	601a      	str	r2, [r3, #0]
        break;
 800fc90:	e007      	b.n	800fca2 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 800fc92:	697b      	ldr	r3, [r7, #20]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	617b      	str	r3, [r7, #20]
 800fc98:	697b      	ldr	r3, [r7, #20]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d1e1      	bne.n	800fc62 <sys_timeout_abs+0x86>
 800fc9e:	e000      	b.n	800fca2 <sys_timeout_abs+0xc6>
    return;
 800fca0:	bf00      	nop
      }
    }
  }
}
 800fca2:	3718      	adds	r7, #24
 800fca4:	46bd      	mov	sp, r7
 800fca6:	bd80      	pop	{r7, pc}
 800fca8:	080165a8 	.word	0x080165a8
 800fcac:	080165dc 	.word	0x080165dc
 800fcb0:	0801661c 	.word	0x0801661c
 800fcb4:	20008a24 	.word	0x20008a24

0800fcb8 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b086      	sub	sp, #24
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800fcc4:	697b      	ldr	r3, [r7, #20]
 800fcc6:	685b      	ldr	r3, [r3, #4]
 800fcc8:	4798      	blx	r3

  now = sys_now();
 800fcca:	f7f8 fd81 	bl	80087d0 <sys_now>
 800fcce:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	681a      	ldr	r2, [r3, #0]
 800fcd4:	4b0f      	ldr	r3, [pc, #60]	@ (800fd14 <lwip_cyclic_timer+0x5c>)
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	4413      	add	r3, r2
 800fcda:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800fcdc:	68fa      	ldr	r2, [r7, #12]
 800fcde:	693b      	ldr	r3, [r7, #16]
 800fce0:	1ad3      	subs	r3, r2, r3
 800fce2:	0fdb      	lsrs	r3, r3, #31
 800fce4:	f003 0301 	and.w	r3, r3, #1
 800fce8:	b2db      	uxtb	r3, r3
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d009      	beq.n	800fd02 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800fcee:	697b      	ldr	r3, [r7, #20]
 800fcf0:	681a      	ldr	r2, [r3, #0]
 800fcf2:	693b      	ldr	r3, [r7, #16]
 800fcf4:	4413      	add	r3, r2
 800fcf6:	687a      	ldr	r2, [r7, #4]
 800fcf8:	4907      	ldr	r1, [pc, #28]	@ (800fd18 <lwip_cyclic_timer+0x60>)
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	f7ff ff6e 	bl	800fbdc <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800fd00:	e004      	b.n	800fd0c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800fd02:	687a      	ldr	r2, [r7, #4]
 800fd04:	4904      	ldr	r1, [pc, #16]	@ (800fd18 <lwip_cyclic_timer+0x60>)
 800fd06:	68f8      	ldr	r0, [r7, #12]
 800fd08:	f7ff ff68 	bl	800fbdc <sys_timeout_abs>
}
 800fd0c:	bf00      	nop
 800fd0e:	3718      	adds	r7, #24
 800fd10:	46bd      	mov	sp, r7
 800fd12:	bd80      	pop	{r7, pc}
 800fd14:	20008a28 	.word	0x20008a28
 800fd18:	0800fcb9 	.word	0x0800fcb9

0800fd1c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b082      	sub	sp, #8
 800fd20:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800fd22:	2301      	movs	r3, #1
 800fd24:	607b      	str	r3, [r7, #4]
 800fd26:	e00e      	b.n	800fd46 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 800fd28:	4a0b      	ldr	r2, [pc, #44]	@ (800fd58 <sys_timeouts_init+0x3c>)
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	00db      	lsls	r3, r3, #3
 800fd34:	4a08      	ldr	r2, [pc, #32]	@ (800fd58 <sys_timeouts_init+0x3c>)
 800fd36:	4413      	add	r3, r2
 800fd38:	461a      	mov	r2, r3
 800fd3a:	4908      	ldr	r1, [pc, #32]	@ (800fd5c <sys_timeouts_init+0x40>)
 800fd3c:	f000 f810 	bl	800fd60 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	3301      	adds	r3, #1
 800fd44:	607b      	str	r3, [r7, #4]
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	2b02      	cmp	r3, #2
 800fd4a:	d9ed      	bls.n	800fd28 <sys_timeouts_init+0xc>
  }
}
 800fd4c:	bf00      	nop
 800fd4e:	bf00      	nop
 800fd50:	3708      	adds	r7, #8
 800fd52:	46bd      	mov	sp, r7
 800fd54:	bd80      	pop	{r7, pc}
 800fd56:	bf00      	nop
 800fd58:	08017194 	.word	0x08017194
 800fd5c:	0800fcb9 	.word	0x0800fcb9

0800fd60 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b086      	sub	sp, #24
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	60f8      	str	r0, [r7, #12]
 800fd68:	60b9      	str	r1, [r7, #8]
 800fd6a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd72:	d306      	bcc.n	800fd82 <sys_timeout+0x22>
 800fd74:	4b0a      	ldr	r3, [pc, #40]	@ (800fda0 <sys_timeout+0x40>)
 800fd76:	f240 1229 	movw	r2, #297	@ 0x129
 800fd7a:	490a      	ldr	r1, [pc, #40]	@ (800fda4 <sys_timeout+0x44>)
 800fd7c:	480a      	ldr	r0, [pc, #40]	@ (800fda8 <sys_timeout+0x48>)
 800fd7e:	f003 fa75 	bl	801326c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fd82:	f7f8 fd25 	bl	80087d0 <sys_now>
 800fd86:	4602      	mov	r2, r0
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	4413      	add	r3, r2
 800fd8c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fd8e:	687a      	ldr	r2, [r7, #4]
 800fd90:	68b9      	ldr	r1, [r7, #8]
 800fd92:	6978      	ldr	r0, [r7, #20]
 800fd94:	f7ff ff22 	bl	800fbdc <sys_timeout_abs>
#endif
}
 800fd98:	bf00      	nop
 800fd9a:	3718      	adds	r7, #24
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	bd80      	pop	{r7, pc}
 800fda0:	080165a8 	.word	0x080165a8
 800fda4:	08016644 	.word	0x08016644
 800fda8:	0801661c 	.word	0x0801661c

0800fdac <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800fdac:	b580      	push	{r7, lr}
 800fdae:	b084      	sub	sp, #16
 800fdb0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800fdb2:	f7f8 fd0d 	bl	80087d0 <sys_now>
 800fdb6:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 800fdb8:	4b1a      	ldr	r3, [pc, #104]	@ (800fe24 <sys_check_timeouts+0x78>)
 800fdba:	781b      	ldrb	r3, [r3, #0]
 800fdbc:	b2db      	uxtb	r3, r3
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d001      	beq.n	800fdc6 <sys_check_timeouts+0x1a>
 800fdc2:	f7f9 ff29 	bl	8009c18 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 800fdc6:	4b18      	ldr	r3, [pc, #96]	@ (800fe28 <sys_check_timeouts+0x7c>)
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 800fdcc:	68bb      	ldr	r3, [r7, #8]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d022      	beq.n	800fe18 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800fdd2:	68bb      	ldr	r3, [r7, #8]
 800fdd4:	685b      	ldr	r3, [r3, #4]
 800fdd6:	68fa      	ldr	r2, [r7, #12]
 800fdd8:	1ad3      	subs	r3, r2, r3
 800fdda:	0fdb      	lsrs	r3, r3, #31
 800fddc:	f003 0301 	and.w	r3, r3, #1
 800fde0:	b2db      	uxtb	r3, r3
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d11a      	bne.n	800fe1c <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 800fde6:	68bb      	ldr	r3, [r7, #8]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	4a0f      	ldr	r2, [pc, #60]	@ (800fe28 <sys_check_timeouts+0x7c>)
 800fdec:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 800fdee:	68bb      	ldr	r3, [r7, #8]
 800fdf0:	689b      	ldr	r3, [r3, #8]
 800fdf2:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 800fdf4:	68bb      	ldr	r3, [r7, #8]
 800fdf6:	68db      	ldr	r3, [r3, #12]
 800fdf8:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 800fdfa:	68bb      	ldr	r3, [r7, #8]
 800fdfc:	685b      	ldr	r3, [r3, #4]
 800fdfe:	4a0b      	ldr	r2, [pc, #44]	@ (800fe2c <sys_check_timeouts+0x80>)
 800fe00:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800fe02:	68b9      	ldr	r1, [r7, #8]
 800fe04:	2006      	movs	r0, #6
 800fe06:	f7f9 fbcb 	bl	80095a0 <memp_free>
    if (handler != NULL) {
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d0d3      	beq.n	800fdb8 <sys_check_timeouts+0xc>
      handler(arg);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6838      	ldr	r0, [r7, #0]
 800fe14:	4798      	blx	r3
  do {
 800fe16:	e7cf      	b.n	800fdb8 <sys_check_timeouts+0xc>
      return;
 800fe18:	bf00      	nop
 800fe1a:	e000      	b.n	800fe1e <sys_check_timeouts+0x72>
      return;
 800fe1c:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800fe1e:	3710      	adds	r7, #16
 800fe20:	46bd      	mov	sp, r7
 800fe22:	bd80      	pop	{r7, pc}
 800fe24:	200089d1 	.word	0x200089d1
 800fe28:	20008a24 	.word	0x20008a24
 800fe2c:	20008a28 	.word	0x20008a28

0800fe30 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800fe30:	b580      	push	{r7, lr}
 800fe32:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800fe34:	f003 f896 	bl	8012f64 <rand>
 800fe38:	4603      	mov	r3, r0
 800fe3a:	b29b      	uxth	r3, r3
 800fe3c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800fe40:	b29b      	uxth	r3, r3
 800fe42:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800fe46:	b29a      	uxth	r2, r3
 800fe48:	4b01      	ldr	r3, [pc, #4]	@ (800fe50 <udp_init+0x20>)
 800fe4a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800fe4c:	bf00      	nop
 800fe4e:	bd80      	pop	{r7, pc}
 800fe50:	200000a0 	.word	0x200000a0

0800fe54 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800fe54:	b480      	push	{r7}
 800fe56:	b083      	sub	sp, #12
 800fe58:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800fe5e:	4b17      	ldr	r3, [pc, #92]	@ (800febc <udp_new_port+0x68>)
 800fe60:	881b      	ldrh	r3, [r3, #0]
 800fe62:	1c5a      	adds	r2, r3, #1
 800fe64:	b291      	uxth	r1, r2
 800fe66:	4a15      	ldr	r2, [pc, #84]	@ (800febc <udp_new_port+0x68>)
 800fe68:	8011      	strh	r1, [r2, #0]
 800fe6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fe6e:	4293      	cmp	r3, r2
 800fe70:	d103      	bne.n	800fe7a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800fe72:	4b12      	ldr	r3, [pc, #72]	@ (800febc <udp_new_port+0x68>)
 800fe74:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800fe78:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800fe7a:	4b11      	ldr	r3, [pc, #68]	@ (800fec0 <udp_new_port+0x6c>)
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	603b      	str	r3, [r7, #0]
 800fe80:	e011      	b.n	800fea6 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	8a5a      	ldrh	r2, [r3, #18]
 800fe86:	4b0d      	ldr	r3, [pc, #52]	@ (800febc <udp_new_port+0x68>)
 800fe88:	881b      	ldrh	r3, [r3, #0]
 800fe8a:	429a      	cmp	r2, r3
 800fe8c:	d108      	bne.n	800fea0 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800fe8e:	88fb      	ldrh	r3, [r7, #6]
 800fe90:	3301      	adds	r3, #1
 800fe92:	80fb      	strh	r3, [r7, #6]
 800fe94:	88fb      	ldrh	r3, [r7, #6]
 800fe96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fe9a:	d3e0      	bcc.n	800fe5e <udp_new_port+0xa>
        return 0;
 800fe9c:	2300      	movs	r3, #0
 800fe9e:	e007      	b.n	800feb0 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	68db      	ldr	r3, [r3, #12]
 800fea4:	603b      	str	r3, [r7, #0]
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d1ea      	bne.n	800fe82 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800feac:	4b03      	ldr	r3, [pc, #12]	@ (800febc <udp_new_port+0x68>)
 800feae:	881b      	ldrh	r3, [r3, #0]
}
 800feb0:	4618      	mov	r0, r3
 800feb2:	370c      	adds	r7, #12
 800feb4:	46bd      	mov	sp, r7
 800feb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feba:	4770      	bx	lr
 800febc:	200000a0 	.word	0x200000a0
 800fec0:	20008a30 	.word	0x20008a30

0800fec4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b084      	sub	sp, #16
 800fec8:	af00      	add	r7, sp, #0
 800feca:	60f8      	str	r0, [r7, #12]
 800fecc:	60b9      	str	r1, [r7, #8]
 800fece:	4613      	mov	r3, r2
 800fed0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d105      	bne.n	800fee4 <udp_input_local_match+0x20>
 800fed8:	4b27      	ldr	r3, [pc, #156]	@ (800ff78 <udp_input_local_match+0xb4>)
 800feda:	2287      	movs	r2, #135	@ 0x87
 800fedc:	4927      	ldr	r1, [pc, #156]	@ (800ff7c <udp_input_local_match+0xb8>)
 800fede:	4828      	ldr	r0, [pc, #160]	@ (800ff80 <udp_input_local_match+0xbc>)
 800fee0:	f003 f9c4 	bl	801326c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800fee4:	68bb      	ldr	r3, [r7, #8]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d105      	bne.n	800fef6 <udp_input_local_match+0x32>
 800feea:	4b23      	ldr	r3, [pc, #140]	@ (800ff78 <udp_input_local_match+0xb4>)
 800feec:	2288      	movs	r2, #136	@ 0x88
 800feee:	4925      	ldr	r1, [pc, #148]	@ (800ff84 <udp_input_local_match+0xc0>)
 800fef0:	4823      	ldr	r0, [pc, #140]	@ (800ff80 <udp_input_local_match+0xbc>)
 800fef2:	f003 f9bb 	bl	801326c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	7a1b      	ldrb	r3, [r3, #8]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d00b      	beq.n	800ff16 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	7a1a      	ldrb	r2, [r3, #8]
 800ff02:	4b21      	ldr	r3, [pc, #132]	@ (800ff88 <udp_input_local_match+0xc4>)
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ff0a:	3301      	adds	r3, #1
 800ff0c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ff0e:	429a      	cmp	r2, r3
 800ff10:	d001      	beq.n	800ff16 <udp_input_local_match+0x52>
    return 0;
 800ff12:	2300      	movs	r3, #0
 800ff14:	e02b      	b.n	800ff6e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800ff16:	79fb      	ldrb	r3, [r7, #7]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d018      	beq.n	800ff4e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d013      	beq.n	800ff4a <udp_input_local_match+0x86>
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d00f      	beq.n	800ff4a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800ff2a:	4b17      	ldr	r3, [pc, #92]	@ (800ff88 <udp_input_local_match+0xc4>)
 800ff2c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800ff2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff32:	d00a      	beq.n	800ff4a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	681a      	ldr	r2, [r3, #0]
 800ff38:	4b13      	ldr	r3, [pc, #76]	@ (800ff88 <udp_input_local_match+0xc4>)
 800ff3a:	695b      	ldr	r3, [r3, #20]
 800ff3c:	405a      	eors	r2, r3
 800ff3e:	68bb      	ldr	r3, [r7, #8]
 800ff40:	3308      	adds	r3, #8
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d110      	bne.n	800ff6c <udp_input_local_match+0xa8>
          return 1;
 800ff4a:	2301      	movs	r3, #1
 800ff4c:	e00f      	b.n	800ff6e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d009      	beq.n	800ff68 <udp_input_local_match+0xa4>
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d005      	beq.n	800ff68 <udp_input_local_match+0xa4>
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	681a      	ldr	r2, [r3, #0]
 800ff60:	4b09      	ldr	r3, [pc, #36]	@ (800ff88 <udp_input_local_match+0xc4>)
 800ff62:	695b      	ldr	r3, [r3, #20]
 800ff64:	429a      	cmp	r2, r3
 800ff66:	d101      	bne.n	800ff6c <udp_input_local_match+0xa8>
        return 1;
 800ff68:	2301      	movs	r3, #1
 800ff6a:	e000      	b.n	800ff6e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 800ff6c:	2300      	movs	r3, #0
}
 800ff6e:	4618      	mov	r0, r3
 800ff70:	3710      	adds	r7, #16
 800ff72:	46bd      	mov	sp, r7
 800ff74:	bd80      	pop	{r7, pc}
 800ff76:	bf00      	nop
 800ff78:	08016690 	.word	0x08016690
 800ff7c:	080166c0 	.word	0x080166c0
 800ff80:	080166e4 	.word	0x080166e4
 800ff84:	0801670c 	.word	0x0801670c
 800ff88:	200056a4 	.word	0x200056a4

0800ff8c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800ff8c:	b590      	push	{r4, r7, lr}
 800ff8e:	b08d      	sub	sp, #52	@ 0x34
 800ff90:	af02      	add	r7, sp, #8
 800ff92:	6078      	str	r0, [r7, #4]
 800ff94:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800ff96:	2300      	movs	r3, #0
 800ff98:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d105      	bne.n	800ffac <udp_input+0x20>
 800ffa0:	4b7c      	ldr	r3, [pc, #496]	@ (8010194 <udp_input+0x208>)
 800ffa2:	22cf      	movs	r2, #207	@ 0xcf
 800ffa4:	497c      	ldr	r1, [pc, #496]	@ (8010198 <udp_input+0x20c>)
 800ffa6:	487d      	ldr	r0, [pc, #500]	@ (801019c <udp_input+0x210>)
 800ffa8:	f003 f960 	bl	801326c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d105      	bne.n	800ffbe <udp_input+0x32>
 800ffb2:	4b78      	ldr	r3, [pc, #480]	@ (8010194 <udp_input+0x208>)
 800ffb4:	22d0      	movs	r2, #208	@ 0xd0
 800ffb6:	497a      	ldr	r1, [pc, #488]	@ (80101a0 <udp_input+0x214>)
 800ffb8:	4878      	ldr	r0, [pc, #480]	@ (801019c <udp_input+0x210>)
 800ffba:	f003 f957 	bl	801326c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	895b      	ldrh	r3, [r3, #10]
 800ffc2:	2b07      	cmp	r3, #7
 800ffc4:	d803      	bhi.n	800ffce <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800ffc6:	6878      	ldr	r0, [r7, #4]
 800ffc8:	f7fa f960 	bl	800a28c <pbuf_free>
    goto end;
 800ffcc:	e0de      	b.n	801018c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	685b      	ldr	r3, [r3, #4]
 800ffd2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800ffd4:	4b73      	ldr	r3, [pc, #460]	@ (80101a4 <udp_input+0x218>)
 800ffd6:	695b      	ldr	r3, [r3, #20]
 800ffd8:	4a72      	ldr	r2, [pc, #456]	@ (80101a4 <udp_input+0x218>)
 800ffda:	6812      	ldr	r2, [r2, #0]
 800ffdc:	4611      	mov	r1, r2
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f001 ffa0 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 800ffe4:	4603      	mov	r3, r0
 800ffe6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800ffe8:	697b      	ldr	r3, [r7, #20]
 800ffea:	881b      	ldrh	r3, [r3, #0]
 800ffec:	b29b      	uxth	r3, r3
 800ffee:	4618      	mov	r0, r3
 800fff0:	f7f8 fdee 	bl	8008bd0 <lwip_htons>
 800fff4:	4603      	mov	r3, r0
 800fff6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800fff8:	697b      	ldr	r3, [r7, #20]
 800fffa:	885b      	ldrh	r3, [r3, #2]
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	4618      	mov	r0, r3
 8010000:	f7f8 fde6 	bl	8008bd0 <lwip_htons>
 8010004:	4603      	mov	r3, r0
 8010006:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8010008:	2300      	movs	r3, #0
 801000a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801000c:	2300      	movs	r3, #0
 801000e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8010010:	2300      	movs	r3, #0
 8010012:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010014:	4b64      	ldr	r3, [pc, #400]	@ (80101a8 <udp_input+0x21c>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	627b      	str	r3, [r7, #36]	@ 0x24
 801001a:	e054      	b.n	80100c6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801001c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801001e:	8a5b      	ldrh	r3, [r3, #18]
 8010020:	89fa      	ldrh	r2, [r7, #14]
 8010022:	429a      	cmp	r2, r3
 8010024:	d14a      	bne.n	80100bc <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8010026:	7cfb      	ldrb	r3, [r7, #19]
 8010028:	461a      	mov	r2, r3
 801002a:	6839      	ldr	r1, [r7, #0]
 801002c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801002e:	f7ff ff49 	bl	800fec4 <udp_input_local_match>
 8010032:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8010034:	2b00      	cmp	r3, #0
 8010036:	d041      	beq.n	80100bc <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8010038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801003a:	7c1b      	ldrb	r3, [r3, #16]
 801003c:	f003 0304 	and.w	r3, r3, #4
 8010040:	2b00      	cmp	r3, #0
 8010042:	d11d      	bne.n	8010080 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8010044:	69fb      	ldr	r3, [r7, #28]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d102      	bne.n	8010050 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801004a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801004c:	61fb      	str	r3, [r7, #28]
 801004e:	e017      	b.n	8010080 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8010050:	7cfb      	ldrb	r3, [r7, #19]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d014      	beq.n	8010080 <udp_input+0xf4>
 8010056:	4b53      	ldr	r3, [pc, #332]	@ (80101a4 <udp_input+0x218>)
 8010058:	695b      	ldr	r3, [r3, #20]
 801005a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801005e:	d10f      	bne.n	8010080 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8010060:	69fb      	ldr	r3, [r7, #28]
 8010062:	681a      	ldr	r2, [r3, #0]
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	3304      	adds	r3, #4
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	429a      	cmp	r2, r3
 801006c:	d008      	beq.n	8010080 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801006e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010070:	681a      	ldr	r2, [r3, #0]
 8010072:	683b      	ldr	r3, [r7, #0]
 8010074:	3304      	adds	r3, #4
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	429a      	cmp	r2, r3
 801007a:	d101      	bne.n	8010080 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801007c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801007e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8010080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010082:	8a9b      	ldrh	r3, [r3, #20]
 8010084:	8a3a      	ldrh	r2, [r7, #16]
 8010086:	429a      	cmp	r2, r3
 8010088:	d118      	bne.n	80100bc <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801008a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801008c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801008e:	2b00      	cmp	r3, #0
 8010090:	d005      	beq.n	801009e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8010092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010094:	685a      	ldr	r2, [r3, #4]
 8010096:	4b43      	ldr	r3, [pc, #268]	@ (80101a4 <udp_input+0x218>)
 8010098:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801009a:	429a      	cmp	r2, r3
 801009c:	d10e      	bne.n	80100bc <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801009e:	6a3b      	ldr	r3, [r7, #32]
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d014      	beq.n	80100ce <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80100a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100a6:	68da      	ldr	r2, [r3, #12]
 80100a8:	6a3b      	ldr	r3, [r7, #32]
 80100aa:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80100ac:	4b3e      	ldr	r3, [pc, #248]	@ (80101a8 <udp_input+0x21c>)
 80100ae:	681a      	ldr	r2, [r3, #0]
 80100b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100b2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80100b4:	4a3c      	ldr	r2, [pc, #240]	@ (80101a8 <udp_input+0x21c>)
 80100b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100b8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80100ba:	e008      	b.n	80100ce <udp_input+0x142>
      }
    }

    prev = pcb;
 80100bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100be:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80100c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c2:	68db      	ldr	r3, [r3, #12]
 80100c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80100c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d1a7      	bne.n	801001c <udp_input+0x90>
 80100cc:	e000      	b.n	80100d0 <udp_input+0x144>
        break;
 80100ce:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80100d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d101      	bne.n	80100da <udp_input+0x14e>
    pcb = uncon_pcb;
 80100d6:	69fb      	ldr	r3, [r7, #28]
 80100d8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80100da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d002      	beq.n	80100e6 <udp_input+0x15a>
    for_us = 1;
 80100e0:	2301      	movs	r3, #1
 80100e2:	76fb      	strb	r3, [r7, #27]
 80100e4:	e00a      	b.n	80100fc <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80100e6:	683b      	ldr	r3, [r7, #0]
 80100e8:	3304      	adds	r3, #4
 80100ea:	681a      	ldr	r2, [r3, #0]
 80100ec:	4b2d      	ldr	r3, [pc, #180]	@ (80101a4 <udp_input+0x218>)
 80100ee:	695b      	ldr	r3, [r3, #20]
 80100f0:	429a      	cmp	r2, r3
 80100f2:	bf0c      	ite	eq
 80100f4:	2301      	moveq	r3, #1
 80100f6:	2300      	movne	r3, #0
 80100f8:	b2db      	uxtb	r3, r3
 80100fa:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80100fc:	7efb      	ldrb	r3, [r7, #27]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d041      	beq.n	8010186 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8010102:	2108      	movs	r1, #8
 8010104:	6878      	ldr	r0, [r7, #4]
 8010106:	f7fa f83b 	bl	800a180 <pbuf_remove_header>
 801010a:	4603      	mov	r3, r0
 801010c:	2b00      	cmp	r3, #0
 801010e:	d00a      	beq.n	8010126 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8010110:	4b20      	ldr	r3, [pc, #128]	@ (8010194 <udp_input+0x208>)
 8010112:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8010116:	4925      	ldr	r1, [pc, #148]	@ (80101ac <udp_input+0x220>)
 8010118:	4820      	ldr	r0, [pc, #128]	@ (801019c <udp_input+0x210>)
 801011a:	f003 f8a7 	bl	801326c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801011e:	6878      	ldr	r0, [r7, #4]
 8010120:	f7fa f8b4 	bl	800a28c <pbuf_free>
      goto end;
 8010124:	e032      	b.n	801018c <udp_input+0x200>
    }

    if (pcb != NULL) {
 8010126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010128:	2b00      	cmp	r3, #0
 801012a:	d012      	beq.n	8010152 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801012c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801012e:	699b      	ldr	r3, [r3, #24]
 8010130:	2b00      	cmp	r3, #0
 8010132:	d00a      	beq.n	801014a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8010134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010136:	699c      	ldr	r4, [r3, #24]
 8010138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801013a:	69d8      	ldr	r0, [r3, #28]
 801013c:	8a3b      	ldrh	r3, [r7, #16]
 801013e:	9300      	str	r3, [sp, #0]
 8010140:	4b1b      	ldr	r3, [pc, #108]	@ (80101b0 <udp_input+0x224>)
 8010142:	687a      	ldr	r2, [r7, #4]
 8010144:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010146:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8010148:	e021      	b.n	801018e <udp_input+0x202>
        pbuf_free(p);
 801014a:	6878      	ldr	r0, [r7, #4]
 801014c:	f7fa f89e 	bl	800a28c <pbuf_free>
        goto end;
 8010150:	e01c      	b.n	801018c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8010152:	7cfb      	ldrb	r3, [r7, #19]
 8010154:	2b00      	cmp	r3, #0
 8010156:	d112      	bne.n	801017e <udp_input+0x1f2>
 8010158:	4b12      	ldr	r3, [pc, #72]	@ (80101a4 <udp_input+0x218>)
 801015a:	695b      	ldr	r3, [r3, #20]
 801015c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010160:	2be0      	cmp	r3, #224	@ 0xe0
 8010162:	d00c      	beq.n	801017e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8010164:	4b0f      	ldr	r3, [pc, #60]	@ (80101a4 <udp_input+0x218>)
 8010166:	899b      	ldrh	r3, [r3, #12]
 8010168:	3308      	adds	r3, #8
 801016a:	b29b      	uxth	r3, r3
 801016c:	b21b      	sxth	r3, r3
 801016e:	4619      	mov	r1, r3
 8010170:	6878      	ldr	r0, [r7, #4]
 8010172:	f7fa f878 	bl	800a266 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8010176:	2103      	movs	r1, #3
 8010178:	6878      	ldr	r0, [r7, #4]
 801017a:	f001 fbb3 	bl	80118e4 <icmp_dest_unreach>
      pbuf_free(p);
 801017e:	6878      	ldr	r0, [r7, #4]
 8010180:	f7fa f884 	bl	800a28c <pbuf_free>
  return;
 8010184:	e003      	b.n	801018e <udp_input+0x202>
    pbuf_free(p);
 8010186:	6878      	ldr	r0, [r7, #4]
 8010188:	f7fa f880 	bl	800a28c <pbuf_free>
  return;
 801018c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801018e:	372c      	adds	r7, #44	@ 0x2c
 8010190:	46bd      	mov	sp, r7
 8010192:	bd90      	pop	{r4, r7, pc}
 8010194:	08016690 	.word	0x08016690
 8010198:	08016734 	.word	0x08016734
 801019c:	080166e4 	.word	0x080166e4
 80101a0:	0801674c 	.word	0x0801674c
 80101a4:	200056a4 	.word	0x200056a4
 80101a8:	20008a30 	.word	0x20008a30
 80101ac:	08016768 	.word	0x08016768
 80101b0:	200056b4 	.word	0x200056b4

080101b4 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b082      	sub	sp, #8
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
 80101bc:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d109      	bne.n	80101d8 <udp_send+0x24>
 80101c4:	4b11      	ldr	r3, [pc, #68]	@ (801020c <udp_send+0x58>)
 80101c6:	f240 12d5 	movw	r2, #469	@ 0x1d5
 80101ca:	4911      	ldr	r1, [pc, #68]	@ (8010210 <udp_send+0x5c>)
 80101cc:	4811      	ldr	r0, [pc, #68]	@ (8010214 <udp_send+0x60>)
 80101ce:	f003 f84d 	bl	801326c <iprintf>
 80101d2:	f06f 030f 	mvn.w	r3, #15
 80101d6:	e015      	b.n	8010204 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 80101d8:	683b      	ldr	r3, [r7, #0]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d109      	bne.n	80101f2 <udp_send+0x3e>
 80101de:	4b0b      	ldr	r3, [pc, #44]	@ (801020c <udp_send+0x58>)
 80101e0:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 80101e4:	490c      	ldr	r1, [pc, #48]	@ (8010218 <udp_send+0x64>)
 80101e6:	480b      	ldr	r0, [pc, #44]	@ (8010214 <udp_send+0x60>)
 80101e8:	f003 f840 	bl	801326c <iprintf>
 80101ec:	f06f 030f 	mvn.w	r3, #15
 80101f0:	e008      	b.n	8010204 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	1d1a      	adds	r2, r3, #4
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	8a9b      	ldrh	r3, [r3, #20]
 80101fa:	6839      	ldr	r1, [r7, #0]
 80101fc:	6878      	ldr	r0, [r7, #4]
 80101fe:	f000 f80d 	bl	801021c <udp_sendto>
 8010202:	4603      	mov	r3, r0
}
 8010204:	4618      	mov	r0, r3
 8010206:	3708      	adds	r7, #8
 8010208:	46bd      	mov	sp, r7
 801020a:	bd80      	pop	{r7, pc}
 801020c:	08016690 	.word	0x08016690
 8010210:	08016784 	.word	0x08016784
 8010214:	080166e4 	.word	0x080166e4
 8010218:	0801679c 	.word	0x0801679c

0801021c <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801021c:	b580      	push	{r7, lr}
 801021e:	b088      	sub	sp, #32
 8010220:	af02      	add	r7, sp, #8
 8010222:	60f8      	str	r0, [r7, #12]
 8010224:	60b9      	str	r1, [r7, #8]
 8010226:	607a      	str	r2, [r7, #4]
 8010228:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d109      	bne.n	8010244 <udp_sendto+0x28>
 8010230:	4b23      	ldr	r3, [pc, #140]	@ (80102c0 <udp_sendto+0xa4>)
 8010232:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8010236:	4923      	ldr	r1, [pc, #140]	@ (80102c4 <udp_sendto+0xa8>)
 8010238:	4823      	ldr	r0, [pc, #140]	@ (80102c8 <udp_sendto+0xac>)
 801023a:	f003 f817 	bl	801326c <iprintf>
 801023e:	f06f 030f 	mvn.w	r3, #15
 8010242:	e038      	b.n	80102b6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8010244:	68bb      	ldr	r3, [r7, #8]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d109      	bne.n	801025e <udp_sendto+0x42>
 801024a:	4b1d      	ldr	r3, [pc, #116]	@ (80102c0 <udp_sendto+0xa4>)
 801024c:	f240 2219 	movw	r2, #537	@ 0x219
 8010250:	491e      	ldr	r1, [pc, #120]	@ (80102cc <udp_sendto+0xb0>)
 8010252:	481d      	ldr	r0, [pc, #116]	@ (80102c8 <udp_sendto+0xac>)
 8010254:	f003 f80a 	bl	801326c <iprintf>
 8010258:	f06f 030f 	mvn.w	r3, #15
 801025c:	e02b      	b.n	80102b6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d109      	bne.n	8010278 <udp_sendto+0x5c>
 8010264:	4b16      	ldr	r3, [pc, #88]	@ (80102c0 <udp_sendto+0xa4>)
 8010266:	f240 221a 	movw	r2, #538	@ 0x21a
 801026a:	4919      	ldr	r1, [pc, #100]	@ (80102d0 <udp_sendto+0xb4>)
 801026c:	4816      	ldr	r0, [pc, #88]	@ (80102c8 <udp_sendto+0xac>)
 801026e:	f002 fffd 	bl	801326c <iprintf>
 8010272:	f06f 030f 	mvn.w	r3, #15
 8010276:	e01e      	b.n	80102b6 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	7a1b      	ldrb	r3, [r3, #8]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d006      	beq.n	801028e <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	7a1b      	ldrb	r3, [r3, #8]
 8010284:	4618      	mov	r0, r3
 8010286:	f7f9 fca1 	bl	8009bcc <netif_get_by_index>
 801028a:	6178      	str	r0, [r7, #20]
 801028c:	e003      	b.n	8010296 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801028e:	6878      	ldr	r0, [r7, #4]
 8010290:	f001 fbb2 	bl	80119f8 <ip4_route>
 8010294:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8010296:	697b      	ldr	r3, [r7, #20]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d102      	bne.n	80102a2 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801029c:	f06f 0303 	mvn.w	r3, #3
 80102a0:	e009      	b.n	80102b6 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80102a2:	887a      	ldrh	r2, [r7, #2]
 80102a4:	697b      	ldr	r3, [r7, #20]
 80102a6:	9300      	str	r3, [sp, #0]
 80102a8:	4613      	mov	r3, r2
 80102aa:	687a      	ldr	r2, [r7, #4]
 80102ac:	68b9      	ldr	r1, [r7, #8]
 80102ae:	68f8      	ldr	r0, [r7, #12]
 80102b0:	f000 f810 	bl	80102d4 <udp_sendto_if>
 80102b4:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80102b6:	4618      	mov	r0, r3
 80102b8:	3718      	adds	r7, #24
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
 80102be:	bf00      	nop
 80102c0:	08016690 	.word	0x08016690
 80102c4:	080167b4 	.word	0x080167b4
 80102c8:	080166e4 	.word	0x080166e4
 80102cc:	080167cc 	.word	0x080167cc
 80102d0:	080167e8 	.word	0x080167e8

080102d4 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b088      	sub	sp, #32
 80102d8:	af02      	add	r7, sp, #8
 80102da:	60f8      	str	r0, [r7, #12]
 80102dc:	60b9      	str	r1, [r7, #8]
 80102de:	607a      	str	r2, [r7, #4]
 80102e0:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d109      	bne.n	80102fc <udp_sendto_if+0x28>
 80102e8:	4b2e      	ldr	r3, [pc, #184]	@ (80103a4 <udp_sendto_if+0xd0>)
 80102ea:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80102ee:	492e      	ldr	r1, [pc, #184]	@ (80103a8 <udp_sendto_if+0xd4>)
 80102f0:	482e      	ldr	r0, [pc, #184]	@ (80103ac <udp_sendto_if+0xd8>)
 80102f2:	f002 ffbb 	bl	801326c <iprintf>
 80102f6:	f06f 030f 	mvn.w	r3, #15
 80102fa:	e04f      	b.n	801039c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80102fc:	68bb      	ldr	r3, [r7, #8]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d109      	bne.n	8010316 <udp_sendto_if+0x42>
 8010302:	4b28      	ldr	r3, [pc, #160]	@ (80103a4 <udp_sendto_if+0xd0>)
 8010304:	f240 2281 	movw	r2, #641	@ 0x281
 8010308:	4929      	ldr	r1, [pc, #164]	@ (80103b0 <udp_sendto_if+0xdc>)
 801030a:	4828      	ldr	r0, [pc, #160]	@ (80103ac <udp_sendto_if+0xd8>)
 801030c:	f002 ffae 	bl	801326c <iprintf>
 8010310:	f06f 030f 	mvn.w	r3, #15
 8010314:	e042      	b.n	801039c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	2b00      	cmp	r3, #0
 801031a:	d109      	bne.n	8010330 <udp_sendto_if+0x5c>
 801031c:	4b21      	ldr	r3, [pc, #132]	@ (80103a4 <udp_sendto_if+0xd0>)
 801031e:	f240 2282 	movw	r2, #642	@ 0x282
 8010322:	4924      	ldr	r1, [pc, #144]	@ (80103b4 <udp_sendto_if+0xe0>)
 8010324:	4821      	ldr	r0, [pc, #132]	@ (80103ac <udp_sendto_if+0xd8>)
 8010326:	f002 ffa1 	bl	801326c <iprintf>
 801032a:	f06f 030f 	mvn.w	r3, #15
 801032e:	e035      	b.n	801039c <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8010330:	6a3b      	ldr	r3, [r7, #32]
 8010332:	2b00      	cmp	r3, #0
 8010334:	d109      	bne.n	801034a <udp_sendto_if+0x76>
 8010336:	4b1b      	ldr	r3, [pc, #108]	@ (80103a4 <udp_sendto_if+0xd0>)
 8010338:	f240 2283 	movw	r2, #643	@ 0x283
 801033c:	491e      	ldr	r1, [pc, #120]	@ (80103b8 <udp_sendto_if+0xe4>)
 801033e:	481b      	ldr	r0, [pc, #108]	@ (80103ac <udp_sendto_if+0xd8>)
 8010340:	f002 ff94 	bl	801326c <iprintf>
 8010344:	f06f 030f 	mvn.w	r3, #15
 8010348:	e028      	b.n	801039c <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d009      	beq.n	8010364 <udp_sendto_if+0x90>
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d005      	beq.n	8010364 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010360:	2be0      	cmp	r3, #224	@ 0xe0
 8010362:	d103      	bne.n	801036c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8010364:	6a3b      	ldr	r3, [r7, #32]
 8010366:	3304      	adds	r3, #4
 8010368:	617b      	str	r3, [r7, #20]
 801036a:	e00b      	b.n	8010384 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	681a      	ldr	r2, [r3, #0]
 8010370:	6a3b      	ldr	r3, [r7, #32]
 8010372:	3304      	adds	r3, #4
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	429a      	cmp	r2, r3
 8010378:	d002      	beq.n	8010380 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801037a:	f06f 0303 	mvn.w	r3, #3
 801037e:	e00d      	b.n	801039c <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8010384:	887a      	ldrh	r2, [r7, #2]
 8010386:	697b      	ldr	r3, [r7, #20]
 8010388:	9301      	str	r3, [sp, #4]
 801038a:	6a3b      	ldr	r3, [r7, #32]
 801038c:	9300      	str	r3, [sp, #0]
 801038e:	4613      	mov	r3, r2
 8010390:	687a      	ldr	r2, [r7, #4]
 8010392:	68b9      	ldr	r1, [r7, #8]
 8010394:	68f8      	ldr	r0, [r7, #12]
 8010396:	f000 f811 	bl	80103bc <udp_sendto_if_src>
 801039a:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801039c:	4618      	mov	r0, r3
 801039e:	3718      	adds	r7, #24
 80103a0:	46bd      	mov	sp, r7
 80103a2:	bd80      	pop	{r7, pc}
 80103a4:	08016690 	.word	0x08016690
 80103a8:	08016804 	.word	0x08016804
 80103ac:	080166e4 	.word	0x080166e4
 80103b0:	08016820 	.word	0x08016820
 80103b4:	0801683c 	.word	0x0801683c
 80103b8:	0801685c 	.word	0x0801685c

080103bc <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b08c      	sub	sp, #48	@ 0x30
 80103c0:	af04      	add	r7, sp, #16
 80103c2:	60f8      	str	r0, [r7, #12]
 80103c4:	60b9      	str	r1, [r7, #8]
 80103c6:	607a      	str	r2, [r7, #4]
 80103c8:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d109      	bne.n	80103e4 <udp_sendto_if_src+0x28>
 80103d0:	4b65      	ldr	r3, [pc, #404]	@ (8010568 <udp_sendto_if_src+0x1ac>)
 80103d2:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80103d6:	4965      	ldr	r1, [pc, #404]	@ (801056c <udp_sendto_if_src+0x1b0>)
 80103d8:	4865      	ldr	r0, [pc, #404]	@ (8010570 <udp_sendto_if_src+0x1b4>)
 80103da:	f002 ff47 	bl	801326c <iprintf>
 80103de:	f06f 030f 	mvn.w	r3, #15
 80103e2:	e0bc      	b.n	801055e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80103e4:	68bb      	ldr	r3, [r7, #8]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d109      	bne.n	80103fe <udp_sendto_if_src+0x42>
 80103ea:	4b5f      	ldr	r3, [pc, #380]	@ (8010568 <udp_sendto_if_src+0x1ac>)
 80103ec:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80103f0:	4960      	ldr	r1, [pc, #384]	@ (8010574 <udp_sendto_if_src+0x1b8>)
 80103f2:	485f      	ldr	r0, [pc, #380]	@ (8010570 <udp_sendto_if_src+0x1b4>)
 80103f4:	f002 ff3a 	bl	801326c <iprintf>
 80103f8:	f06f 030f 	mvn.w	r3, #15
 80103fc:	e0af      	b.n	801055e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d109      	bne.n	8010418 <udp_sendto_if_src+0x5c>
 8010404:	4b58      	ldr	r3, [pc, #352]	@ (8010568 <udp_sendto_if_src+0x1ac>)
 8010406:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801040a:	495b      	ldr	r1, [pc, #364]	@ (8010578 <udp_sendto_if_src+0x1bc>)
 801040c:	4858      	ldr	r0, [pc, #352]	@ (8010570 <udp_sendto_if_src+0x1b4>)
 801040e:	f002 ff2d 	bl	801326c <iprintf>
 8010412:	f06f 030f 	mvn.w	r3, #15
 8010416:	e0a2      	b.n	801055e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8010418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801041a:	2b00      	cmp	r3, #0
 801041c:	d109      	bne.n	8010432 <udp_sendto_if_src+0x76>
 801041e:	4b52      	ldr	r3, [pc, #328]	@ (8010568 <udp_sendto_if_src+0x1ac>)
 8010420:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8010424:	4955      	ldr	r1, [pc, #340]	@ (801057c <udp_sendto_if_src+0x1c0>)
 8010426:	4852      	ldr	r0, [pc, #328]	@ (8010570 <udp_sendto_if_src+0x1b4>)
 8010428:	f002 ff20 	bl	801326c <iprintf>
 801042c:	f06f 030f 	mvn.w	r3, #15
 8010430:	e095      	b.n	801055e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8010432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010434:	2b00      	cmp	r3, #0
 8010436:	d109      	bne.n	801044c <udp_sendto_if_src+0x90>
 8010438:	4b4b      	ldr	r3, [pc, #300]	@ (8010568 <udp_sendto_if_src+0x1ac>)
 801043a:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801043e:	4950      	ldr	r1, [pc, #320]	@ (8010580 <udp_sendto_if_src+0x1c4>)
 8010440:	484b      	ldr	r0, [pc, #300]	@ (8010570 <udp_sendto_if_src+0x1b4>)
 8010442:	f002 ff13 	bl	801326c <iprintf>
 8010446:	f06f 030f 	mvn.w	r3, #15
 801044a:	e088      	b.n	801055e <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	8a5b      	ldrh	r3, [r3, #18]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d10f      	bne.n	8010474 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8010454:	68f9      	ldr	r1, [r7, #12]
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	8a5b      	ldrh	r3, [r3, #18]
 801045a:	461a      	mov	r2, r3
 801045c:	68f8      	ldr	r0, [r7, #12]
 801045e:	f000 f893 	bl	8010588 <udp_bind>
 8010462:	4603      	mov	r3, r0
 8010464:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8010466:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d002      	beq.n	8010474 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801046e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010472:	e074      	b.n	801055e <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8010474:	68bb      	ldr	r3, [r7, #8]
 8010476:	891b      	ldrh	r3, [r3, #8]
 8010478:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801047c:	4293      	cmp	r3, r2
 801047e:	d902      	bls.n	8010486 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8010480:	f04f 33ff 	mov.w	r3, #4294967295
 8010484:	e06b      	b.n	801055e <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8010486:	2108      	movs	r1, #8
 8010488:	68b8      	ldr	r0, [r7, #8]
 801048a:	f7f9 fe69 	bl	800a160 <pbuf_add_header>
 801048e:	4603      	mov	r3, r0
 8010490:	2b00      	cmp	r3, #0
 8010492:	d015      	beq.n	80104c0 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8010494:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010498:	2108      	movs	r1, #8
 801049a:	2022      	movs	r0, #34	@ 0x22
 801049c:	f7f9 fc12 	bl	8009cc4 <pbuf_alloc>
 80104a0:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80104a2:	69fb      	ldr	r3, [r7, #28]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d102      	bne.n	80104ae <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80104a8:	f04f 33ff 	mov.w	r3, #4294967295
 80104ac:	e057      	b.n	801055e <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 80104ae:	68bb      	ldr	r3, [r7, #8]
 80104b0:	891b      	ldrh	r3, [r3, #8]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d006      	beq.n	80104c4 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80104b6:	68b9      	ldr	r1, [r7, #8]
 80104b8:	69f8      	ldr	r0, [r7, #28]
 80104ba:	f7f9 ffff 	bl	800a4bc <pbuf_chain>
 80104be:	e001      	b.n	80104c4 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80104c4:	69fb      	ldr	r3, [r7, #28]
 80104c6:	895b      	ldrh	r3, [r3, #10]
 80104c8:	2b07      	cmp	r3, #7
 80104ca:	d806      	bhi.n	80104da <udp_sendto_if_src+0x11e>
 80104cc:	4b26      	ldr	r3, [pc, #152]	@ (8010568 <udp_sendto_if_src+0x1ac>)
 80104ce:	f240 320d 	movw	r2, #781	@ 0x30d
 80104d2:	492c      	ldr	r1, [pc, #176]	@ (8010584 <udp_sendto_if_src+0x1c8>)
 80104d4:	4826      	ldr	r0, [pc, #152]	@ (8010570 <udp_sendto_if_src+0x1b4>)
 80104d6:	f002 fec9 	bl	801326c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80104da:	69fb      	ldr	r3, [r7, #28]
 80104dc:	685b      	ldr	r3, [r3, #4]
 80104de:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	8a5b      	ldrh	r3, [r3, #18]
 80104e4:	4618      	mov	r0, r3
 80104e6:	f7f8 fb73 	bl	8008bd0 <lwip_htons>
 80104ea:	4603      	mov	r3, r0
 80104ec:	461a      	mov	r2, r3
 80104ee:	697b      	ldr	r3, [r7, #20]
 80104f0:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80104f2:	887b      	ldrh	r3, [r7, #2]
 80104f4:	4618      	mov	r0, r3
 80104f6:	f7f8 fb6b 	bl	8008bd0 <lwip_htons>
 80104fa:	4603      	mov	r3, r0
 80104fc:	461a      	mov	r2, r3
 80104fe:	697b      	ldr	r3, [r7, #20]
 8010500:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8010502:	697b      	ldr	r3, [r7, #20]
 8010504:	2200      	movs	r2, #0
 8010506:	719a      	strb	r2, [r3, #6]
 8010508:	2200      	movs	r2, #0
 801050a:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801050c:	69fb      	ldr	r3, [r7, #28]
 801050e:	891b      	ldrh	r3, [r3, #8]
 8010510:	4618      	mov	r0, r3
 8010512:	f7f8 fb5d 	bl	8008bd0 <lwip_htons>
 8010516:	4603      	mov	r3, r0
 8010518:	461a      	mov	r2, r3
 801051a:	697b      	ldr	r3, [r7, #20]
 801051c:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801051e:	2311      	movs	r3, #17
 8010520:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	7adb      	ldrb	r3, [r3, #11]
 8010526:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	7a9b      	ldrb	r3, [r3, #10]
 801052c:	7cb9      	ldrb	r1, [r7, #18]
 801052e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010530:	9202      	str	r2, [sp, #8]
 8010532:	7cfa      	ldrb	r2, [r7, #19]
 8010534:	9201      	str	r2, [sp, #4]
 8010536:	9300      	str	r3, [sp, #0]
 8010538:	460b      	mov	r3, r1
 801053a:	687a      	ldr	r2, [r7, #4]
 801053c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801053e:	69f8      	ldr	r0, [r7, #28]
 8010540:	f001 fc42 	bl	8011dc8 <ip4_output_if_src>
 8010544:	4603      	mov	r3, r0
 8010546:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8010548:	69fa      	ldr	r2, [r7, #28]
 801054a:	68bb      	ldr	r3, [r7, #8]
 801054c:	429a      	cmp	r2, r3
 801054e:	d004      	beq.n	801055a <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8010550:	69f8      	ldr	r0, [r7, #28]
 8010552:	f7f9 fe9b 	bl	800a28c <pbuf_free>
    q = NULL;
 8010556:	2300      	movs	r3, #0
 8010558:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801055a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801055e:	4618      	mov	r0, r3
 8010560:	3720      	adds	r7, #32
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}
 8010566:	bf00      	nop
 8010568:	08016690 	.word	0x08016690
 801056c:	0801687c 	.word	0x0801687c
 8010570:	080166e4 	.word	0x080166e4
 8010574:	0801689c 	.word	0x0801689c
 8010578:	080168bc 	.word	0x080168bc
 801057c:	080168e0 	.word	0x080168e0
 8010580:	08016904 	.word	0x08016904
 8010584:	08016928 	.word	0x08016928

08010588 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8010588:	b580      	push	{r7, lr}
 801058a:	b086      	sub	sp, #24
 801058c:	af00      	add	r7, sp, #0
 801058e:	60f8      	str	r0, [r7, #12]
 8010590:	60b9      	str	r1, [r7, #8]
 8010592:	4613      	mov	r3, r2
 8010594:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8010596:	68bb      	ldr	r3, [r7, #8]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d101      	bne.n	80105a0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801059c:	4b39      	ldr	r3, [pc, #228]	@ (8010684 <udp_bind+0xfc>)
 801059e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d109      	bne.n	80105ba <udp_bind+0x32>
 80105a6:	4b38      	ldr	r3, [pc, #224]	@ (8010688 <udp_bind+0x100>)
 80105a8:	f240 32b7 	movw	r2, #951	@ 0x3b7
 80105ac:	4937      	ldr	r1, [pc, #220]	@ (801068c <udp_bind+0x104>)
 80105ae:	4838      	ldr	r0, [pc, #224]	@ (8010690 <udp_bind+0x108>)
 80105b0:	f002 fe5c 	bl	801326c <iprintf>
 80105b4:	f06f 030f 	mvn.w	r3, #15
 80105b8:	e060      	b.n	801067c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80105ba:	2300      	movs	r3, #0
 80105bc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80105be:	4b35      	ldr	r3, [pc, #212]	@ (8010694 <udp_bind+0x10c>)
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	617b      	str	r3, [r7, #20]
 80105c4:	e009      	b.n	80105da <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80105c6:	68fa      	ldr	r2, [r7, #12]
 80105c8:	697b      	ldr	r3, [r7, #20]
 80105ca:	429a      	cmp	r2, r3
 80105cc:	d102      	bne.n	80105d4 <udp_bind+0x4c>
      rebind = 1;
 80105ce:	2301      	movs	r3, #1
 80105d0:	74fb      	strb	r3, [r7, #19]
      break;
 80105d2:	e005      	b.n	80105e0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80105d4:	697b      	ldr	r3, [r7, #20]
 80105d6:	68db      	ldr	r3, [r3, #12]
 80105d8:	617b      	str	r3, [r7, #20]
 80105da:	697b      	ldr	r3, [r7, #20]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d1f2      	bne.n	80105c6 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80105e0:	88fb      	ldrh	r3, [r7, #6]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d109      	bne.n	80105fa <udp_bind+0x72>
    port = udp_new_port();
 80105e6:	f7ff fc35 	bl	800fe54 <udp_new_port>
 80105ea:	4603      	mov	r3, r0
 80105ec:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80105ee:	88fb      	ldrh	r3, [r7, #6]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d12c      	bne.n	801064e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80105f4:	f06f 0307 	mvn.w	r3, #7
 80105f8:	e040      	b.n	801067c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80105fa:	4b26      	ldr	r3, [pc, #152]	@ (8010694 <udp_bind+0x10c>)
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	617b      	str	r3, [r7, #20]
 8010600:	e022      	b.n	8010648 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8010602:	68fa      	ldr	r2, [r7, #12]
 8010604:	697b      	ldr	r3, [r7, #20]
 8010606:	429a      	cmp	r2, r3
 8010608:	d01b      	beq.n	8010642 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801060a:	697b      	ldr	r3, [r7, #20]
 801060c:	8a5b      	ldrh	r3, [r3, #18]
 801060e:	88fa      	ldrh	r2, [r7, #6]
 8010610:	429a      	cmp	r2, r3
 8010612:	d116      	bne.n	8010642 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8010614:	697b      	ldr	r3, [r7, #20]
 8010616:	681a      	ldr	r2, [r3, #0]
 8010618:	68bb      	ldr	r3, [r7, #8]
 801061a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801061c:	429a      	cmp	r2, r3
 801061e:	d00d      	beq.n	801063c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8010620:	68bb      	ldr	r3, [r7, #8]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d00a      	beq.n	801063c <udp_bind+0xb4>
 8010626:	68bb      	ldr	r3, [r7, #8]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d006      	beq.n	801063c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801062e:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8010630:	2b00      	cmp	r3, #0
 8010632:	d003      	beq.n	801063c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8010634:	697b      	ldr	r3, [r7, #20]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d102      	bne.n	8010642 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801063c:	f06f 0307 	mvn.w	r3, #7
 8010640:	e01c      	b.n	801067c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010642:	697b      	ldr	r3, [r7, #20]
 8010644:	68db      	ldr	r3, [r3, #12]
 8010646:	617b      	str	r3, [r7, #20]
 8010648:	697b      	ldr	r3, [r7, #20]
 801064a:	2b00      	cmp	r3, #0
 801064c:	d1d9      	bne.n	8010602 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d002      	beq.n	801065a <udp_bind+0xd2>
 8010654:	68bb      	ldr	r3, [r7, #8]
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	e000      	b.n	801065c <udp_bind+0xd4>
 801065a:	2300      	movs	r3, #0
 801065c:	68fa      	ldr	r2, [r7, #12]
 801065e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	88fa      	ldrh	r2, [r7, #6]
 8010664:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8010666:	7cfb      	ldrb	r3, [r7, #19]
 8010668:	2b00      	cmp	r3, #0
 801066a:	d106      	bne.n	801067a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801066c:	4b09      	ldr	r3, [pc, #36]	@ (8010694 <udp_bind+0x10c>)
 801066e:	681a      	ldr	r2, [r3, #0]
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8010674:	4a07      	ldr	r2, [pc, #28]	@ (8010694 <udp_bind+0x10c>)
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801067a:	2300      	movs	r3, #0
}
 801067c:	4618      	mov	r0, r3
 801067e:	3718      	adds	r7, #24
 8010680:	46bd      	mov	sp, r7
 8010682:	bd80      	pop	{r7, pc}
 8010684:	080171ac 	.word	0x080171ac
 8010688:	08016690 	.word	0x08016690
 801068c:	08016958 	.word	0x08016958
 8010690:	080166e4 	.word	0x080166e4
 8010694:	20008a30 	.word	0x20008a30

08010698 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8010698:	b580      	push	{r7, lr}
 801069a:	b086      	sub	sp, #24
 801069c:	af00      	add	r7, sp, #0
 801069e:	60f8      	str	r0, [r7, #12]
 80106a0:	60b9      	str	r1, [r7, #8]
 80106a2:	4613      	mov	r3, r2
 80106a4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d109      	bne.n	80106c0 <udp_connect+0x28>
 80106ac:	4b2c      	ldr	r3, [pc, #176]	@ (8010760 <udp_connect+0xc8>)
 80106ae:	f240 4235 	movw	r2, #1077	@ 0x435
 80106b2:	492c      	ldr	r1, [pc, #176]	@ (8010764 <udp_connect+0xcc>)
 80106b4:	482c      	ldr	r0, [pc, #176]	@ (8010768 <udp_connect+0xd0>)
 80106b6:	f002 fdd9 	bl	801326c <iprintf>
 80106ba:	f06f 030f 	mvn.w	r3, #15
 80106be:	e04b      	b.n	8010758 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80106c0:	68bb      	ldr	r3, [r7, #8]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d109      	bne.n	80106da <udp_connect+0x42>
 80106c6:	4b26      	ldr	r3, [pc, #152]	@ (8010760 <udp_connect+0xc8>)
 80106c8:	f240 4236 	movw	r2, #1078	@ 0x436
 80106cc:	4927      	ldr	r1, [pc, #156]	@ (801076c <udp_connect+0xd4>)
 80106ce:	4826      	ldr	r0, [pc, #152]	@ (8010768 <udp_connect+0xd0>)
 80106d0:	f002 fdcc 	bl	801326c <iprintf>
 80106d4:	f06f 030f 	mvn.w	r3, #15
 80106d8:	e03e      	b.n	8010758 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	8a5b      	ldrh	r3, [r3, #18]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d10f      	bne.n	8010702 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80106e2:	68f9      	ldr	r1, [r7, #12]
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	8a5b      	ldrh	r3, [r3, #18]
 80106e8:	461a      	mov	r2, r3
 80106ea:	68f8      	ldr	r0, [r7, #12]
 80106ec:	f7ff ff4c 	bl	8010588 <udp_bind>
 80106f0:	4603      	mov	r3, r0
 80106f2:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80106f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d002      	beq.n	8010702 <udp_connect+0x6a>
      return err;
 80106fc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010700:	e02a      	b.n	8010758 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8010702:	68bb      	ldr	r3, [r7, #8]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d002      	beq.n	801070e <udp_connect+0x76>
 8010708:	68bb      	ldr	r3, [r7, #8]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	e000      	b.n	8010710 <udp_connect+0x78>
 801070e:	2300      	movs	r3, #0
 8010710:	68fa      	ldr	r2, [r7, #12]
 8010712:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	88fa      	ldrh	r2, [r7, #6]
 8010718:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	7c1b      	ldrb	r3, [r3, #16]
 801071e:	f043 0304 	orr.w	r3, r3, #4
 8010722:	b2da      	uxtb	r2, r3
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010728:	4b11      	ldr	r3, [pc, #68]	@ (8010770 <udp_connect+0xd8>)
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	617b      	str	r3, [r7, #20]
 801072e:	e008      	b.n	8010742 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8010730:	68fa      	ldr	r2, [r7, #12]
 8010732:	697b      	ldr	r3, [r7, #20]
 8010734:	429a      	cmp	r2, r3
 8010736:	d101      	bne.n	801073c <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8010738:	2300      	movs	r3, #0
 801073a:	e00d      	b.n	8010758 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	68db      	ldr	r3, [r3, #12]
 8010740:	617b      	str	r3, [r7, #20]
 8010742:	697b      	ldr	r3, [r7, #20]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d1f3      	bne.n	8010730 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8010748:	4b09      	ldr	r3, [pc, #36]	@ (8010770 <udp_connect+0xd8>)
 801074a:	681a      	ldr	r2, [r3, #0]
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8010750:	4a07      	ldr	r2, [pc, #28]	@ (8010770 <udp_connect+0xd8>)
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8010756:	2300      	movs	r3, #0
}
 8010758:	4618      	mov	r0, r3
 801075a:	3718      	adds	r7, #24
 801075c:	46bd      	mov	sp, r7
 801075e:	bd80      	pop	{r7, pc}
 8010760:	08016690 	.word	0x08016690
 8010764:	08016970 	.word	0x08016970
 8010768:	080166e4 	.word	0x080166e4
 801076c:	0801698c 	.word	0x0801698c
 8010770:	20008a30 	.word	0x20008a30

08010774 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8010774:	b580      	push	{r7, lr}
 8010776:	b084      	sub	sp, #16
 8010778:	af00      	add	r7, sp, #0
 801077a:	60f8      	str	r0, [r7, #12]
 801077c:	60b9      	str	r1, [r7, #8]
 801077e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d107      	bne.n	8010796 <udp_recv+0x22>
 8010786:	4b08      	ldr	r3, [pc, #32]	@ (80107a8 <udp_recv+0x34>)
 8010788:	f240 428a 	movw	r2, #1162	@ 0x48a
 801078c:	4907      	ldr	r1, [pc, #28]	@ (80107ac <udp_recv+0x38>)
 801078e:	4808      	ldr	r0, [pc, #32]	@ (80107b0 <udp_recv+0x3c>)
 8010790:	f002 fd6c 	bl	801326c <iprintf>
 8010794:	e005      	b.n	80107a2 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	68ba      	ldr	r2, [r7, #8]
 801079a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	687a      	ldr	r2, [r7, #4]
 80107a0:	61da      	str	r2, [r3, #28]
}
 80107a2:	3710      	adds	r7, #16
 80107a4:	46bd      	mov	sp, r7
 80107a6:	bd80      	pop	{r7, pc}
 80107a8:	08016690 	.word	0x08016690
 80107ac:	080169c4 	.word	0x080169c4
 80107b0:	080166e4 	.word	0x080166e4

080107b4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b082      	sub	sp, #8
 80107b8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80107ba:	2000      	movs	r0, #0
 80107bc:	f7f8 fe80 	bl	80094c0 <memp_malloc>
 80107c0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d007      	beq.n	80107d8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80107c8:	2220      	movs	r2, #32
 80107ca:	2100      	movs	r1, #0
 80107cc:	6878      	ldr	r0, [r7, #4]
 80107ce:	f002 fdee 	bl	80133ae <memset>
    pcb->ttl = UDP_TTL;
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	22ff      	movs	r2, #255	@ 0xff
 80107d6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80107d8:	687b      	ldr	r3, [r7, #4]
}
 80107da:	4618      	mov	r0, r3
 80107dc:	3708      	adds	r7, #8
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}
	...

080107e4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80107e4:	b480      	push	{r7}
 80107e6:	b085      	sub	sp, #20
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
 80107ec:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d01e      	beq.n	8010832 <udp_netif_ip_addr_changed+0x4e>
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d01a      	beq.n	8010832 <udp_netif_ip_addr_changed+0x4e>
 80107fc:	683b      	ldr	r3, [r7, #0]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d017      	beq.n	8010832 <udp_netif_ip_addr_changed+0x4e>
 8010802:	683b      	ldr	r3, [r7, #0]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d013      	beq.n	8010832 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801080a:	4b0d      	ldr	r3, [pc, #52]	@ (8010840 <udp_netif_ip_addr_changed+0x5c>)
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	60fb      	str	r3, [r7, #12]
 8010810:	e00c      	b.n	801082c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	681a      	ldr	r2, [r3, #0]
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	429a      	cmp	r2, r3
 801081c:	d103      	bne.n	8010826 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801081e:	683b      	ldr	r3, [r7, #0]
 8010820:	681a      	ldr	r2, [r3, #0]
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	68db      	ldr	r3, [r3, #12]
 801082a:	60fb      	str	r3, [r7, #12]
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d1ef      	bne.n	8010812 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8010832:	bf00      	nop
 8010834:	3714      	adds	r7, #20
 8010836:	46bd      	mov	sp, r7
 8010838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083c:	4770      	bx	lr
 801083e:	bf00      	nop
 8010840:	20008a30 	.word	0x20008a30

08010844 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b082      	sub	sp, #8
 8010848:	af00      	add	r7, sp, #0
 801084a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801084c:	4915      	ldr	r1, [pc, #84]	@ (80108a4 <etharp_free_entry+0x60>)
 801084e:	687a      	ldr	r2, [r7, #4]
 8010850:	4613      	mov	r3, r2
 8010852:	005b      	lsls	r3, r3, #1
 8010854:	4413      	add	r3, r2
 8010856:	00db      	lsls	r3, r3, #3
 8010858:	440b      	add	r3, r1
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d013      	beq.n	8010888 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8010860:	4910      	ldr	r1, [pc, #64]	@ (80108a4 <etharp_free_entry+0x60>)
 8010862:	687a      	ldr	r2, [r7, #4]
 8010864:	4613      	mov	r3, r2
 8010866:	005b      	lsls	r3, r3, #1
 8010868:	4413      	add	r3, r2
 801086a:	00db      	lsls	r3, r3, #3
 801086c:	440b      	add	r3, r1
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	4618      	mov	r0, r3
 8010872:	f7f9 fd0b 	bl	800a28c <pbuf_free>
    arp_table[i].q = NULL;
 8010876:	490b      	ldr	r1, [pc, #44]	@ (80108a4 <etharp_free_entry+0x60>)
 8010878:	687a      	ldr	r2, [r7, #4]
 801087a:	4613      	mov	r3, r2
 801087c:	005b      	lsls	r3, r3, #1
 801087e:	4413      	add	r3, r2
 8010880:	00db      	lsls	r3, r3, #3
 8010882:	440b      	add	r3, r1
 8010884:	2200      	movs	r2, #0
 8010886:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010888:	4906      	ldr	r1, [pc, #24]	@ (80108a4 <etharp_free_entry+0x60>)
 801088a:	687a      	ldr	r2, [r7, #4]
 801088c:	4613      	mov	r3, r2
 801088e:	005b      	lsls	r3, r3, #1
 8010890:	4413      	add	r3, r2
 8010892:	00db      	lsls	r3, r3, #3
 8010894:	440b      	add	r3, r1
 8010896:	3314      	adds	r3, #20
 8010898:	2200      	movs	r2, #0
 801089a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801089c:	bf00      	nop
 801089e:	3708      	adds	r7, #8
 80108a0:	46bd      	mov	sp, r7
 80108a2:	bd80      	pop	{r7, pc}
 80108a4:	20008a34 	.word	0x20008a34

080108a8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b082      	sub	sp, #8
 80108ac:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80108ae:	2300      	movs	r3, #0
 80108b0:	607b      	str	r3, [r7, #4]
 80108b2:	e096      	b.n	80109e2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80108b4:	494f      	ldr	r1, [pc, #316]	@ (80109f4 <etharp_tmr+0x14c>)
 80108b6:	687a      	ldr	r2, [r7, #4]
 80108b8:	4613      	mov	r3, r2
 80108ba:	005b      	lsls	r3, r3, #1
 80108bc:	4413      	add	r3, r2
 80108be:	00db      	lsls	r3, r3, #3
 80108c0:	440b      	add	r3, r1
 80108c2:	3314      	adds	r3, #20
 80108c4:	781b      	ldrb	r3, [r3, #0]
 80108c6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80108c8:	78fb      	ldrb	r3, [r7, #3]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	f000 8086 	beq.w	80109dc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80108d0:	4948      	ldr	r1, [pc, #288]	@ (80109f4 <etharp_tmr+0x14c>)
 80108d2:	687a      	ldr	r2, [r7, #4]
 80108d4:	4613      	mov	r3, r2
 80108d6:	005b      	lsls	r3, r3, #1
 80108d8:	4413      	add	r3, r2
 80108da:	00db      	lsls	r3, r3, #3
 80108dc:	440b      	add	r3, r1
 80108de:	3312      	adds	r3, #18
 80108e0:	881b      	ldrh	r3, [r3, #0]
 80108e2:	3301      	adds	r3, #1
 80108e4:	b298      	uxth	r0, r3
 80108e6:	4943      	ldr	r1, [pc, #268]	@ (80109f4 <etharp_tmr+0x14c>)
 80108e8:	687a      	ldr	r2, [r7, #4]
 80108ea:	4613      	mov	r3, r2
 80108ec:	005b      	lsls	r3, r3, #1
 80108ee:	4413      	add	r3, r2
 80108f0:	00db      	lsls	r3, r3, #3
 80108f2:	440b      	add	r3, r1
 80108f4:	3312      	adds	r3, #18
 80108f6:	4602      	mov	r2, r0
 80108f8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80108fa:	493e      	ldr	r1, [pc, #248]	@ (80109f4 <etharp_tmr+0x14c>)
 80108fc:	687a      	ldr	r2, [r7, #4]
 80108fe:	4613      	mov	r3, r2
 8010900:	005b      	lsls	r3, r3, #1
 8010902:	4413      	add	r3, r2
 8010904:	00db      	lsls	r3, r3, #3
 8010906:	440b      	add	r3, r1
 8010908:	3312      	adds	r3, #18
 801090a:	881b      	ldrh	r3, [r3, #0]
 801090c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8010910:	d215      	bcs.n	801093e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010912:	4938      	ldr	r1, [pc, #224]	@ (80109f4 <etharp_tmr+0x14c>)
 8010914:	687a      	ldr	r2, [r7, #4]
 8010916:	4613      	mov	r3, r2
 8010918:	005b      	lsls	r3, r3, #1
 801091a:	4413      	add	r3, r2
 801091c:	00db      	lsls	r3, r3, #3
 801091e:	440b      	add	r3, r1
 8010920:	3314      	adds	r3, #20
 8010922:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010924:	2b01      	cmp	r3, #1
 8010926:	d10e      	bne.n	8010946 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8010928:	4932      	ldr	r1, [pc, #200]	@ (80109f4 <etharp_tmr+0x14c>)
 801092a:	687a      	ldr	r2, [r7, #4]
 801092c:	4613      	mov	r3, r2
 801092e:	005b      	lsls	r3, r3, #1
 8010930:	4413      	add	r3, r2
 8010932:	00db      	lsls	r3, r3, #3
 8010934:	440b      	add	r3, r1
 8010936:	3312      	adds	r3, #18
 8010938:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801093a:	2b04      	cmp	r3, #4
 801093c:	d903      	bls.n	8010946 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801093e:	6878      	ldr	r0, [r7, #4]
 8010940:	f7ff ff80 	bl	8010844 <etharp_free_entry>
 8010944:	e04a      	b.n	80109dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8010946:	492b      	ldr	r1, [pc, #172]	@ (80109f4 <etharp_tmr+0x14c>)
 8010948:	687a      	ldr	r2, [r7, #4]
 801094a:	4613      	mov	r3, r2
 801094c:	005b      	lsls	r3, r3, #1
 801094e:	4413      	add	r3, r2
 8010950:	00db      	lsls	r3, r3, #3
 8010952:	440b      	add	r3, r1
 8010954:	3314      	adds	r3, #20
 8010956:	781b      	ldrb	r3, [r3, #0]
 8010958:	2b03      	cmp	r3, #3
 801095a:	d10a      	bne.n	8010972 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801095c:	4925      	ldr	r1, [pc, #148]	@ (80109f4 <etharp_tmr+0x14c>)
 801095e:	687a      	ldr	r2, [r7, #4]
 8010960:	4613      	mov	r3, r2
 8010962:	005b      	lsls	r3, r3, #1
 8010964:	4413      	add	r3, r2
 8010966:	00db      	lsls	r3, r3, #3
 8010968:	440b      	add	r3, r1
 801096a:	3314      	adds	r3, #20
 801096c:	2204      	movs	r2, #4
 801096e:	701a      	strb	r2, [r3, #0]
 8010970:	e034      	b.n	80109dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8010972:	4920      	ldr	r1, [pc, #128]	@ (80109f4 <etharp_tmr+0x14c>)
 8010974:	687a      	ldr	r2, [r7, #4]
 8010976:	4613      	mov	r3, r2
 8010978:	005b      	lsls	r3, r3, #1
 801097a:	4413      	add	r3, r2
 801097c:	00db      	lsls	r3, r3, #3
 801097e:	440b      	add	r3, r1
 8010980:	3314      	adds	r3, #20
 8010982:	781b      	ldrb	r3, [r3, #0]
 8010984:	2b04      	cmp	r3, #4
 8010986:	d10a      	bne.n	801099e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010988:	491a      	ldr	r1, [pc, #104]	@ (80109f4 <etharp_tmr+0x14c>)
 801098a:	687a      	ldr	r2, [r7, #4]
 801098c:	4613      	mov	r3, r2
 801098e:	005b      	lsls	r3, r3, #1
 8010990:	4413      	add	r3, r2
 8010992:	00db      	lsls	r3, r3, #3
 8010994:	440b      	add	r3, r1
 8010996:	3314      	adds	r3, #20
 8010998:	2202      	movs	r2, #2
 801099a:	701a      	strb	r2, [r3, #0]
 801099c:	e01e      	b.n	80109dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801099e:	4915      	ldr	r1, [pc, #84]	@ (80109f4 <etharp_tmr+0x14c>)
 80109a0:	687a      	ldr	r2, [r7, #4]
 80109a2:	4613      	mov	r3, r2
 80109a4:	005b      	lsls	r3, r3, #1
 80109a6:	4413      	add	r3, r2
 80109a8:	00db      	lsls	r3, r3, #3
 80109aa:	440b      	add	r3, r1
 80109ac:	3314      	adds	r3, #20
 80109ae:	781b      	ldrb	r3, [r3, #0]
 80109b0:	2b01      	cmp	r3, #1
 80109b2:	d113      	bne.n	80109dc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80109b4:	490f      	ldr	r1, [pc, #60]	@ (80109f4 <etharp_tmr+0x14c>)
 80109b6:	687a      	ldr	r2, [r7, #4]
 80109b8:	4613      	mov	r3, r2
 80109ba:	005b      	lsls	r3, r3, #1
 80109bc:	4413      	add	r3, r2
 80109be:	00db      	lsls	r3, r3, #3
 80109c0:	440b      	add	r3, r1
 80109c2:	3308      	adds	r3, #8
 80109c4:	6818      	ldr	r0, [r3, #0]
 80109c6:	687a      	ldr	r2, [r7, #4]
 80109c8:	4613      	mov	r3, r2
 80109ca:	005b      	lsls	r3, r3, #1
 80109cc:	4413      	add	r3, r2
 80109ce:	00db      	lsls	r3, r3, #3
 80109d0:	4a08      	ldr	r2, [pc, #32]	@ (80109f4 <etharp_tmr+0x14c>)
 80109d2:	4413      	add	r3, r2
 80109d4:	3304      	adds	r3, #4
 80109d6:	4619      	mov	r1, r3
 80109d8:	f000 fe6e 	bl	80116b8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	3301      	adds	r3, #1
 80109e0:	607b      	str	r3, [r7, #4]
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	2b09      	cmp	r3, #9
 80109e6:	f77f af65 	ble.w	80108b4 <etharp_tmr+0xc>
      }
    }
  }
}
 80109ea:	bf00      	nop
 80109ec:	bf00      	nop
 80109ee:	3708      	adds	r7, #8
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}
 80109f4:	20008a34 	.word	0x20008a34

080109f8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b08a      	sub	sp, #40	@ 0x28
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	60f8      	str	r0, [r7, #12]
 8010a00:	460b      	mov	r3, r1
 8010a02:	607a      	str	r2, [r7, #4]
 8010a04:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010a06:	230a      	movs	r3, #10
 8010a08:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010a0a:	230a      	movs	r3, #10
 8010a0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8010a0e:	230a      	movs	r3, #10
 8010a10:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8010a12:	2300      	movs	r3, #0
 8010a14:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8010a16:	230a      	movs	r3, #10
 8010a18:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	83bb      	strh	r3, [r7, #28]
 8010a1e:	2300      	movs	r3, #0
 8010a20:	837b      	strh	r3, [r7, #26]
 8010a22:	2300      	movs	r3, #0
 8010a24:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010a26:	2300      	movs	r3, #0
 8010a28:	843b      	strh	r3, [r7, #32]
 8010a2a:	e0ae      	b.n	8010b8a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8010a2c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010a30:	49a6      	ldr	r1, [pc, #664]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010a32:	4613      	mov	r3, r2
 8010a34:	005b      	lsls	r3, r3, #1
 8010a36:	4413      	add	r3, r2
 8010a38:	00db      	lsls	r3, r3, #3
 8010a3a:	440b      	add	r3, r1
 8010a3c:	3314      	adds	r3, #20
 8010a3e:	781b      	ldrb	r3, [r3, #0]
 8010a40:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010a42:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8010a46:	2b0a      	cmp	r3, #10
 8010a48:	d105      	bne.n	8010a56 <etharp_find_entry+0x5e>
 8010a4a:	7dfb      	ldrb	r3, [r7, #23]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d102      	bne.n	8010a56 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8010a50:	8c3b      	ldrh	r3, [r7, #32]
 8010a52:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010a54:	e095      	b.n	8010b82 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8010a56:	7dfb      	ldrb	r3, [r7, #23]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	f000 8092 	beq.w	8010b82 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8010a5e:	7dfb      	ldrb	r3, [r7, #23]
 8010a60:	2b01      	cmp	r3, #1
 8010a62:	d009      	beq.n	8010a78 <etharp_find_entry+0x80>
 8010a64:	7dfb      	ldrb	r3, [r7, #23]
 8010a66:	2b01      	cmp	r3, #1
 8010a68:	d806      	bhi.n	8010a78 <etharp_find_entry+0x80>
 8010a6a:	4b99      	ldr	r3, [pc, #612]	@ (8010cd0 <etharp_find_entry+0x2d8>)
 8010a6c:	f240 1223 	movw	r2, #291	@ 0x123
 8010a70:	4998      	ldr	r1, [pc, #608]	@ (8010cd4 <etharp_find_entry+0x2dc>)
 8010a72:	4899      	ldr	r0, [pc, #612]	@ (8010cd8 <etharp_find_entry+0x2e0>)
 8010a74:	f002 fbfa 	bl	801326c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d020      	beq.n	8010ac0 <etharp_find_entry+0xc8>
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	6819      	ldr	r1, [r3, #0]
 8010a82:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010a86:	4891      	ldr	r0, [pc, #580]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010a88:	4613      	mov	r3, r2
 8010a8a:	005b      	lsls	r3, r3, #1
 8010a8c:	4413      	add	r3, r2
 8010a8e:	00db      	lsls	r3, r3, #3
 8010a90:	4403      	add	r3, r0
 8010a92:	3304      	adds	r3, #4
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	4299      	cmp	r1, r3
 8010a98:	d112      	bne.n	8010ac0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d00c      	beq.n	8010aba <etharp_find_entry+0xc2>
 8010aa0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010aa4:	4989      	ldr	r1, [pc, #548]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010aa6:	4613      	mov	r3, r2
 8010aa8:	005b      	lsls	r3, r3, #1
 8010aaa:	4413      	add	r3, r2
 8010aac:	00db      	lsls	r3, r3, #3
 8010aae:	440b      	add	r3, r1
 8010ab0:	3308      	adds	r3, #8
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	687a      	ldr	r2, [r7, #4]
 8010ab6:	429a      	cmp	r2, r3
 8010ab8:	d102      	bne.n	8010ac0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8010aba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010abe:	e100      	b.n	8010cc2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8010ac0:	7dfb      	ldrb	r3, [r7, #23]
 8010ac2:	2b01      	cmp	r3, #1
 8010ac4:	d140      	bne.n	8010b48 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8010ac6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010aca:	4980      	ldr	r1, [pc, #512]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010acc:	4613      	mov	r3, r2
 8010ace:	005b      	lsls	r3, r3, #1
 8010ad0:	4413      	add	r3, r2
 8010ad2:	00db      	lsls	r3, r3, #3
 8010ad4:	440b      	add	r3, r1
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d01a      	beq.n	8010b12 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8010adc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010ae0:	497a      	ldr	r1, [pc, #488]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010ae2:	4613      	mov	r3, r2
 8010ae4:	005b      	lsls	r3, r3, #1
 8010ae6:	4413      	add	r3, r2
 8010ae8:	00db      	lsls	r3, r3, #3
 8010aea:	440b      	add	r3, r1
 8010aec:	3312      	adds	r3, #18
 8010aee:	881b      	ldrh	r3, [r3, #0]
 8010af0:	8bba      	ldrh	r2, [r7, #28]
 8010af2:	429a      	cmp	r2, r3
 8010af4:	d845      	bhi.n	8010b82 <etharp_find_entry+0x18a>
            old_queue = i;
 8010af6:	8c3b      	ldrh	r3, [r7, #32]
 8010af8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8010afa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010afe:	4973      	ldr	r1, [pc, #460]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010b00:	4613      	mov	r3, r2
 8010b02:	005b      	lsls	r3, r3, #1
 8010b04:	4413      	add	r3, r2
 8010b06:	00db      	lsls	r3, r3, #3
 8010b08:	440b      	add	r3, r1
 8010b0a:	3312      	adds	r3, #18
 8010b0c:	881b      	ldrh	r3, [r3, #0]
 8010b0e:	83bb      	strh	r3, [r7, #28]
 8010b10:	e037      	b.n	8010b82 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8010b12:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010b16:	496d      	ldr	r1, [pc, #436]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010b18:	4613      	mov	r3, r2
 8010b1a:	005b      	lsls	r3, r3, #1
 8010b1c:	4413      	add	r3, r2
 8010b1e:	00db      	lsls	r3, r3, #3
 8010b20:	440b      	add	r3, r1
 8010b22:	3312      	adds	r3, #18
 8010b24:	881b      	ldrh	r3, [r3, #0]
 8010b26:	8b7a      	ldrh	r2, [r7, #26]
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	d82a      	bhi.n	8010b82 <etharp_find_entry+0x18a>
            old_pending = i;
 8010b2c:	8c3b      	ldrh	r3, [r7, #32]
 8010b2e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8010b30:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010b34:	4965      	ldr	r1, [pc, #404]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010b36:	4613      	mov	r3, r2
 8010b38:	005b      	lsls	r3, r3, #1
 8010b3a:	4413      	add	r3, r2
 8010b3c:	00db      	lsls	r3, r3, #3
 8010b3e:	440b      	add	r3, r1
 8010b40:	3312      	adds	r3, #18
 8010b42:	881b      	ldrh	r3, [r3, #0]
 8010b44:	837b      	strh	r3, [r7, #26]
 8010b46:	e01c      	b.n	8010b82 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8010b48:	7dfb      	ldrb	r3, [r7, #23]
 8010b4a:	2b01      	cmp	r3, #1
 8010b4c:	d919      	bls.n	8010b82 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8010b4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010b52:	495e      	ldr	r1, [pc, #376]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010b54:	4613      	mov	r3, r2
 8010b56:	005b      	lsls	r3, r3, #1
 8010b58:	4413      	add	r3, r2
 8010b5a:	00db      	lsls	r3, r3, #3
 8010b5c:	440b      	add	r3, r1
 8010b5e:	3312      	adds	r3, #18
 8010b60:	881b      	ldrh	r3, [r3, #0]
 8010b62:	8b3a      	ldrh	r2, [r7, #24]
 8010b64:	429a      	cmp	r2, r3
 8010b66:	d80c      	bhi.n	8010b82 <etharp_find_entry+0x18a>
            old_stable = i;
 8010b68:	8c3b      	ldrh	r3, [r7, #32]
 8010b6a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8010b6c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010b70:	4956      	ldr	r1, [pc, #344]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010b72:	4613      	mov	r3, r2
 8010b74:	005b      	lsls	r3, r3, #1
 8010b76:	4413      	add	r3, r2
 8010b78:	00db      	lsls	r3, r3, #3
 8010b7a:	440b      	add	r3, r1
 8010b7c:	3312      	adds	r3, #18
 8010b7e:	881b      	ldrh	r3, [r3, #0]
 8010b80:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010b82:	8c3b      	ldrh	r3, [r7, #32]
 8010b84:	3301      	adds	r3, #1
 8010b86:	b29b      	uxth	r3, r3
 8010b88:	843b      	strh	r3, [r7, #32]
 8010b8a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010b8e:	2b09      	cmp	r3, #9
 8010b90:	f77f af4c 	ble.w	8010a2c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010b94:	7afb      	ldrb	r3, [r7, #11]
 8010b96:	f003 0302 	and.w	r3, r3, #2
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d108      	bne.n	8010bb0 <etharp_find_entry+0x1b8>
 8010b9e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8010ba2:	2b0a      	cmp	r3, #10
 8010ba4:	d107      	bne.n	8010bb6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8010ba6:	7afb      	ldrb	r3, [r7, #11]
 8010ba8:	f003 0301 	and.w	r3, r3, #1
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d102      	bne.n	8010bb6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8010bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8010bb4:	e085      	b.n	8010cc2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8010bb6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8010bba:	2b09      	cmp	r3, #9
 8010bbc:	dc02      	bgt.n	8010bc4 <etharp_find_entry+0x1cc>
    i = empty;
 8010bbe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010bc0:	843b      	strh	r3, [r7, #32]
 8010bc2:	e039      	b.n	8010c38 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8010bc4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8010bc8:	2b09      	cmp	r3, #9
 8010bca:	dc14      	bgt.n	8010bf6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8010bcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010bce:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8010bd0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010bd4:	493d      	ldr	r1, [pc, #244]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	005b      	lsls	r3, r3, #1
 8010bda:	4413      	add	r3, r2
 8010bdc:	00db      	lsls	r3, r3, #3
 8010bde:	440b      	add	r3, r1
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d018      	beq.n	8010c18 <etharp_find_entry+0x220>
 8010be6:	4b3a      	ldr	r3, [pc, #232]	@ (8010cd0 <etharp_find_entry+0x2d8>)
 8010be8:	f240 126d 	movw	r2, #365	@ 0x16d
 8010bec:	493b      	ldr	r1, [pc, #236]	@ (8010cdc <etharp_find_entry+0x2e4>)
 8010bee:	483a      	ldr	r0, [pc, #232]	@ (8010cd8 <etharp_find_entry+0x2e0>)
 8010bf0:	f002 fb3c 	bl	801326c <iprintf>
 8010bf4:	e010      	b.n	8010c18 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010bf6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8010bfa:	2b09      	cmp	r3, #9
 8010bfc:	dc02      	bgt.n	8010c04 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8010bfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010c00:	843b      	strh	r3, [r7, #32]
 8010c02:	e009      	b.n	8010c18 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010c04:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8010c08:	2b09      	cmp	r3, #9
 8010c0a:	dc02      	bgt.n	8010c12 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8010c0c:	8bfb      	ldrh	r3, [r7, #30]
 8010c0e:	843b      	strh	r3, [r7, #32]
 8010c10:	e002      	b.n	8010c18 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8010c12:	f04f 33ff 	mov.w	r3, #4294967295
 8010c16:	e054      	b.n	8010cc2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010c18:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010c1c:	2b09      	cmp	r3, #9
 8010c1e:	dd06      	ble.n	8010c2e <etharp_find_entry+0x236>
 8010c20:	4b2b      	ldr	r3, [pc, #172]	@ (8010cd0 <etharp_find_entry+0x2d8>)
 8010c22:	f240 127f 	movw	r2, #383	@ 0x17f
 8010c26:	492e      	ldr	r1, [pc, #184]	@ (8010ce0 <etharp_find_entry+0x2e8>)
 8010c28:	482b      	ldr	r0, [pc, #172]	@ (8010cd8 <etharp_find_entry+0x2e0>)
 8010c2a:	f002 fb1f 	bl	801326c <iprintf>
    etharp_free_entry(i);
 8010c2e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010c32:	4618      	mov	r0, r3
 8010c34:	f7ff fe06 	bl	8010844 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010c38:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010c3c:	2b09      	cmp	r3, #9
 8010c3e:	dd06      	ble.n	8010c4e <etharp_find_entry+0x256>
 8010c40:	4b23      	ldr	r3, [pc, #140]	@ (8010cd0 <etharp_find_entry+0x2d8>)
 8010c42:	f240 1283 	movw	r2, #387	@ 0x183
 8010c46:	4926      	ldr	r1, [pc, #152]	@ (8010ce0 <etharp_find_entry+0x2e8>)
 8010c48:	4823      	ldr	r0, [pc, #140]	@ (8010cd8 <etharp_find_entry+0x2e0>)
 8010c4a:	f002 fb0f 	bl	801326c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010c4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010c52:	491e      	ldr	r1, [pc, #120]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010c54:	4613      	mov	r3, r2
 8010c56:	005b      	lsls	r3, r3, #1
 8010c58:	4413      	add	r3, r2
 8010c5a:	00db      	lsls	r3, r3, #3
 8010c5c:	440b      	add	r3, r1
 8010c5e:	3314      	adds	r3, #20
 8010c60:	781b      	ldrb	r3, [r3, #0]
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d006      	beq.n	8010c74 <etharp_find_entry+0x27c>
 8010c66:	4b1a      	ldr	r3, [pc, #104]	@ (8010cd0 <etharp_find_entry+0x2d8>)
 8010c68:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8010c6c:	491d      	ldr	r1, [pc, #116]	@ (8010ce4 <etharp_find_entry+0x2ec>)
 8010c6e:	481a      	ldr	r0, [pc, #104]	@ (8010cd8 <etharp_find_entry+0x2e0>)
 8010c70:	f002 fafc 	bl	801326c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d00b      	beq.n	8010c92 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8010c7a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	6819      	ldr	r1, [r3, #0]
 8010c82:	4812      	ldr	r0, [pc, #72]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010c84:	4613      	mov	r3, r2
 8010c86:	005b      	lsls	r3, r3, #1
 8010c88:	4413      	add	r3, r2
 8010c8a:	00db      	lsls	r3, r3, #3
 8010c8c:	4403      	add	r3, r0
 8010c8e:	3304      	adds	r3, #4
 8010c90:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8010c92:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010c96:	490d      	ldr	r1, [pc, #52]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010c98:	4613      	mov	r3, r2
 8010c9a:	005b      	lsls	r3, r3, #1
 8010c9c:	4413      	add	r3, r2
 8010c9e:	00db      	lsls	r3, r3, #3
 8010ca0:	440b      	add	r3, r1
 8010ca2:	3312      	adds	r3, #18
 8010ca4:	2200      	movs	r2, #0
 8010ca6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8010ca8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010cac:	4907      	ldr	r1, [pc, #28]	@ (8010ccc <etharp_find_entry+0x2d4>)
 8010cae:	4613      	mov	r3, r2
 8010cb0:	005b      	lsls	r3, r3, #1
 8010cb2:	4413      	add	r3, r2
 8010cb4:	00db      	lsls	r3, r3, #3
 8010cb6:	440b      	add	r3, r1
 8010cb8:	3308      	adds	r3, #8
 8010cba:	687a      	ldr	r2, [r7, #4]
 8010cbc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8010cbe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	3728      	adds	r7, #40	@ 0x28
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}
 8010cca:	bf00      	nop
 8010ccc:	20008a34 	.word	0x20008a34
 8010cd0:	080169f4 	.word	0x080169f4
 8010cd4:	08016a2c 	.word	0x08016a2c
 8010cd8:	08016a6c 	.word	0x08016a6c
 8010cdc:	08016a94 	.word	0x08016a94
 8010ce0:	08016aac 	.word	0x08016aac
 8010ce4:	08016ac0 	.word	0x08016ac0

08010ce8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b088      	sub	sp, #32
 8010cec:	af02      	add	r7, sp, #8
 8010cee:	60f8      	str	r0, [r7, #12]
 8010cf0:	60b9      	str	r1, [r7, #8]
 8010cf2:	607a      	str	r2, [r7, #4]
 8010cf4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010cfc:	2b06      	cmp	r3, #6
 8010cfe:	d006      	beq.n	8010d0e <etharp_update_arp_entry+0x26>
 8010d00:	4b48      	ldr	r3, [pc, #288]	@ (8010e24 <etharp_update_arp_entry+0x13c>)
 8010d02:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8010d06:	4948      	ldr	r1, [pc, #288]	@ (8010e28 <etharp_update_arp_entry+0x140>)
 8010d08:	4848      	ldr	r0, [pc, #288]	@ (8010e2c <etharp_update_arp_entry+0x144>)
 8010d0a:	f002 faaf 	bl	801326c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8010d0e:	68bb      	ldr	r3, [r7, #8]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d012      	beq.n	8010d3a <etharp_update_arp_entry+0x52>
 8010d14:	68bb      	ldr	r3, [r7, #8]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d00e      	beq.n	8010d3a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010d1c:	68bb      	ldr	r3, [r7, #8]
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	68f9      	ldr	r1, [r7, #12]
 8010d22:	4618      	mov	r0, r3
 8010d24:	f001 f8fe 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 8010d28:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d105      	bne.n	8010d3a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8010d2e:	68bb      	ldr	r3, [r7, #8]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010d36:	2be0      	cmp	r3, #224	@ 0xe0
 8010d38:	d102      	bne.n	8010d40 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8010d3a:	f06f 030f 	mvn.w	r3, #15
 8010d3e:	e06c      	b.n	8010e1a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8010d40:	78fb      	ldrb	r3, [r7, #3]
 8010d42:	68fa      	ldr	r2, [r7, #12]
 8010d44:	4619      	mov	r1, r3
 8010d46:	68b8      	ldr	r0, [r7, #8]
 8010d48:	f7ff fe56 	bl	80109f8 <etharp_find_entry>
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8010d50:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	da02      	bge.n	8010d5e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8010d58:	8afb      	ldrh	r3, [r7, #22]
 8010d5a:	b25b      	sxtb	r3, r3
 8010d5c:	e05d      	b.n	8010e1a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010d5e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010d62:	4933      	ldr	r1, [pc, #204]	@ (8010e30 <etharp_update_arp_entry+0x148>)
 8010d64:	4613      	mov	r3, r2
 8010d66:	005b      	lsls	r3, r3, #1
 8010d68:	4413      	add	r3, r2
 8010d6a:	00db      	lsls	r3, r3, #3
 8010d6c:	440b      	add	r3, r1
 8010d6e:	3314      	adds	r3, #20
 8010d70:	2202      	movs	r2, #2
 8010d72:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8010d74:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010d78:	492d      	ldr	r1, [pc, #180]	@ (8010e30 <etharp_update_arp_entry+0x148>)
 8010d7a:	4613      	mov	r3, r2
 8010d7c:	005b      	lsls	r3, r3, #1
 8010d7e:	4413      	add	r3, r2
 8010d80:	00db      	lsls	r3, r3, #3
 8010d82:	440b      	add	r3, r1
 8010d84:	3308      	adds	r3, #8
 8010d86:	68fa      	ldr	r2, [r7, #12]
 8010d88:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8010d8a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010d8e:	4613      	mov	r3, r2
 8010d90:	005b      	lsls	r3, r3, #1
 8010d92:	4413      	add	r3, r2
 8010d94:	00db      	lsls	r3, r3, #3
 8010d96:	3308      	adds	r3, #8
 8010d98:	4a25      	ldr	r2, [pc, #148]	@ (8010e30 <etharp_update_arp_entry+0x148>)
 8010d9a:	4413      	add	r3, r2
 8010d9c:	3304      	adds	r3, #4
 8010d9e:	2206      	movs	r2, #6
 8010da0:	6879      	ldr	r1, [r7, #4]
 8010da2:	4618      	mov	r0, r3
 8010da4:	f002 fba1 	bl	80134ea <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8010da8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010dac:	4920      	ldr	r1, [pc, #128]	@ (8010e30 <etharp_update_arp_entry+0x148>)
 8010dae:	4613      	mov	r3, r2
 8010db0:	005b      	lsls	r3, r3, #1
 8010db2:	4413      	add	r3, r2
 8010db4:	00db      	lsls	r3, r3, #3
 8010db6:	440b      	add	r3, r1
 8010db8:	3312      	adds	r3, #18
 8010dba:	2200      	movs	r2, #0
 8010dbc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8010dbe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010dc2:	491b      	ldr	r1, [pc, #108]	@ (8010e30 <etharp_update_arp_entry+0x148>)
 8010dc4:	4613      	mov	r3, r2
 8010dc6:	005b      	lsls	r3, r3, #1
 8010dc8:	4413      	add	r3, r2
 8010dca:	00db      	lsls	r3, r3, #3
 8010dcc:	440b      	add	r3, r1
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d021      	beq.n	8010e18 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8010dd4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010dd8:	4915      	ldr	r1, [pc, #84]	@ (8010e30 <etharp_update_arp_entry+0x148>)
 8010dda:	4613      	mov	r3, r2
 8010ddc:	005b      	lsls	r3, r3, #1
 8010dde:	4413      	add	r3, r2
 8010de0:	00db      	lsls	r3, r3, #3
 8010de2:	440b      	add	r3, r1
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8010de8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010dec:	4910      	ldr	r1, [pc, #64]	@ (8010e30 <etharp_update_arp_entry+0x148>)
 8010dee:	4613      	mov	r3, r2
 8010df0:	005b      	lsls	r3, r3, #1
 8010df2:	4413      	add	r3, r2
 8010df4:	00db      	lsls	r3, r3, #3
 8010df6:	440b      	add	r3, r1
 8010df8:	2200      	movs	r2, #0
 8010dfa:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8010e02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010e06:	9300      	str	r3, [sp, #0]
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	6939      	ldr	r1, [r7, #16]
 8010e0c:	68f8      	ldr	r0, [r7, #12]
 8010e0e:	f001 ff97 	bl	8012d40 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8010e12:	6938      	ldr	r0, [r7, #16]
 8010e14:	f7f9 fa3a 	bl	800a28c <pbuf_free>
  }
  return ERR_OK;
 8010e18:	2300      	movs	r3, #0
}
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	3718      	adds	r7, #24
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	bd80      	pop	{r7, pc}
 8010e22:	bf00      	nop
 8010e24:	080169f4 	.word	0x080169f4
 8010e28:	08016aec 	.word	0x08016aec
 8010e2c:	08016a6c 	.word	0x08016a6c
 8010e30:	20008a34 	.word	0x20008a34

08010e34 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b084      	sub	sp, #16
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	60fb      	str	r3, [r7, #12]
 8010e40:	e01e      	b.n	8010e80 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8010e42:	4913      	ldr	r1, [pc, #76]	@ (8010e90 <etharp_cleanup_netif+0x5c>)
 8010e44:	68fa      	ldr	r2, [r7, #12]
 8010e46:	4613      	mov	r3, r2
 8010e48:	005b      	lsls	r3, r3, #1
 8010e4a:	4413      	add	r3, r2
 8010e4c:	00db      	lsls	r3, r3, #3
 8010e4e:	440b      	add	r3, r1
 8010e50:	3314      	adds	r3, #20
 8010e52:	781b      	ldrb	r3, [r3, #0]
 8010e54:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8010e56:	7afb      	ldrb	r3, [r7, #11]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d00e      	beq.n	8010e7a <etharp_cleanup_netif+0x46>
 8010e5c:	490c      	ldr	r1, [pc, #48]	@ (8010e90 <etharp_cleanup_netif+0x5c>)
 8010e5e:	68fa      	ldr	r2, [r7, #12]
 8010e60:	4613      	mov	r3, r2
 8010e62:	005b      	lsls	r3, r3, #1
 8010e64:	4413      	add	r3, r2
 8010e66:	00db      	lsls	r3, r3, #3
 8010e68:	440b      	add	r3, r1
 8010e6a:	3308      	adds	r3, #8
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	687a      	ldr	r2, [r7, #4]
 8010e70:	429a      	cmp	r2, r3
 8010e72:	d102      	bne.n	8010e7a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8010e74:	68f8      	ldr	r0, [r7, #12]
 8010e76:	f7ff fce5 	bl	8010844 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	3301      	adds	r3, #1
 8010e7e:	60fb      	str	r3, [r7, #12]
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	2b09      	cmp	r3, #9
 8010e84:	dddd      	ble.n	8010e42 <etharp_cleanup_netif+0xe>
    }
  }
}
 8010e86:	bf00      	nop
 8010e88:	bf00      	nop
 8010e8a:	3710      	adds	r7, #16
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}
 8010e90:	20008a34 	.word	0x20008a34

08010e94 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8010e94:	b5b0      	push	{r4, r5, r7, lr}
 8010e96:	b08a      	sub	sp, #40	@ 0x28
 8010e98:	af04      	add	r7, sp, #16
 8010e9a:	6078      	str	r0, [r7, #4]
 8010e9c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010e9e:	683b      	ldr	r3, [r7, #0]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d107      	bne.n	8010eb4 <etharp_input+0x20>
 8010ea4:	4b3d      	ldr	r3, [pc, #244]	@ (8010f9c <etharp_input+0x108>)
 8010ea6:	f240 228a 	movw	r2, #650	@ 0x28a
 8010eaa:	493d      	ldr	r1, [pc, #244]	@ (8010fa0 <etharp_input+0x10c>)
 8010eac:	483d      	ldr	r0, [pc, #244]	@ (8010fa4 <etharp_input+0x110>)
 8010eae:	f002 f9dd 	bl	801326c <iprintf>
 8010eb2:	e06f      	b.n	8010f94 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	685b      	ldr	r3, [r3, #4]
 8010eb8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010eba:	693b      	ldr	r3, [r7, #16]
 8010ebc:	881b      	ldrh	r3, [r3, #0]
 8010ebe:	b29b      	uxth	r3, r3
 8010ec0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010ec4:	d10c      	bne.n	8010ee0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010ec6:	693b      	ldr	r3, [r7, #16]
 8010ec8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010eca:	2b06      	cmp	r3, #6
 8010ecc:	d108      	bne.n	8010ee0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010ed2:	2b04      	cmp	r3, #4
 8010ed4:	d104      	bne.n	8010ee0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8010ed6:	693b      	ldr	r3, [r7, #16]
 8010ed8:	885b      	ldrh	r3, [r3, #2]
 8010eda:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010edc:	2b08      	cmp	r3, #8
 8010ede:	d003      	beq.n	8010ee8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8010ee0:	6878      	ldr	r0, [r7, #4]
 8010ee2:	f7f9 f9d3 	bl	800a28c <pbuf_free>
    return;
 8010ee6:	e055      	b.n	8010f94 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8010ee8:	693b      	ldr	r3, [r7, #16]
 8010eea:	330e      	adds	r3, #14
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8010ef0:	693b      	ldr	r3, [r7, #16]
 8010ef2:	3318      	adds	r3, #24
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010ef8:	683b      	ldr	r3, [r7, #0]
 8010efa:	3304      	adds	r3, #4
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d102      	bne.n	8010f08 <etharp_input+0x74>
    for_us = 0;
 8010f02:	2300      	movs	r3, #0
 8010f04:	75fb      	strb	r3, [r7, #23]
 8010f06:	e009      	b.n	8010f1c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010f08:	68ba      	ldr	r2, [r7, #8]
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	3304      	adds	r3, #4
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	429a      	cmp	r2, r3
 8010f12:	bf0c      	ite	eq
 8010f14:	2301      	moveq	r3, #1
 8010f16:	2300      	movne	r3, #0
 8010f18:	b2db      	uxtb	r3, r3
 8010f1a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010f1c:	693b      	ldr	r3, [r7, #16]
 8010f1e:	f103 0208 	add.w	r2, r3, #8
 8010f22:	7dfb      	ldrb	r3, [r7, #23]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d001      	beq.n	8010f2c <etharp_input+0x98>
 8010f28:	2301      	movs	r3, #1
 8010f2a:	e000      	b.n	8010f2e <etharp_input+0x9a>
 8010f2c:	2302      	movs	r3, #2
 8010f2e:	f107 010c 	add.w	r1, r7, #12
 8010f32:	6838      	ldr	r0, [r7, #0]
 8010f34:	f7ff fed8 	bl	8010ce8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8010f38:	693b      	ldr	r3, [r7, #16]
 8010f3a:	88db      	ldrh	r3, [r3, #6]
 8010f3c:	b29b      	uxth	r3, r3
 8010f3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f42:	d003      	beq.n	8010f4c <etharp_input+0xb8>
 8010f44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f48:	d01e      	beq.n	8010f88 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8010f4a:	e020      	b.n	8010f8e <etharp_input+0xfa>
      if (for_us) {
 8010f4c:	7dfb      	ldrb	r3, [r7, #23]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d01c      	beq.n	8010f8c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010f52:	683b      	ldr	r3, [r7, #0]
 8010f54:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8010f58:	693b      	ldr	r3, [r7, #16]
 8010f5a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010f5e:	683b      	ldr	r3, [r7, #0]
 8010f60:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8010f68:	693a      	ldr	r2, [r7, #16]
 8010f6a:	3208      	adds	r2, #8
        etharp_raw(netif,
 8010f6c:	2102      	movs	r1, #2
 8010f6e:	9103      	str	r1, [sp, #12]
 8010f70:	f107 010c 	add.w	r1, r7, #12
 8010f74:	9102      	str	r1, [sp, #8]
 8010f76:	9201      	str	r2, [sp, #4]
 8010f78:	9300      	str	r3, [sp, #0]
 8010f7a:	462b      	mov	r3, r5
 8010f7c:	4622      	mov	r2, r4
 8010f7e:	4601      	mov	r1, r0
 8010f80:	6838      	ldr	r0, [r7, #0]
 8010f82:	f000 faeb 	bl	801155c <etharp_raw>
      break;
 8010f86:	e001      	b.n	8010f8c <etharp_input+0xf8>
      break;
 8010f88:	bf00      	nop
 8010f8a:	e000      	b.n	8010f8e <etharp_input+0xfa>
      break;
 8010f8c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8010f8e:	6878      	ldr	r0, [r7, #4]
 8010f90:	f7f9 f97c 	bl	800a28c <pbuf_free>
}
 8010f94:	3718      	adds	r7, #24
 8010f96:	46bd      	mov	sp, r7
 8010f98:	bdb0      	pop	{r4, r5, r7, pc}
 8010f9a:	bf00      	nop
 8010f9c:	080169f4 	.word	0x080169f4
 8010fa0:	08016b44 	.word	0x08016b44
 8010fa4:	08016a6c 	.word	0x08016a6c

08010fa8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b086      	sub	sp, #24
 8010fac:	af02      	add	r7, sp, #8
 8010fae:	60f8      	str	r0, [r7, #12]
 8010fb0:	60b9      	str	r1, [r7, #8]
 8010fb2:	4613      	mov	r3, r2
 8010fb4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010fb6:	79fa      	ldrb	r2, [r7, #7]
 8010fb8:	4944      	ldr	r1, [pc, #272]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8010fba:	4613      	mov	r3, r2
 8010fbc:	005b      	lsls	r3, r3, #1
 8010fbe:	4413      	add	r3, r2
 8010fc0:	00db      	lsls	r3, r3, #3
 8010fc2:	440b      	add	r3, r1
 8010fc4:	3314      	adds	r3, #20
 8010fc6:	781b      	ldrb	r3, [r3, #0]
 8010fc8:	2b01      	cmp	r3, #1
 8010fca:	d806      	bhi.n	8010fda <etharp_output_to_arp_index+0x32>
 8010fcc:	4b40      	ldr	r3, [pc, #256]	@ (80110d0 <etharp_output_to_arp_index+0x128>)
 8010fce:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8010fd2:	4940      	ldr	r1, [pc, #256]	@ (80110d4 <etharp_output_to_arp_index+0x12c>)
 8010fd4:	4840      	ldr	r0, [pc, #256]	@ (80110d8 <etharp_output_to_arp_index+0x130>)
 8010fd6:	f002 f949 	bl	801326c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8010fda:	79fa      	ldrb	r2, [r7, #7]
 8010fdc:	493b      	ldr	r1, [pc, #236]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8010fde:	4613      	mov	r3, r2
 8010fe0:	005b      	lsls	r3, r3, #1
 8010fe2:	4413      	add	r3, r2
 8010fe4:	00db      	lsls	r3, r3, #3
 8010fe6:	440b      	add	r3, r1
 8010fe8:	3314      	adds	r3, #20
 8010fea:	781b      	ldrb	r3, [r3, #0]
 8010fec:	2b02      	cmp	r3, #2
 8010fee:	d153      	bne.n	8011098 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8010ff0:	79fa      	ldrb	r2, [r7, #7]
 8010ff2:	4936      	ldr	r1, [pc, #216]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8010ff4:	4613      	mov	r3, r2
 8010ff6:	005b      	lsls	r3, r3, #1
 8010ff8:	4413      	add	r3, r2
 8010ffa:	00db      	lsls	r3, r3, #3
 8010ffc:	440b      	add	r3, r1
 8010ffe:	3312      	adds	r3, #18
 8011000:	881b      	ldrh	r3, [r3, #0]
 8011002:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8011006:	d919      	bls.n	801103c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011008:	79fa      	ldrb	r2, [r7, #7]
 801100a:	4613      	mov	r3, r2
 801100c:	005b      	lsls	r3, r3, #1
 801100e:	4413      	add	r3, r2
 8011010:	00db      	lsls	r3, r3, #3
 8011012:	4a2e      	ldr	r2, [pc, #184]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8011014:	4413      	add	r3, r2
 8011016:	3304      	adds	r3, #4
 8011018:	4619      	mov	r1, r3
 801101a:	68f8      	ldr	r0, [r7, #12]
 801101c:	f000 fb4c 	bl	80116b8 <etharp_request>
 8011020:	4603      	mov	r3, r0
 8011022:	2b00      	cmp	r3, #0
 8011024:	d138      	bne.n	8011098 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011026:	79fa      	ldrb	r2, [r7, #7]
 8011028:	4928      	ldr	r1, [pc, #160]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 801102a:	4613      	mov	r3, r2
 801102c:	005b      	lsls	r3, r3, #1
 801102e:	4413      	add	r3, r2
 8011030:	00db      	lsls	r3, r3, #3
 8011032:	440b      	add	r3, r1
 8011034:	3314      	adds	r3, #20
 8011036:	2203      	movs	r2, #3
 8011038:	701a      	strb	r2, [r3, #0]
 801103a:	e02d      	b.n	8011098 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801103c:	79fa      	ldrb	r2, [r7, #7]
 801103e:	4923      	ldr	r1, [pc, #140]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8011040:	4613      	mov	r3, r2
 8011042:	005b      	lsls	r3, r3, #1
 8011044:	4413      	add	r3, r2
 8011046:	00db      	lsls	r3, r3, #3
 8011048:	440b      	add	r3, r1
 801104a:	3312      	adds	r3, #18
 801104c:	881b      	ldrh	r3, [r3, #0]
 801104e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8011052:	d321      	bcc.n	8011098 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8011054:	79fa      	ldrb	r2, [r7, #7]
 8011056:	4613      	mov	r3, r2
 8011058:	005b      	lsls	r3, r3, #1
 801105a:	4413      	add	r3, r2
 801105c:	00db      	lsls	r3, r3, #3
 801105e:	4a1b      	ldr	r2, [pc, #108]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8011060:	4413      	add	r3, r2
 8011062:	1d19      	adds	r1, r3, #4
 8011064:	79fa      	ldrb	r2, [r7, #7]
 8011066:	4613      	mov	r3, r2
 8011068:	005b      	lsls	r3, r3, #1
 801106a:	4413      	add	r3, r2
 801106c:	00db      	lsls	r3, r3, #3
 801106e:	3308      	adds	r3, #8
 8011070:	4a16      	ldr	r2, [pc, #88]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8011072:	4413      	add	r3, r2
 8011074:	3304      	adds	r3, #4
 8011076:	461a      	mov	r2, r3
 8011078:	68f8      	ldr	r0, [r7, #12]
 801107a:	f000 fafb 	bl	8011674 <etharp_request_dst>
 801107e:	4603      	mov	r3, r0
 8011080:	2b00      	cmp	r3, #0
 8011082:	d109      	bne.n	8011098 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011084:	79fa      	ldrb	r2, [r7, #7]
 8011086:	4911      	ldr	r1, [pc, #68]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 8011088:	4613      	mov	r3, r2
 801108a:	005b      	lsls	r3, r3, #1
 801108c:	4413      	add	r3, r2
 801108e:	00db      	lsls	r3, r3, #3
 8011090:	440b      	add	r3, r1
 8011092:	3314      	adds	r3, #20
 8011094:	2203      	movs	r2, #3
 8011096:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801109e:	79fa      	ldrb	r2, [r7, #7]
 80110a0:	4613      	mov	r3, r2
 80110a2:	005b      	lsls	r3, r3, #1
 80110a4:	4413      	add	r3, r2
 80110a6:	00db      	lsls	r3, r3, #3
 80110a8:	3308      	adds	r3, #8
 80110aa:	4a08      	ldr	r2, [pc, #32]	@ (80110cc <etharp_output_to_arp_index+0x124>)
 80110ac:	4413      	add	r3, r2
 80110ae:	3304      	adds	r3, #4
 80110b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80110b4:	9200      	str	r2, [sp, #0]
 80110b6:	460a      	mov	r2, r1
 80110b8:	68b9      	ldr	r1, [r7, #8]
 80110ba:	68f8      	ldr	r0, [r7, #12]
 80110bc:	f001 fe40 	bl	8012d40 <ethernet_output>
 80110c0:	4603      	mov	r3, r0
}
 80110c2:	4618      	mov	r0, r3
 80110c4:	3710      	adds	r7, #16
 80110c6:	46bd      	mov	sp, r7
 80110c8:	bd80      	pop	{r7, pc}
 80110ca:	bf00      	nop
 80110cc:	20008a34 	.word	0x20008a34
 80110d0:	080169f4 	.word	0x080169f4
 80110d4:	08016b64 	.word	0x08016b64
 80110d8:	08016a6c 	.word	0x08016a6c

080110dc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80110dc:	b580      	push	{r7, lr}
 80110de:	b08a      	sub	sp, #40	@ 0x28
 80110e0:	af02      	add	r7, sp, #8
 80110e2:	60f8      	str	r0, [r7, #12]
 80110e4:	60b9      	str	r1, [r7, #8]
 80110e6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d106      	bne.n	8011100 <etharp_output+0x24>
 80110f2:	4b73      	ldr	r3, [pc, #460]	@ (80112c0 <etharp_output+0x1e4>)
 80110f4:	f240 321e 	movw	r2, #798	@ 0x31e
 80110f8:	4972      	ldr	r1, [pc, #456]	@ (80112c4 <etharp_output+0x1e8>)
 80110fa:	4873      	ldr	r0, [pc, #460]	@ (80112c8 <etharp_output+0x1ec>)
 80110fc:	f002 f8b6 	bl	801326c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8011100:	68bb      	ldr	r3, [r7, #8]
 8011102:	2b00      	cmp	r3, #0
 8011104:	d106      	bne.n	8011114 <etharp_output+0x38>
 8011106:	4b6e      	ldr	r3, [pc, #440]	@ (80112c0 <etharp_output+0x1e4>)
 8011108:	f240 321f 	movw	r2, #799	@ 0x31f
 801110c:	496f      	ldr	r1, [pc, #444]	@ (80112cc <etharp_output+0x1f0>)
 801110e:	486e      	ldr	r0, [pc, #440]	@ (80112c8 <etharp_output+0x1ec>)
 8011110:	f002 f8ac 	bl	801326c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	2b00      	cmp	r3, #0
 8011118:	d106      	bne.n	8011128 <etharp_output+0x4c>
 801111a:	4b69      	ldr	r3, [pc, #420]	@ (80112c0 <etharp_output+0x1e4>)
 801111c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8011120:	496b      	ldr	r1, [pc, #428]	@ (80112d0 <etharp_output+0x1f4>)
 8011122:	4869      	ldr	r0, [pc, #420]	@ (80112c8 <etharp_output+0x1ec>)
 8011124:	f002 f8a2 	bl	801326c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	68f9      	ldr	r1, [r7, #12]
 801112e:	4618      	mov	r0, r3
 8011130:	f000 fef8 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 8011134:	4603      	mov	r3, r0
 8011136:	2b00      	cmp	r3, #0
 8011138:	d002      	beq.n	8011140 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801113a:	4b66      	ldr	r3, [pc, #408]	@ (80112d4 <etharp_output+0x1f8>)
 801113c:	61fb      	str	r3, [r7, #28]
 801113e:	e0af      	b.n	80112a0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011148:	2be0      	cmp	r3, #224	@ 0xe0
 801114a:	d118      	bne.n	801117e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801114c:	2301      	movs	r3, #1
 801114e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8011150:	2300      	movs	r3, #0
 8011152:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8011154:	235e      	movs	r3, #94	@ 0x5e
 8011156:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	3301      	adds	r3, #1
 801115c:	781b      	ldrb	r3, [r3, #0]
 801115e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011162:	b2db      	uxtb	r3, r3
 8011164:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	3302      	adds	r3, #2
 801116a:	781b      	ldrb	r3, [r3, #0]
 801116c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	3303      	adds	r3, #3
 8011172:	781b      	ldrb	r3, [r3, #0]
 8011174:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8011176:	f107 0310 	add.w	r3, r7, #16
 801117a:	61fb      	str	r3, [r7, #28]
 801117c:	e090      	b.n	80112a0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	681a      	ldr	r2, [r3, #0]
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	3304      	adds	r3, #4
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	405a      	eors	r2, r3
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	3308      	adds	r3, #8
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	4013      	ands	r3, r2
 8011192:	2b00      	cmp	r3, #0
 8011194:	d012      	beq.n	80111bc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801119c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 80111a0:	4293      	cmp	r3, r2
 80111a2:	d00b      	beq.n	80111bc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	330c      	adds	r3, #12
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d003      	beq.n	80111b6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	330c      	adds	r3, #12
 80111b2:	61bb      	str	r3, [r7, #24]
 80111b4:	e002      	b.n	80111bc <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80111b6:	f06f 0303 	mvn.w	r3, #3
 80111ba:	e07d      	b.n	80112b8 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80111bc:	4b46      	ldr	r3, [pc, #280]	@ (80112d8 <etharp_output+0x1fc>)
 80111be:	781b      	ldrb	r3, [r3, #0]
 80111c0:	4619      	mov	r1, r3
 80111c2:	4a46      	ldr	r2, [pc, #280]	@ (80112dc <etharp_output+0x200>)
 80111c4:	460b      	mov	r3, r1
 80111c6:	005b      	lsls	r3, r3, #1
 80111c8:	440b      	add	r3, r1
 80111ca:	00db      	lsls	r3, r3, #3
 80111cc:	4413      	add	r3, r2
 80111ce:	3314      	adds	r3, #20
 80111d0:	781b      	ldrb	r3, [r3, #0]
 80111d2:	2b01      	cmp	r3, #1
 80111d4:	d925      	bls.n	8011222 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 80111d6:	4b40      	ldr	r3, [pc, #256]	@ (80112d8 <etharp_output+0x1fc>)
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	4619      	mov	r1, r3
 80111dc:	4a3f      	ldr	r2, [pc, #252]	@ (80112dc <etharp_output+0x200>)
 80111de:	460b      	mov	r3, r1
 80111e0:	005b      	lsls	r3, r3, #1
 80111e2:	440b      	add	r3, r1
 80111e4:	00db      	lsls	r3, r3, #3
 80111e6:	4413      	add	r3, r2
 80111e8:	3308      	adds	r3, #8
 80111ea:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80111ec:	68fa      	ldr	r2, [r7, #12]
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d117      	bne.n	8011222 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80111f2:	69bb      	ldr	r3, [r7, #24]
 80111f4:	681a      	ldr	r2, [r3, #0]
 80111f6:	4b38      	ldr	r3, [pc, #224]	@ (80112d8 <etharp_output+0x1fc>)
 80111f8:	781b      	ldrb	r3, [r3, #0]
 80111fa:	4618      	mov	r0, r3
 80111fc:	4937      	ldr	r1, [pc, #220]	@ (80112dc <etharp_output+0x200>)
 80111fe:	4603      	mov	r3, r0
 8011200:	005b      	lsls	r3, r3, #1
 8011202:	4403      	add	r3, r0
 8011204:	00db      	lsls	r3, r3, #3
 8011206:	440b      	add	r3, r1
 8011208:	3304      	adds	r3, #4
 801120a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801120c:	429a      	cmp	r2, r3
 801120e:	d108      	bne.n	8011222 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8011210:	4b31      	ldr	r3, [pc, #196]	@ (80112d8 <etharp_output+0x1fc>)
 8011212:	781b      	ldrb	r3, [r3, #0]
 8011214:	461a      	mov	r2, r3
 8011216:	68b9      	ldr	r1, [r7, #8]
 8011218:	68f8      	ldr	r0, [r7, #12]
 801121a:	f7ff fec5 	bl	8010fa8 <etharp_output_to_arp_index>
 801121e:	4603      	mov	r3, r0
 8011220:	e04a      	b.n	80112b8 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011222:	2300      	movs	r3, #0
 8011224:	75fb      	strb	r3, [r7, #23]
 8011226:	e031      	b.n	801128c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011228:	7dfa      	ldrb	r2, [r7, #23]
 801122a:	492c      	ldr	r1, [pc, #176]	@ (80112dc <etharp_output+0x200>)
 801122c:	4613      	mov	r3, r2
 801122e:	005b      	lsls	r3, r3, #1
 8011230:	4413      	add	r3, r2
 8011232:	00db      	lsls	r3, r3, #3
 8011234:	440b      	add	r3, r1
 8011236:	3314      	adds	r3, #20
 8011238:	781b      	ldrb	r3, [r3, #0]
 801123a:	2b01      	cmp	r3, #1
 801123c:	d923      	bls.n	8011286 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801123e:	7dfa      	ldrb	r2, [r7, #23]
 8011240:	4926      	ldr	r1, [pc, #152]	@ (80112dc <etharp_output+0x200>)
 8011242:	4613      	mov	r3, r2
 8011244:	005b      	lsls	r3, r3, #1
 8011246:	4413      	add	r3, r2
 8011248:	00db      	lsls	r3, r3, #3
 801124a:	440b      	add	r3, r1
 801124c:	3308      	adds	r3, #8
 801124e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011250:	68fa      	ldr	r2, [r7, #12]
 8011252:	429a      	cmp	r2, r3
 8011254:	d117      	bne.n	8011286 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8011256:	69bb      	ldr	r3, [r7, #24]
 8011258:	6819      	ldr	r1, [r3, #0]
 801125a:	7dfa      	ldrb	r2, [r7, #23]
 801125c:	481f      	ldr	r0, [pc, #124]	@ (80112dc <etharp_output+0x200>)
 801125e:	4613      	mov	r3, r2
 8011260:	005b      	lsls	r3, r3, #1
 8011262:	4413      	add	r3, r2
 8011264:	00db      	lsls	r3, r3, #3
 8011266:	4403      	add	r3, r0
 8011268:	3304      	adds	r3, #4
 801126a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801126c:	4299      	cmp	r1, r3
 801126e:	d10a      	bne.n	8011286 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8011270:	4a19      	ldr	r2, [pc, #100]	@ (80112d8 <etharp_output+0x1fc>)
 8011272:	7dfb      	ldrb	r3, [r7, #23]
 8011274:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8011276:	7dfb      	ldrb	r3, [r7, #23]
 8011278:	461a      	mov	r2, r3
 801127a:	68b9      	ldr	r1, [r7, #8]
 801127c:	68f8      	ldr	r0, [r7, #12]
 801127e:	f7ff fe93 	bl	8010fa8 <etharp_output_to_arp_index>
 8011282:	4603      	mov	r3, r0
 8011284:	e018      	b.n	80112b8 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011286:	7dfb      	ldrb	r3, [r7, #23]
 8011288:	3301      	adds	r3, #1
 801128a:	75fb      	strb	r3, [r7, #23]
 801128c:	7dfb      	ldrb	r3, [r7, #23]
 801128e:	2b09      	cmp	r3, #9
 8011290:	d9ca      	bls.n	8011228 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8011292:	68ba      	ldr	r2, [r7, #8]
 8011294:	69b9      	ldr	r1, [r7, #24]
 8011296:	68f8      	ldr	r0, [r7, #12]
 8011298:	f000 f822 	bl	80112e0 <etharp_query>
 801129c:	4603      	mov	r3, r0
 801129e:	e00b      	b.n	80112b8 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80112a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80112aa:	9300      	str	r3, [sp, #0]
 80112ac:	69fb      	ldr	r3, [r7, #28]
 80112ae:	68b9      	ldr	r1, [r7, #8]
 80112b0:	68f8      	ldr	r0, [r7, #12]
 80112b2:	f001 fd45 	bl	8012d40 <ethernet_output>
 80112b6:	4603      	mov	r3, r0
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3720      	adds	r7, #32
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}
 80112c0:	080169f4 	.word	0x080169f4
 80112c4:	08016b44 	.word	0x08016b44
 80112c8:	08016a6c 	.word	0x08016a6c
 80112cc:	08016b94 	.word	0x08016b94
 80112d0:	08016b34 	.word	0x08016b34
 80112d4:	080171b0 	.word	0x080171b0
 80112d8:	20008b24 	.word	0x20008b24
 80112dc:	20008a34 	.word	0x20008a34

080112e0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b08c      	sub	sp, #48	@ 0x30
 80112e4:	af02      	add	r7, sp, #8
 80112e6:	60f8      	str	r0, [r7, #12]
 80112e8:	60b9      	str	r1, [r7, #8]
 80112ea:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	3326      	adds	r3, #38	@ 0x26
 80112f0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80112f2:	23ff      	movs	r3, #255	@ 0xff
 80112f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 80112f8:	2300      	movs	r3, #0
 80112fa:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80112fc:	68bb      	ldr	r3, [r7, #8]
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	68f9      	ldr	r1, [r7, #12]
 8011302:	4618      	mov	r0, r3
 8011304:	f000 fe0e 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 8011308:	4603      	mov	r3, r0
 801130a:	2b00      	cmp	r3, #0
 801130c:	d10c      	bne.n	8011328 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801130e:	68bb      	ldr	r3, [r7, #8]
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011316:	2be0      	cmp	r3, #224	@ 0xe0
 8011318:	d006      	beq.n	8011328 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801131a:	68bb      	ldr	r3, [r7, #8]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d003      	beq.n	8011328 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8011320:	68bb      	ldr	r3, [r7, #8]
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	2b00      	cmp	r3, #0
 8011326:	d102      	bne.n	801132e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8011328:	f06f 030f 	mvn.w	r3, #15
 801132c:	e101      	b.n	8011532 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801132e:	68fa      	ldr	r2, [r7, #12]
 8011330:	2101      	movs	r1, #1
 8011332:	68b8      	ldr	r0, [r7, #8]
 8011334:	f7ff fb60 	bl	80109f8 <etharp_find_entry>
 8011338:	4603      	mov	r3, r0
 801133a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801133c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011340:	2b00      	cmp	r3, #0
 8011342:	da02      	bge.n	801134a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8011344:	8a7b      	ldrh	r3, [r7, #18]
 8011346:	b25b      	sxtb	r3, r3
 8011348:	e0f3      	b.n	8011532 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801134a:	8a7b      	ldrh	r3, [r7, #18]
 801134c:	2b7e      	cmp	r3, #126	@ 0x7e
 801134e:	d906      	bls.n	801135e <etharp_query+0x7e>
 8011350:	4b7a      	ldr	r3, [pc, #488]	@ (801153c <etharp_query+0x25c>)
 8011352:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8011356:	497a      	ldr	r1, [pc, #488]	@ (8011540 <etharp_query+0x260>)
 8011358:	487a      	ldr	r0, [pc, #488]	@ (8011544 <etharp_query+0x264>)
 801135a:	f001 ff87 	bl	801326c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801135e:	8a7b      	ldrh	r3, [r7, #18]
 8011360:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8011362:	7c7a      	ldrb	r2, [r7, #17]
 8011364:	4978      	ldr	r1, [pc, #480]	@ (8011548 <etharp_query+0x268>)
 8011366:	4613      	mov	r3, r2
 8011368:	005b      	lsls	r3, r3, #1
 801136a:	4413      	add	r3, r2
 801136c:	00db      	lsls	r3, r3, #3
 801136e:	440b      	add	r3, r1
 8011370:	3314      	adds	r3, #20
 8011372:	781b      	ldrb	r3, [r3, #0]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d115      	bne.n	80113a4 <etharp_query+0xc4>
    is_new_entry = 1;
 8011378:	2301      	movs	r3, #1
 801137a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801137c:	7c7a      	ldrb	r2, [r7, #17]
 801137e:	4972      	ldr	r1, [pc, #456]	@ (8011548 <etharp_query+0x268>)
 8011380:	4613      	mov	r3, r2
 8011382:	005b      	lsls	r3, r3, #1
 8011384:	4413      	add	r3, r2
 8011386:	00db      	lsls	r3, r3, #3
 8011388:	440b      	add	r3, r1
 801138a:	3314      	adds	r3, #20
 801138c:	2201      	movs	r2, #1
 801138e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8011390:	7c7a      	ldrb	r2, [r7, #17]
 8011392:	496d      	ldr	r1, [pc, #436]	@ (8011548 <etharp_query+0x268>)
 8011394:	4613      	mov	r3, r2
 8011396:	005b      	lsls	r3, r3, #1
 8011398:	4413      	add	r3, r2
 801139a:	00db      	lsls	r3, r3, #3
 801139c:	440b      	add	r3, r1
 801139e:	3308      	adds	r3, #8
 80113a0:	68fa      	ldr	r2, [r7, #12]
 80113a2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80113a4:	7c7a      	ldrb	r2, [r7, #17]
 80113a6:	4968      	ldr	r1, [pc, #416]	@ (8011548 <etharp_query+0x268>)
 80113a8:	4613      	mov	r3, r2
 80113aa:	005b      	lsls	r3, r3, #1
 80113ac:	4413      	add	r3, r2
 80113ae:	00db      	lsls	r3, r3, #3
 80113b0:	440b      	add	r3, r1
 80113b2:	3314      	adds	r3, #20
 80113b4:	781b      	ldrb	r3, [r3, #0]
 80113b6:	2b01      	cmp	r3, #1
 80113b8:	d011      	beq.n	80113de <etharp_query+0xfe>
 80113ba:	7c7a      	ldrb	r2, [r7, #17]
 80113bc:	4962      	ldr	r1, [pc, #392]	@ (8011548 <etharp_query+0x268>)
 80113be:	4613      	mov	r3, r2
 80113c0:	005b      	lsls	r3, r3, #1
 80113c2:	4413      	add	r3, r2
 80113c4:	00db      	lsls	r3, r3, #3
 80113c6:	440b      	add	r3, r1
 80113c8:	3314      	adds	r3, #20
 80113ca:	781b      	ldrb	r3, [r3, #0]
 80113cc:	2b01      	cmp	r3, #1
 80113ce:	d806      	bhi.n	80113de <etharp_query+0xfe>
 80113d0:	4b5a      	ldr	r3, [pc, #360]	@ (801153c <etharp_query+0x25c>)
 80113d2:	f240 32cd 	movw	r2, #973	@ 0x3cd
 80113d6:	495d      	ldr	r1, [pc, #372]	@ (801154c <etharp_query+0x26c>)
 80113d8:	485a      	ldr	r0, [pc, #360]	@ (8011544 <etharp_query+0x264>)
 80113da:	f001 ff47 	bl	801326c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80113de:	6a3b      	ldr	r3, [r7, #32]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d102      	bne.n	80113ea <etharp_query+0x10a>
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d10c      	bne.n	8011404 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80113ea:	68b9      	ldr	r1, [r7, #8]
 80113ec:	68f8      	ldr	r0, [r7, #12]
 80113ee:	f000 f963 	bl	80116b8 <etharp_request>
 80113f2:	4603      	mov	r3, r0
 80113f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d102      	bne.n	8011404 <etharp_query+0x124>
      return result;
 80113fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011402:	e096      	b.n	8011532 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	2b00      	cmp	r3, #0
 8011408:	d106      	bne.n	8011418 <etharp_query+0x138>
 801140a:	4b4c      	ldr	r3, [pc, #304]	@ (801153c <etharp_query+0x25c>)
 801140c:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8011410:	494f      	ldr	r1, [pc, #316]	@ (8011550 <etharp_query+0x270>)
 8011412:	484c      	ldr	r0, [pc, #304]	@ (8011544 <etharp_query+0x264>)
 8011414:	f001 ff2a 	bl	801326c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011418:	7c7a      	ldrb	r2, [r7, #17]
 801141a:	494b      	ldr	r1, [pc, #300]	@ (8011548 <etharp_query+0x268>)
 801141c:	4613      	mov	r3, r2
 801141e:	005b      	lsls	r3, r3, #1
 8011420:	4413      	add	r3, r2
 8011422:	00db      	lsls	r3, r3, #3
 8011424:	440b      	add	r3, r1
 8011426:	3314      	adds	r3, #20
 8011428:	781b      	ldrb	r3, [r3, #0]
 801142a:	2b01      	cmp	r3, #1
 801142c:	d917      	bls.n	801145e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801142e:	4a49      	ldr	r2, [pc, #292]	@ (8011554 <etharp_query+0x274>)
 8011430:	7c7b      	ldrb	r3, [r7, #17]
 8011432:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011434:	7c7a      	ldrb	r2, [r7, #17]
 8011436:	4613      	mov	r3, r2
 8011438:	005b      	lsls	r3, r3, #1
 801143a:	4413      	add	r3, r2
 801143c:	00db      	lsls	r3, r3, #3
 801143e:	3308      	adds	r3, #8
 8011440:	4a41      	ldr	r2, [pc, #260]	@ (8011548 <etharp_query+0x268>)
 8011442:	4413      	add	r3, r2
 8011444:	3304      	adds	r3, #4
 8011446:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801144a:	9200      	str	r2, [sp, #0]
 801144c:	697a      	ldr	r2, [r7, #20]
 801144e:	6879      	ldr	r1, [r7, #4]
 8011450:	68f8      	ldr	r0, [r7, #12]
 8011452:	f001 fc75 	bl	8012d40 <ethernet_output>
 8011456:	4603      	mov	r3, r0
 8011458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801145c:	e067      	b.n	801152e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801145e:	7c7a      	ldrb	r2, [r7, #17]
 8011460:	4939      	ldr	r1, [pc, #228]	@ (8011548 <etharp_query+0x268>)
 8011462:	4613      	mov	r3, r2
 8011464:	005b      	lsls	r3, r3, #1
 8011466:	4413      	add	r3, r2
 8011468:	00db      	lsls	r3, r3, #3
 801146a:	440b      	add	r3, r1
 801146c:	3314      	adds	r3, #20
 801146e:	781b      	ldrb	r3, [r3, #0]
 8011470:	2b01      	cmp	r3, #1
 8011472:	d15c      	bne.n	801152e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8011474:	2300      	movs	r3, #0
 8011476:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801147c:	e01c      	b.n	80114b8 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801147e:	69fb      	ldr	r3, [r7, #28]
 8011480:	895a      	ldrh	r2, [r3, #10]
 8011482:	69fb      	ldr	r3, [r7, #28]
 8011484:	891b      	ldrh	r3, [r3, #8]
 8011486:	429a      	cmp	r2, r3
 8011488:	d10a      	bne.n	80114a0 <etharp_query+0x1c0>
 801148a:	69fb      	ldr	r3, [r7, #28]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d006      	beq.n	80114a0 <etharp_query+0x1c0>
 8011492:	4b2a      	ldr	r3, [pc, #168]	@ (801153c <etharp_query+0x25c>)
 8011494:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8011498:	492f      	ldr	r1, [pc, #188]	@ (8011558 <etharp_query+0x278>)
 801149a:	482a      	ldr	r0, [pc, #168]	@ (8011544 <etharp_query+0x264>)
 801149c:	f001 fee6 	bl	801326c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80114a0:	69fb      	ldr	r3, [r7, #28]
 80114a2:	7b1b      	ldrb	r3, [r3, #12]
 80114a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d002      	beq.n	80114b2 <etharp_query+0x1d2>
        copy_needed = 1;
 80114ac:	2301      	movs	r3, #1
 80114ae:	61bb      	str	r3, [r7, #24]
        break;
 80114b0:	e005      	b.n	80114be <etharp_query+0x1de>
      }
      p = p->next;
 80114b2:	69fb      	ldr	r3, [r7, #28]
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80114b8:	69fb      	ldr	r3, [r7, #28]
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d1df      	bne.n	801147e <etharp_query+0x19e>
    }
    if (copy_needed) {
 80114be:	69bb      	ldr	r3, [r7, #24]
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d007      	beq.n	80114d4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80114c4:	687a      	ldr	r2, [r7, #4]
 80114c6:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80114ca:	200e      	movs	r0, #14
 80114cc:	f7f9 f9dc 	bl	800a888 <pbuf_clone>
 80114d0:	61f8      	str	r0, [r7, #28]
 80114d2:	e004      	b.n	80114de <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80114d8:	69f8      	ldr	r0, [r7, #28]
 80114da:	f7f8 ff77 	bl	800a3cc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80114de:	69fb      	ldr	r3, [r7, #28]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d021      	beq.n	8011528 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80114e4:	7c7a      	ldrb	r2, [r7, #17]
 80114e6:	4918      	ldr	r1, [pc, #96]	@ (8011548 <etharp_query+0x268>)
 80114e8:	4613      	mov	r3, r2
 80114ea:	005b      	lsls	r3, r3, #1
 80114ec:	4413      	add	r3, r2
 80114ee:	00db      	lsls	r3, r3, #3
 80114f0:	440b      	add	r3, r1
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d00a      	beq.n	801150e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80114f8:	7c7a      	ldrb	r2, [r7, #17]
 80114fa:	4913      	ldr	r1, [pc, #76]	@ (8011548 <etharp_query+0x268>)
 80114fc:	4613      	mov	r3, r2
 80114fe:	005b      	lsls	r3, r3, #1
 8011500:	4413      	add	r3, r2
 8011502:	00db      	lsls	r3, r3, #3
 8011504:	440b      	add	r3, r1
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	4618      	mov	r0, r3
 801150a:	f7f8 febf 	bl	800a28c <pbuf_free>
      }
      arp_table[i].q = p;
 801150e:	7c7a      	ldrb	r2, [r7, #17]
 8011510:	490d      	ldr	r1, [pc, #52]	@ (8011548 <etharp_query+0x268>)
 8011512:	4613      	mov	r3, r2
 8011514:	005b      	lsls	r3, r3, #1
 8011516:	4413      	add	r3, r2
 8011518:	00db      	lsls	r3, r3, #3
 801151a:	440b      	add	r3, r1
 801151c:	69fa      	ldr	r2, [r7, #28]
 801151e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8011520:	2300      	movs	r3, #0
 8011522:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011526:	e002      	b.n	801152e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8011528:	23ff      	movs	r3, #255	@ 0xff
 801152a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801152e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8011532:	4618      	mov	r0, r3
 8011534:	3728      	adds	r7, #40	@ 0x28
 8011536:	46bd      	mov	sp, r7
 8011538:	bd80      	pop	{r7, pc}
 801153a:	bf00      	nop
 801153c:	080169f4 	.word	0x080169f4
 8011540:	08016ba0 	.word	0x08016ba0
 8011544:	08016a6c 	.word	0x08016a6c
 8011548:	20008a34 	.word	0x20008a34
 801154c:	08016bb0 	.word	0x08016bb0
 8011550:	08016b94 	.word	0x08016b94
 8011554:	20008b24 	.word	0x20008b24
 8011558:	08016bd8 	.word	0x08016bd8

0801155c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801155c:	b580      	push	{r7, lr}
 801155e:	b08a      	sub	sp, #40	@ 0x28
 8011560:	af02      	add	r7, sp, #8
 8011562:	60f8      	str	r0, [r7, #12]
 8011564:	60b9      	str	r1, [r7, #8]
 8011566:	607a      	str	r2, [r7, #4]
 8011568:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801156a:	2300      	movs	r3, #0
 801156c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d106      	bne.n	8011582 <etharp_raw+0x26>
 8011574:	4b3a      	ldr	r3, [pc, #232]	@ (8011660 <etharp_raw+0x104>)
 8011576:	f240 4257 	movw	r2, #1111	@ 0x457
 801157a:	493a      	ldr	r1, [pc, #232]	@ (8011664 <etharp_raw+0x108>)
 801157c:	483a      	ldr	r0, [pc, #232]	@ (8011668 <etharp_raw+0x10c>)
 801157e:	f001 fe75 	bl	801326c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8011582:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011586:	211c      	movs	r1, #28
 8011588:	200e      	movs	r0, #14
 801158a:	f7f8 fb9b 	bl	8009cc4 <pbuf_alloc>
 801158e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8011590:	69bb      	ldr	r3, [r7, #24]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d102      	bne.n	801159c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8011596:	f04f 33ff 	mov.w	r3, #4294967295
 801159a:	e05d      	b.n	8011658 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801159c:	69bb      	ldr	r3, [r7, #24]
 801159e:	895b      	ldrh	r3, [r3, #10]
 80115a0:	2b1b      	cmp	r3, #27
 80115a2:	d806      	bhi.n	80115b2 <etharp_raw+0x56>
 80115a4:	4b2e      	ldr	r3, [pc, #184]	@ (8011660 <etharp_raw+0x104>)
 80115a6:	f240 4262 	movw	r2, #1122	@ 0x462
 80115aa:	4930      	ldr	r1, [pc, #192]	@ (801166c <etharp_raw+0x110>)
 80115ac:	482e      	ldr	r0, [pc, #184]	@ (8011668 <etharp_raw+0x10c>)
 80115ae:	f001 fe5d 	bl	801326c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80115b2:	69bb      	ldr	r3, [r7, #24]
 80115b4:	685b      	ldr	r3, [r3, #4]
 80115b6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80115b8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80115ba:	4618      	mov	r0, r3
 80115bc:	f7f7 fb08 	bl	8008bd0 <lwip_htons>
 80115c0:	4603      	mov	r3, r0
 80115c2:	461a      	mov	r2, r3
 80115c4:	697b      	ldr	r3, [r7, #20]
 80115c6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80115ce:	2b06      	cmp	r3, #6
 80115d0:	d006      	beq.n	80115e0 <etharp_raw+0x84>
 80115d2:	4b23      	ldr	r3, [pc, #140]	@ (8011660 <etharp_raw+0x104>)
 80115d4:	f240 4269 	movw	r2, #1129	@ 0x469
 80115d8:	4925      	ldr	r1, [pc, #148]	@ (8011670 <etharp_raw+0x114>)
 80115da:	4823      	ldr	r0, [pc, #140]	@ (8011668 <etharp_raw+0x10c>)
 80115dc:	f001 fe46 	bl	801326c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80115e0:	697b      	ldr	r3, [r7, #20]
 80115e2:	3308      	adds	r3, #8
 80115e4:	2206      	movs	r2, #6
 80115e6:	6839      	ldr	r1, [r7, #0]
 80115e8:	4618      	mov	r0, r3
 80115ea:	f001 ff7e 	bl	80134ea <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80115ee:	697b      	ldr	r3, [r7, #20]
 80115f0:	3312      	adds	r3, #18
 80115f2:	2206      	movs	r2, #6
 80115f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80115f6:	4618      	mov	r0, r3
 80115f8:	f001 ff77 	bl	80134ea <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80115fc:	697b      	ldr	r3, [r7, #20]
 80115fe:	330e      	adds	r3, #14
 8011600:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011602:	6812      	ldr	r2, [r2, #0]
 8011604:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8011606:	697b      	ldr	r3, [r7, #20]
 8011608:	3318      	adds	r3, #24
 801160a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801160c:	6812      	ldr	r2, [r2, #0]
 801160e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8011610:	697b      	ldr	r3, [r7, #20]
 8011612:	2200      	movs	r2, #0
 8011614:	701a      	strb	r2, [r3, #0]
 8011616:	2200      	movs	r2, #0
 8011618:	f042 0201 	orr.w	r2, r2, #1
 801161c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801161e:	697b      	ldr	r3, [r7, #20]
 8011620:	2200      	movs	r2, #0
 8011622:	f042 0208 	orr.w	r2, r2, #8
 8011626:	709a      	strb	r2, [r3, #2]
 8011628:	2200      	movs	r2, #0
 801162a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801162c:	697b      	ldr	r3, [r7, #20]
 801162e:	2206      	movs	r2, #6
 8011630:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8011632:	697b      	ldr	r3, [r7, #20]
 8011634:	2204      	movs	r2, #4
 8011636:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8011638:	f640 0306 	movw	r3, #2054	@ 0x806
 801163c:	9300      	str	r3, [sp, #0]
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	68ba      	ldr	r2, [r7, #8]
 8011642:	69b9      	ldr	r1, [r7, #24]
 8011644:	68f8      	ldr	r0, [r7, #12]
 8011646:	f001 fb7b 	bl	8012d40 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801164a:	69b8      	ldr	r0, [r7, #24]
 801164c:	f7f8 fe1e 	bl	800a28c <pbuf_free>
  p = NULL;
 8011650:	2300      	movs	r3, #0
 8011652:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8011654:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8011658:	4618      	mov	r0, r3
 801165a:	3720      	adds	r7, #32
 801165c:	46bd      	mov	sp, r7
 801165e:	bd80      	pop	{r7, pc}
 8011660:	080169f4 	.word	0x080169f4
 8011664:	08016b44 	.word	0x08016b44
 8011668:	08016a6c 	.word	0x08016a6c
 801166c:	08016bf4 	.word	0x08016bf4
 8011670:	08016c28 	.word	0x08016c28

08011674 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b088      	sub	sp, #32
 8011678:	af04      	add	r7, sp, #16
 801167a:	60f8      	str	r0, [r7, #12]
 801167c:	60b9      	str	r1, [r7, #8]
 801167e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011690:	2201      	movs	r2, #1
 8011692:	9203      	str	r2, [sp, #12]
 8011694:	68ba      	ldr	r2, [r7, #8]
 8011696:	9202      	str	r2, [sp, #8]
 8011698:	4a06      	ldr	r2, [pc, #24]	@ (80116b4 <etharp_request_dst+0x40>)
 801169a:	9201      	str	r2, [sp, #4]
 801169c:	9300      	str	r3, [sp, #0]
 801169e:	4603      	mov	r3, r0
 80116a0:	687a      	ldr	r2, [r7, #4]
 80116a2:	68f8      	ldr	r0, [r7, #12]
 80116a4:	f7ff ff5a 	bl	801155c <etharp_raw>
 80116a8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80116aa:	4618      	mov	r0, r3
 80116ac:	3710      	adds	r7, #16
 80116ae:	46bd      	mov	sp, r7
 80116b0:	bd80      	pop	{r7, pc}
 80116b2:	bf00      	nop
 80116b4:	080171b8 	.word	0x080171b8

080116b8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b082      	sub	sp, #8
 80116bc:	af00      	add	r7, sp, #0
 80116be:	6078      	str	r0, [r7, #4]
 80116c0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80116c2:	4a05      	ldr	r2, [pc, #20]	@ (80116d8 <etharp_request+0x20>)
 80116c4:	6839      	ldr	r1, [r7, #0]
 80116c6:	6878      	ldr	r0, [r7, #4]
 80116c8:	f7ff ffd4 	bl	8011674 <etharp_request_dst>
 80116cc:	4603      	mov	r3, r0
}
 80116ce:	4618      	mov	r0, r3
 80116d0:	3708      	adds	r7, #8
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}
 80116d6:	bf00      	nop
 80116d8:	080171b0 	.word	0x080171b0

080116dc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b08e      	sub	sp, #56	@ 0x38
 80116e0:	af04      	add	r7, sp, #16
 80116e2:	6078      	str	r0, [r7, #4]
 80116e4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80116e6:	4b79      	ldr	r3, [pc, #484]	@ (80118cc <icmp_input+0x1f0>)
 80116e8:	689b      	ldr	r3, [r3, #8]
 80116ea:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80116ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ee:	781b      	ldrb	r3, [r3, #0]
 80116f0:	f003 030f 	and.w	r3, r3, #15
 80116f4:	b2db      	uxtb	r3, r3
 80116f6:	009b      	lsls	r3, r3, #2
 80116f8:	b2db      	uxtb	r3, r3
 80116fa:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 80116fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80116fe:	2b13      	cmp	r3, #19
 8011700:	f240 80cd 	bls.w	801189e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	895b      	ldrh	r3, [r3, #10]
 8011708:	2b03      	cmp	r3, #3
 801170a:	f240 80ca 	bls.w	80118a2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	685b      	ldr	r3, [r3, #4]
 8011712:	781b      	ldrb	r3, [r3, #0]
 8011714:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8011718:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801171c:	2b00      	cmp	r3, #0
 801171e:	f000 80b7 	beq.w	8011890 <icmp_input+0x1b4>
 8011722:	2b08      	cmp	r3, #8
 8011724:	f040 80b7 	bne.w	8011896 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8011728:	4b69      	ldr	r3, [pc, #420]	@ (80118d0 <icmp_input+0x1f4>)
 801172a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801172c:	4b67      	ldr	r3, [pc, #412]	@ (80118cc <icmp_input+0x1f0>)
 801172e:	695b      	ldr	r3, [r3, #20]
 8011730:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011734:	2be0      	cmp	r3, #224	@ 0xe0
 8011736:	f000 80bb 	beq.w	80118b0 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801173a:	4b64      	ldr	r3, [pc, #400]	@ (80118cc <icmp_input+0x1f0>)
 801173c:	695b      	ldr	r3, [r3, #20]
 801173e:	4a63      	ldr	r2, [pc, #396]	@ (80118cc <icmp_input+0x1f0>)
 8011740:	6812      	ldr	r2, [r2, #0]
 8011742:	4611      	mov	r1, r2
 8011744:	4618      	mov	r0, r3
 8011746:	f000 fbed 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 801174a:	4603      	mov	r3, r0
 801174c:	2b00      	cmp	r3, #0
 801174e:	f040 80b1 	bne.w	80118b4 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	891b      	ldrh	r3, [r3, #8]
 8011756:	2b07      	cmp	r3, #7
 8011758:	f240 80a5 	bls.w	80118a6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801175c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801175e:	330e      	adds	r3, #14
 8011760:	4619      	mov	r1, r3
 8011762:	6878      	ldr	r0, [r7, #4]
 8011764:	f7f8 fcfc 	bl	800a160 <pbuf_add_header>
 8011768:	4603      	mov	r3, r0
 801176a:	2b00      	cmp	r3, #0
 801176c:	d04b      	beq.n	8011806 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	891a      	ldrh	r2, [r3, #8]
 8011772:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011774:	4413      	add	r3, r2
 8011776:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	891b      	ldrh	r3, [r3, #8]
 801177c:	8b7a      	ldrh	r2, [r7, #26]
 801177e:	429a      	cmp	r2, r3
 8011780:	f0c0 809a 	bcc.w	80118b8 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8011784:	8b7b      	ldrh	r3, [r7, #26]
 8011786:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801178a:	4619      	mov	r1, r3
 801178c:	200e      	movs	r0, #14
 801178e:	f7f8 fa99 	bl	8009cc4 <pbuf_alloc>
 8011792:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8011794:	697b      	ldr	r3, [r7, #20]
 8011796:	2b00      	cmp	r3, #0
 8011798:	f000 8090 	beq.w	80118bc <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801179c:	697b      	ldr	r3, [r7, #20]
 801179e:	895b      	ldrh	r3, [r3, #10]
 80117a0:	461a      	mov	r2, r3
 80117a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80117a4:	3308      	adds	r3, #8
 80117a6:	429a      	cmp	r2, r3
 80117a8:	d203      	bcs.n	80117b2 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80117aa:	6978      	ldr	r0, [r7, #20]
 80117ac:	f7f8 fd6e 	bl	800a28c <pbuf_free>
          goto icmperr;
 80117b0:	e085      	b.n	80118be <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80117b2:	697b      	ldr	r3, [r7, #20]
 80117b4:	685b      	ldr	r3, [r3, #4]
 80117b6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80117b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80117ba:	4618      	mov	r0, r3
 80117bc:	f001 fe95 	bl	80134ea <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80117c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80117c2:	4619      	mov	r1, r3
 80117c4:	6978      	ldr	r0, [r7, #20]
 80117c6:	f7f8 fcdb 	bl	800a180 <pbuf_remove_header>
 80117ca:	4603      	mov	r3, r0
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d009      	beq.n	80117e4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80117d0:	4b40      	ldr	r3, [pc, #256]	@ (80118d4 <icmp_input+0x1f8>)
 80117d2:	22b6      	movs	r2, #182	@ 0xb6
 80117d4:	4940      	ldr	r1, [pc, #256]	@ (80118d8 <icmp_input+0x1fc>)
 80117d6:	4841      	ldr	r0, [pc, #260]	@ (80118dc <icmp_input+0x200>)
 80117d8:	f001 fd48 	bl	801326c <iprintf>
          pbuf_free(r);
 80117dc:	6978      	ldr	r0, [r7, #20]
 80117de:	f7f8 fd55 	bl	800a28c <pbuf_free>
          goto icmperr;
 80117e2:	e06c      	b.n	80118be <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80117e4:	6879      	ldr	r1, [r7, #4]
 80117e6:	6978      	ldr	r0, [r7, #20]
 80117e8:	f7f8 fe78 	bl	800a4dc <pbuf_copy>
 80117ec:	4603      	mov	r3, r0
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d003      	beq.n	80117fa <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80117f2:	6978      	ldr	r0, [r7, #20]
 80117f4:	f7f8 fd4a 	bl	800a28c <pbuf_free>
          goto icmperr;
 80117f8:	e061      	b.n	80118be <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80117fa:	6878      	ldr	r0, [r7, #4]
 80117fc:	f7f8 fd46 	bl	800a28c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8011800:	697b      	ldr	r3, [r7, #20]
 8011802:	607b      	str	r3, [r7, #4]
 8011804:	e00f      	b.n	8011826 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8011806:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011808:	330e      	adds	r3, #14
 801180a:	4619      	mov	r1, r3
 801180c:	6878      	ldr	r0, [r7, #4]
 801180e:	f7f8 fcb7 	bl	800a180 <pbuf_remove_header>
 8011812:	4603      	mov	r3, r0
 8011814:	2b00      	cmp	r3, #0
 8011816:	d006      	beq.n	8011826 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8011818:	4b2e      	ldr	r3, [pc, #184]	@ (80118d4 <icmp_input+0x1f8>)
 801181a:	22c7      	movs	r2, #199	@ 0xc7
 801181c:	4930      	ldr	r1, [pc, #192]	@ (80118e0 <icmp_input+0x204>)
 801181e:	482f      	ldr	r0, [pc, #188]	@ (80118dc <icmp_input+0x200>)
 8011820:	f001 fd24 	bl	801326c <iprintf>
          goto icmperr;
 8011824:	e04b      	b.n	80118be <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	685b      	ldr	r3, [r3, #4]
 801182a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801182c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801182e:	4619      	mov	r1, r3
 8011830:	6878      	ldr	r0, [r7, #4]
 8011832:	f7f8 fc95 	bl	800a160 <pbuf_add_header>
 8011836:	4603      	mov	r3, r0
 8011838:	2b00      	cmp	r3, #0
 801183a:	d12b      	bne.n	8011894 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	685b      	ldr	r3, [r3, #4]
 8011840:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8011842:	69fb      	ldr	r3, [r7, #28]
 8011844:	681a      	ldr	r2, [r3, #0]
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801184a:	4b20      	ldr	r3, [pc, #128]	@ (80118cc <icmp_input+0x1f0>)
 801184c:	691a      	ldr	r2, [r3, #16]
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8011852:	693b      	ldr	r3, [r7, #16]
 8011854:	2200      	movs	r2, #0
 8011856:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8011858:	693b      	ldr	r3, [r7, #16]
 801185a:	2200      	movs	r2, #0
 801185c:	709a      	strb	r2, [r3, #2]
 801185e:	2200      	movs	r2, #0
 8011860:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	22ff      	movs	r2, #255	@ 0xff
 8011866:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	2200      	movs	r2, #0
 801186c:	729a      	strb	r2, [r3, #10]
 801186e:	2200      	movs	r2, #0
 8011870:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	9302      	str	r3, [sp, #8]
 8011876:	2301      	movs	r3, #1
 8011878:	9301      	str	r3, [sp, #4]
 801187a:	2300      	movs	r3, #0
 801187c:	9300      	str	r3, [sp, #0]
 801187e:	23ff      	movs	r3, #255	@ 0xff
 8011880:	2200      	movs	r2, #0
 8011882:	69f9      	ldr	r1, [r7, #28]
 8011884:	6878      	ldr	r0, [r7, #4]
 8011886:	f000 fa75 	bl	8011d74 <ip4_output_if>
 801188a:	4603      	mov	r3, r0
 801188c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801188e:	e001      	b.n	8011894 <icmp_input+0x1b8>
      break;
 8011890:	bf00      	nop
 8011892:	e000      	b.n	8011896 <icmp_input+0x1ba>
      break;
 8011894:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8011896:	6878      	ldr	r0, [r7, #4]
 8011898:	f7f8 fcf8 	bl	800a28c <pbuf_free>
  return;
 801189c:	e013      	b.n	80118c6 <icmp_input+0x1ea>
    goto lenerr;
 801189e:	bf00      	nop
 80118a0:	e002      	b.n	80118a8 <icmp_input+0x1cc>
    goto lenerr;
 80118a2:	bf00      	nop
 80118a4:	e000      	b.n	80118a8 <icmp_input+0x1cc>
        goto lenerr;
 80118a6:	bf00      	nop
lenerr:
  pbuf_free(p);
 80118a8:	6878      	ldr	r0, [r7, #4]
 80118aa:	f7f8 fcef 	bl	800a28c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80118ae:	e00a      	b.n	80118c6 <icmp_input+0x1ea>
        goto icmperr;
 80118b0:	bf00      	nop
 80118b2:	e004      	b.n	80118be <icmp_input+0x1e2>
        goto icmperr;
 80118b4:	bf00      	nop
 80118b6:	e002      	b.n	80118be <icmp_input+0x1e2>
          goto icmperr;
 80118b8:	bf00      	nop
 80118ba:	e000      	b.n	80118be <icmp_input+0x1e2>
          goto icmperr;
 80118bc:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80118be:	6878      	ldr	r0, [r7, #4]
 80118c0:	f7f8 fce4 	bl	800a28c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80118c4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80118c6:	3728      	adds	r7, #40	@ 0x28
 80118c8:	46bd      	mov	sp, r7
 80118ca:	bd80      	pop	{r7, pc}
 80118cc:	200056a4 	.word	0x200056a4
 80118d0:	200056b8 	.word	0x200056b8
 80118d4:	08016c6c 	.word	0x08016c6c
 80118d8:	08016ca4 	.word	0x08016ca4
 80118dc:	08016cdc 	.word	0x08016cdc
 80118e0:	08016d04 	.word	0x08016d04

080118e4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b082      	sub	sp, #8
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	6078      	str	r0, [r7, #4]
 80118ec:	460b      	mov	r3, r1
 80118ee:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80118f0:	78fb      	ldrb	r3, [r7, #3]
 80118f2:	461a      	mov	r2, r3
 80118f4:	2103      	movs	r1, #3
 80118f6:	6878      	ldr	r0, [r7, #4]
 80118f8:	f000 f814 	bl	8011924 <icmp_send_response>
}
 80118fc:	bf00      	nop
 80118fe:	3708      	adds	r7, #8
 8011900:	46bd      	mov	sp, r7
 8011902:	bd80      	pop	{r7, pc}

08011904 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8011904:	b580      	push	{r7, lr}
 8011906:	b082      	sub	sp, #8
 8011908:	af00      	add	r7, sp, #0
 801190a:	6078      	str	r0, [r7, #4]
 801190c:	460b      	mov	r3, r1
 801190e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8011910:	78fb      	ldrb	r3, [r7, #3]
 8011912:	461a      	mov	r2, r3
 8011914:	210b      	movs	r1, #11
 8011916:	6878      	ldr	r0, [r7, #4]
 8011918:	f000 f804 	bl	8011924 <icmp_send_response>
}
 801191c:	bf00      	nop
 801191e:	3708      	adds	r7, #8
 8011920:	46bd      	mov	sp, r7
 8011922:	bd80      	pop	{r7, pc}

08011924 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b08c      	sub	sp, #48	@ 0x30
 8011928:	af04      	add	r7, sp, #16
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	460b      	mov	r3, r1
 801192e:	70fb      	strb	r3, [r7, #3]
 8011930:	4613      	mov	r3, r2
 8011932:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8011934:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011938:	2124      	movs	r1, #36	@ 0x24
 801193a:	2022      	movs	r0, #34	@ 0x22
 801193c:	f7f8 f9c2 	bl	8009cc4 <pbuf_alloc>
 8011940:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8011942:	69fb      	ldr	r3, [r7, #28]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d04c      	beq.n	80119e2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8011948:	69fb      	ldr	r3, [r7, #28]
 801194a:	895b      	ldrh	r3, [r3, #10]
 801194c:	2b23      	cmp	r3, #35	@ 0x23
 801194e:	d806      	bhi.n	801195e <icmp_send_response+0x3a>
 8011950:	4b26      	ldr	r3, [pc, #152]	@ (80119ec <icmp_send_response+0xc8>)
 8011952:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8011956:	4926      	ldr	r1, [pc, #152]	@ (80119f0 <icmp_send_response+0xcc>)
 8011958:	4826      	ldr	r0, [pc, #152]	@ (80119f4 <icmp_send_response+0xd0>)
 801195a:	f001 fc87 	bl	801326c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	685b      	ldr	r3, [r3, #4]
 8011962:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8011964:	69fb      	ldr	r3, [r7, #28]
 8011966:	685b      	ldr	r3, [r3, #4]
 8011968:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801196a:	697b      	ldr	r3, [r7, #20]
 801196c:	78fa      	ldrb	r2, [r7, #3]
 801196e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8011970:	697b      	ldr	r3, [r7, #20]
 8011972:	78ba      	ldrb	r2, [r7, #2]
 8011974:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8011976:	697b      	ldr	r3, [r7, #20]
 8011978:	2200      	movs	r2, #0
 801197a:	711a      	strb	r2, [r3, #4]
 801197c:	2200      	movs	r2, #0
 801197e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8011980:	697b      	ldr	r3, [r7, #20]
 8011982:	2200      	movs	r2, #0
 8011984:	719a      	strb	r2, [r3, #6]
 8011986:	2200      	movs	r2, #0
 8011988:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801198a:	69fb      	ldr	r3, [r7, #28]
 801198c:	685b      	ldr	r3, [r3, #4]
 801198e:	f103 0008 	add.w	r0, r3, #8
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	685b      	ldr	r3, [r3, #4]
 8011996:	221c      	movs	r2, #28
 8011998:	4619      	mov	r1, r3
 801199a:	f001 fda6 	bl	80134ea <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801199e:	69bb      	ldr	r3, [r7, #24]
 80119a0:	68db      	ldr	r3, [r3, #12]
 80119a2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80119a4:	f107 030c 	add.w	r3, r7, #12
 80119a8:	4618      	mov	r0, r3
 80119aa:	f000 f825 	bl	80119f8 <ip4_route>
 80119ae:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80119b0:	693b      	ldr	r3, [r7, #16]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d011      	beq.n	80119da <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80119b6:	697b      	ldr	r3, [r7, #20]
 80119b8:	2200      	movs	r2, #0
 80119ba:	709a      	strb	r2, [r3, #2]
 80119bc:	2200      	movs	r2, #0
 80119be:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80119c0:	f107 020c 	add.w	r2, r7, #12
 80119c4:	693b      	ldr	r3, [r7, #16]
 80119c6:	9302      	str	r3, [sp, #8]
 80119c8:	2301      	movs	r3, #1
 80119ca:	9301      	str	r3, [sp, #4]
 80119cc:	2300      	movs	r3, #0
 80119ce:	9300      	str	r3, [sp, #0]
 80119d0:	23ff      	movs	r3, #255	@ 0xff
 80119d2:	2100      	movs	r1, #0
 80119d4:	69f8      	ldr	r0, [r7, #28]
 80119d6:	f000 f9cd 	bl	8011d74 <ip4_output_if>
  }
  pbuf_free(q);
 80119da:	69f8      	ldr	r0, [r7, #28]
 80119dc:	f7f8 fc56 	bl	800a28c <pbuf_free>
 80119e0:	e000      	b.n	80119e4 <icmp_send_response+0xc0>
    return;
 80119e2:	bf00      	nop
}
 80119e4:	3720      	adds	r7, #32
 80119e6:	46bd      	mov	sp, r7
 80119e8:	bd80      	pop	{r7, pc}
 80119ea:	bf00      	nop
 80119ec:	08016c6c 	.word	0x08016c6c
 80119f0:	08016d38 	.word	0x08016d38
 80119f4:	08016cdc 	.word	0x08016cdc

080119f8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80119f8:	b480      	push	{r7}
 80119fa:	b085      	sub	sp, #20
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8011a00:	4b33      	ldr	r3, [pc, #204]	@ (8011ad0 <ip4_route+0xd8>)
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	60fb      	str	r3, [r7, #12]
 8011a06:	e036      	b.n	8011a76 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011a0e:	f003 0301 	and.w	r3, r3, #1
 8011a12:	b2db      	uxtb	r3, r3
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d02b      	beq.n	8011a70 <ip4_route+0x78>
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011a1e:	089b      	lsrs	r3, r3, #2
 8011a20:	f003 0301 	and.w	r3, r3, #1
 8011a24:	b2db      	uxtb	r3, r3
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d022      	beq.n	8011a70 <ip4_route+0x78>
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	3304      	adds	r3, #4
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d01d      	beq.n	8011a70 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	681a      	ldr	r2, [r3, #0]
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	3304      	adds	r3, #4
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	405a      	eors	r2, r3
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	3308      	adds	r3, #8
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	4013      	ands	r3, r2
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d101      	bne.n	8011a50 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	e038      	b.n	8011ac2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011a56:	f003 0302 	and.w	r3, r3, #2
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d108      	bne.n	8011a70 <ip4_route+0x78>
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	681a      	ldr	r2, [r3, #0]
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	330c      	adds	r3, #12
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	429a      	cmp	r2, r3
 8011a6a:	d101      	bne.n	8011a70 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	e028      	b.n	8011ac2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	60fb      	str	r3, [r7, #12]
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d1c5      	bne.n	8011a08 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011a7c:	4b15      	ldr	r3, [pc, #84]	@ (8011ad4 <ip4_route+0xdc>)
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d01a      	beq.n	8011aba <ip4_route+0xc2>
 8011a84:	4b13      	ldr	r3, [pc, #76]	@ (8011ad4 <ip4_route+0xdc>)
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011a8c:	f003 0301 	and.w	r3, r3, #1
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d012      	beq.n	8011aba <ip4_route+0xc2>
 8011a94:	4b0f      	ldr	r3, [pc, #60]	@ (8011ad4 <ip4_route+0xdc>)
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011a9c:	f003 0304 	and.w	r3, r3, #4
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d00a      	beq.n	8011aba <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8011aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8011ad4 <ip4_route+0xdc>)
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	3304      	adds	r3, #4
 8011aaa:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d004      	beq.n	8011aba <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	b2db      	uxtb	r3, r3
 8011ab6:	2b7f      	cmp	r3, #127	@ 0x7f
 8011ab8:	d101      	bne.n	8011abe <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8011aba:	2300      	movs	r3, #0
 8011abc:	e001      	b.n	8011ac2 <ip4_route+0xca>
  }

  return netif_default;
 8011abe:	4b05      	ldr	r3, [pc, #20]	@ (8011ad4 <ip4_route+0xdc>)
 8011ac0:	681b      	ldr	r3, [r3, #0]
}
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	3714      	adds	r7, #20
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011acc:	4770      	bx	lr
 8011ace:	bf00      	nop
 8011ad0:	200089c8 	.word	0x200089c8
 8011ad4:	200089cc 	.word	0x200089cc

08011ad8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8011ad8:	b580      	push	{r7, lr}
 8011ada:	b082      	sub	sp, #8
 8011adc:	af00      	add	r7, sp, #0
 8011ade:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011ae6:	f003 0301 	and.w	r3, r3, #1
 8011aea:	b2db      	uxtb	r3, r3
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d016      	beq.n	8011b1e <ip4_input_accept+0x46>
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	3304      	adds	r3, #4
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d011      	beq.n	8011b1e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011afa:	4b0b      	ldr	r3, [pc, #44]	@ (8011b28 <ip4_input_accept+0x50>)
 8011afc:	695a      	ldr	r2, [r3, #20]
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	3304      	adds	r3, #4
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	429a      	cmp	r2, r3
 8011b06:	d008      	beq.n	8011b1a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8011b08:	4b07      	ldr	r3, [pc, #28]	@ (8011b28 <ip4_input_accept+0x50>)
 8011b0a:	695b      	ldr	r3, [r3, #20]
 8011b0c:	6879      	ldr	r1, [r7, #4]
 8011b0e:	4618      	mov	r0, r3
 8011b10:	f000 fa08 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 8011b14:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d001      	beq.n	8011b1e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8011b1a:	2301      	movs	r3, #1
 8011b1c:	e000      	b.n	8011b20 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8011b1e:	2300      	movs	r3, #0
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3708      	adds	r7, #8
 8011b24:	46bd      	mov	sp, r7
 8011b26:	bd80      	pop	{r7, pc}
 8011b28:	200056a4 	.word	0x200056a4

08011b2c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8011b2c:	b580      	push	{r7, lr}
 8011b2e:	b086      	sub	sp, #24
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	6078      	str	r0, [r7, #4]
 8011b34:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	685b      	ldr	r3, [r3, #4]
 8011b3a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8011b3c:	697b      	ldr	r3, [r7, #20]
 8011b3e:	781b      	ldrb	r3, [r3, #0]
 8011b40:	091b      	lsrs	r3, r3, #4
 8011b42:	b2db      	uxtb	r3, r3
 8011b44:	2b04      	cmp	r3, #4
 8011b46:	d004      	beq.n	8011b52 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011b48:	6878      	ldr	r0, [r7, #4]
 8011b4a:	f7f8 fb9f 	bl	800a28c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8011b4e:	2300      	movs	r3, #0
 8011b50:	e107      	b.n	8011d62 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8011b52:	697b      	ldr	r3, [r7, #20]
 8011b54:	781b      	ldrb	r3, [r3, #0]
 8011b56:	f003 030f 	and.w	r3, r3, #15
 8011b5a:	b2db      	uxtb	r3, r3
 8011b5c:	009b      	lsls	r3, r3, #2
 8011b5e:	b2db      	uxtb	r3, r3
 8011b60:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011b62:	697b      	ldr	r3, [r7, #20]
 8011b64:	885b      	ldrh	r3, [r3, #2]
 8011b66:	b29b      	uxth	r3, r3
 8011b68:	4618      	mov	r0, r3
 8011b6a:	f7f7 f831 	bl	8008bd0 <lwip_htons>
 8011b6e:	4603      	mov	r3, r0
 8011b70:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	891b      	ldrh	r3, [r3, #8]
 8011b76:	89ba      	ldrh	r2, [r7, #12]
 8011b78:	429a      	cmp	r2, r3
 8011b7a:	d204      	bcs.n	8011b86 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8011b7c:	89bb      	ldrh	r3, [r7, #12]
 8011b7e:	4619      	mov	r1, r3
 8011b80:	6878      	ldr	r0, [r7, #4]
 8011b82:	f7f8 f9fd 	bl	8009f80 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	895b      	ldrh	r3, [r3, #10]
 8011b8a:	89fa      	ldrh	r2, [r7, #14]
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	d807      	bhi.n	8011ba0 <ip4_input+0x74>
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	891b      	ldrh	r3, [r3, #8]
 8011b94:	89ba      	ldrh	r2, [r7, #12]
 8011b96:	429a      	cmp	r2, r3
 8011b98:	d802      	bhi.n	8011ba0 <ip4_input+0x74>
 8011b9a:	89fb      	ldrh	r3, [r7, #14]
 8011b9c:	2b13      	cmp	r3, #19
 8011b9e:	d804      	bhi.n	8011baa <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8011ba0:	6878      	ldr	r0, [r7, #4]
 8011ba2:	f7f8 fb73 	bl	800a28c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	e0db      	b.n	8011d62 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8011baa:	697b      	ldr	r3, [r7, #20]
 8011bac:	691b      	ldr	r3, [r3, #16]
 8011bae:	4a6f      	ldr	r2, [pc, #444]	@ (8011d6c <ip4_input+0x240>)
 8011bb0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011bb2:	697b      	ldr	r3, [r7, #20]
 8011bb4:	68db      	ldr	r3, [r3, #12]
 8011bb6:	4a6d      	ldr	r2, [pc, #436]	@ (8011d6c <ip4_input+0x240>)
 8011bb8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011bba:	4b6c      	ldr	r3, [pc, #432]	@ (8011d6c <ip4_input+0x240>)
 8011bbc:	695b      	ldr	r3, [r3, #20]
 8011bbe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011bc2:	2be0      	cmp	r3, #224	@ 0xe0
 8011bc4:	d112      	bne.n	8011bec <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011bc6:	683b      	ldr	r3, [r7, #0]
 8011bc8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011bcc:	f003 0301 	and.w	r3, r3, #1
 8011bd0:	b2db      	uxtb	r3, r3
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d007      	beq.n	8011be6 <ip4_input+0xba>
 8011bd6:	683b      	ldr	r3, [r7, #0]
 8011bd8:	3304      	adds	r3, #4
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d002      	beq.n	8011be6 <ip4_input+0xba>
      netif = inp;
 8011be0:	683b      	ldr	r3, [r7, #0]
 8011be2:	613b      	str	r3, [r7, #16]
 8011be4:	e02a      	b.n	8011c3c <ip4_input+0x110>
    } else {
      netif = NULL;
 8011be6:	2300      	movs	r3, #0
 8011be8:	613b      	str	r3, [r7, #16]
 8011bea:	e027      	b.n	8011c3c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8011bec:	6838      	ldr	r0, [r7, #0]
 8011bee:	f7ff ff73 	bl	8011ad8 <ip4_input_accept>
 8011bf2:	4603      	mov	r3, r0
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d002      	beq.n	8011bfe <ip4_input+0xd2>
      netif = inp;
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	613b      	str	r3, [r7, #16]
 8011bfc:	e01e      	b.n	8011c3c <ip4_input+0x110>
    } else {
      netif = NULL;
 8011bfe:	2300      	movs	r3, #0
 8011c00:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8011c02:	4b5a      	ldr	r3, [pc, #360]	@ (8011d6c <ip4_input+0x240>)
 8011c04:	695b      	ldr	r3, [r3, #20]
 8011c06:	b2db      	uxtb	r3, r3
 8011c08:	2b7f      	cmp	r3, #127	@ 0x7f
 8011c0a:	d017      	beq.n	8011c3c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8011c0c:	4b58      	ldr	r3, [pc, #352]	@ (8011d70 <ip4_input+0x244>)
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	613b      	str	r3, [r7, #16]
 8011c12:	e00e      	b.n	8011c32 <ip4_input+0x106>
          if (netif == inp) {
 8011c14:	693a      	ldr	r2, [r7, #16]
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	429a      	cmp	r2, r3
 8011c1a:	d006      	beq.n	8011c2a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8011c1c:	6938      	ldr	r0, [r7, #16]
 8011c1e:	f7ff ff5b 	bl	8011ad8 <ip4_input_accept>
 8011c22:	4603      	mov	r3, r0
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d108      	bne.n	8011c3a <ip4_input+0x10e>
 8011c28:	e000      	b.n	8011c2c <ip4_input+0x100>
            continue;
 8011c2a:	bf00      	nop
        NETIF_FOREACH(netif) {
 8011c2c:	693b      	ldr	r3, [r7, #16]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	613b      	str	r3, [r7, #16]
 8011c32:	693b      	ldr	r3, [r7, #16]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d1ed      	bne.n	8011c14 <ip4_input+0xe8>
 8011c38:	e000      	b.n	8011c3c <ip4_input+0x110>
            break;
 8011c3a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011c3c:	4b4b      	ldr	r3, [pc, #300]	@ (8011d6c <ip4_input+0x240>)
 8011c3e:	691b      	ldr	r3, [r3, #16]
 8011c40:	6839      	ldr	r1, [r7, #0]
 8011c42:	4618      	mov	r0, r3
 8011c44:	f000 f96e 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 8011c48:	4603      	mov	r3, r0
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d105      	bne.n	8011c5a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8011c4e:	4b47      	ldr	r3, [pc, #284]	@ (8011d6c <ip4_input+0x240>)
 8011c50:	691b      	ldr	r3, [r3, #16]
 8011c52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011c56:	2be0      	cmp	r3, #224	@ 0xe0
 8011c58:	d104      	bne.n	8011c64 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8011c5a:	6878      	ldr	r0, [r7, #4]
 8011c5c:	f7f8 fb16 	bl	800a28c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8011c60:	2300      	movs	r3, #0
 8011c62:	e07e      	b.n	8011d62 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011c64:	693b      	ldr	r3, [r7, #16]
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d104      	bne.n	8011c74 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8011c6a:	6878      	ldr	r0, [r7, #4]
 8011c6c:	f7f8 fb0e 	bl	800a28c <pbuf_free>
    return ERR_OK;
 8011c70:	2300      	movs	r3, #0
 8011c72:	e076      	b.n	8011d62 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011c74:	697b      	ldr	r3, [r7, #20]
 8011c76:	88db      	ldrh	r3, [r3, #6]
 8011c78:	b29b      	uxth	r3, r3
 8011c7a:	461a      	mov	r2, r3
 8011c7c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8011c80:	4013      	ands	r3, r2
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d00b      	beq.n	8011c9e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8011c86:	6878      	ldr	r0, [r7, #4]
 8011c88:	f000 fc92 	bl	80125b0 <ip4_reass>
 8011c8c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d101      	bne.n	8011c98 <ip4_input+0x16c>
      return ERR_OK;
 8011c94:	2300      	movs	r3, #0
 8011c96:	e064      	b.n	8011d62 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	685b      	ldr	r3, [r3, #4]
 8011c9c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8011c9e:	4a33      	ldr	r2, [pc, #204]	@ (8011d6c <ip4_input+0x240>)
 8011ca0:	693b      	ldr	r3, [r7, #16]
 8011ca2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8011ca4:	4a31      	ldr	r2, [pc, #196]	@ (8011d6c <ip4_input+0x240>)
 8011ca6:	683b      	ldr	r3, [r7, #0]
 8011ca8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8011caa:	4a30      	ldr	r2, [pc, #192]	@ (8011d6c <ip4_input+0x240>)
 8011cac:	697b      	ldr	r3, [r7, #20]
 8011cae:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8011cb0:	697b      	ldr	r3, [r7, #20]
 8011cb2:	781b      	ldrb	r3, [r3, #0]
 8011cb4:	f003 030f 	and.w	r3, r3, #15
 8011cb8:	b2db      	uxtb	r3, r3
 8011cba:	009b      	lsls	r3, r3, #2
 8011cbc:	b2db      	uxtb	r3, r3
 8011cbe:	461a      	mov	r2, r3
 8011cc0:	4b2a      	ldr	r3, [pc, #168]	@ (8011d6c <ip4_input+0x240>)
 8011cc2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8011cc4:	89fb      	ldrh	r3, [r7, #14]
 8011cc6:	4619      	mov	r1, r3
 8011cc8:	6878      	ldr	r0, [r7, #4]
 8011cca:	f7f8 fa59 	bl	800a180 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	7a5b      	ldrb	r3, [r3, #9]
 8011cd2:	2b11      	cmp	r3, #17
 8011cd4:	d006      	beq.n	8011ce4 <ip4_input+0x1b8>
 8011cd6:	2b11      	cmp	r3, #17
 8011cd8:	dc13      	bgt.n	8011d02 <ip4_input+0x1d6>
 8011cda:	2b01      	cmp	r3, #1
 8011cdc:	d00c      	beq.n	8011cf8 <ip4_input+0x1cc>
 8011cde:	2b06      	cmp	r3, #6
 8011ce0:	d005      	beq.n	8011cee <ip4_input+0x1c2>
 8011ce2:	e00e      	b.n	8011d02 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8011ce4:	6839      	ldr	r1, [r7, #0]
 8011ce6:	6878      	ldr	r0, [r7, #4]
 8011ce8:	f7fe f950 	bl	800ff8c <udp_input>
        break;
 8011cec:	e026      	b.n	8011d3c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8011cee:	6839      	ldr	r1, [r7, #0]
 8011cf0:	6878      	ldr	r0, [r7, #4]
 8011cf2:	f7fa f997 	bl	800c024 <tcp_input>
        break;
 8011cf6:	e021      	b.n	8011d3c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8011cf8:	6839      	ldr	r1, [r7, #0]
 8011cfa:	6878      	ldr	r0, [r7, #4]
 8011cfc:	f7ff fcee 	bl	80116dc <icmp_input>
        break;
 8011d00:	e01c      	b.n	8011d3c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011d02:	4b1a      	ldr	r3, [pc, #104]	@ (8011d6c <ip4_input+0x240>)
 8011d04:	695b      	ldr	r3, [r3, #20]
 8011d06:	6939      	ldr	r1, [r7, #16]
 8011d08:	4618      	mov	r0, r3
 8011d0a:	f000 f90b 	bl	8011f24 <ip4_addr_isbroadcast_u32>
 8011d0e:	4603      	mov	r3, r0
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d10f      	bne.n	8011d34 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011d14:	4b15      	ldr	r3, [pc, #84]	@ (8011d6c <ip4_input+0x240>)
 8011d16:	695b      	ldr	r3, [r3, #20]
 8011d18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011d1c:	2be0      	cmp	r3, #224	@ 0xe0
 8011d1e:	d009      	beq.n	8011d34 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8011d20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8011d24:	4619      	mov	r1, r3
 8011d26:	6878      	ldr	r0, [r7, #4]
 8011d28:	f7f8 fa9d 	bl	800a266 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8011d2c:	2102      	movs	r1, #2
 8011d2e:	6878      	ldr	r0, [r7, #4]
 8011d30:	f7ff fdd8 	bl	80118e4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8011d34:	6878      	ldr	r0, [r7, #4]
 8011d36:	f7f8 faa9 	bl	800a28c <pbuf_free>
        break;
 8011d3a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8011d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8011d6c <ip4_input+0x240>)
 8011d3e:	2200      	movs	r2, #0
 8011d40:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8011d42:	4b0a      	ldr	r3, [pc, #40]	@ (8011d6c <ip4_input+0x240>)
 8011d44:	2200      	movs	r2, #0
 8011d46:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011d48:	4b08      	ldr	r3, [pc, #32]	@ (8011d6c <ip4_input+0x240>)
 8011d4a:	2200      	movs	r2, #0
 8011d4c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8011d4e:	4b07      	ldr	r3, [pc, #28]	@ (8011d6c <ip4_input+0x240>)
 8011d50:	2200      	movs	r2, #0
 8011d52:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8011d54:	4b05      	ldr	r3, [pc, #20]	@ (8011d6c <ip4_input+0x240>)
 8011d56:	2200      	movs	r2, #0
 8011d58:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8011d5a:	4b04      	ldr	r3, [pc, #16]	@ (8011d6c <ip4_input+0x240>)
 8011d5c:	2200      	movs	r2, #0
 8011d5e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8011d60:	2300      	movs	r3, #0
}
 8011d62:	4618      	mov	r0, r3
 8011d64:	3718      	adds	r7, #24
 8011d66:	46bd      	mov	sp, r7
 8011d68:	bd80      	pop	{r7, pc}
 8011d6a:	bf00      	nop
 8011d6c:	200056a4 	.word	0x200056a4
 8011d70:	200089c8 	.word	0x200089c8

08011d74 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b08a      	sub	sp, #40	@ 0x28
 8011d78:	af04      	add	r7, sp, #16
 8011d7a:	60f8      	str	r0, [r7, #12]
 8011d7c:	60b9      	str	r1, [r7, #8]
 8011d7e:	607a      	str	r2, [r7, #4]
 8011d80:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8011d82:	68bb      	ldr	r3, [r7, #8]
 8011d84:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d009      	beq.n	8011da0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8011d8c:	68bb      	ldr	r3, [r7, #8]
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d003      	beq.n	8011d9a <ip4_output_if+0x26>
 8011d92:	68bb      	ldr	r3, [r7, #8]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d102      	bne.n	8011da0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8011d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d9c:	3304      	adds	r3, #4
 8011d9e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8011da0:	78fa      	ldrb	r2, [r7, #3]
 8011da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011da4:	9302      	str	r3, [sp, #8]
 8011da6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011daa:	9301      	str	r3, [sp, #4]
 8011dac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011db0:	9300      	str	r3, [sp, #0]
 8011db2:	4613      	mov	r3, r2
 8011db4:	687a      	ldr	r2, [r7, #4]
 8011db6:	6979      	ldr	r1, [r7, #20]
 8011db8:	68f8      	ldr	r0, [r7, #12]
 8011dba:	f000 f805 	bl	8011dc8 <ip4_output_if_src>
 8011dbe:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8011dc0:	4618      	mov	r0, r3
 8011dc2:	3718      	adds	r7, #24
 8011dc4:	46bd      	mov	sp, r7
 8011dc6:	bd80      	pop	{r7, pc}

08011dc8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b088      	sub	sp, #32
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	60f8      	str	r0, [r7, #12]
 8011dd0:	60b9      	str	r1, [r7, #8]
 8011dd2:	607a      	str	r2, [r7, #4]
 8011dd4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8011dd6:	68fb      	ldr	r3, [r7, #12]
 8011dd8:	7b9b      	ldrb	r3, [r3, #14]
 8011dda:	2b01      	cmp	r3, #1
 8011ddc:	d006      	beq.n	8011dec <ip4_output_if_src+0x24>
 8011dde:	4b4b      	ldr	r3, [pc, #300]	@ (8011f0c <ip4_output_if_src+0x144>)
 8011de0:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8011de4:	494a      	ldr	r1, [pc, #296]	@ (8011f10 <ip4_output_if_src+0x148>)
 8011de6:	484b      	ldr	r0, [pc, #300]	@ (8011f14 <ip4_output_if_src+0x14c>)
 8011de8:	f001 fa40 	bl	801326c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d060      	beq.n	8011eb4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8011df2:	2314      	movs	r3, #20
 8011df4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8011df6:	2114      	movs	r1, #20
 8011df8:	68f8      	ldr	r0, [r7, #12]
 8011dfa:	f7f8 f9b1 	bl	800a160 <pbuf_add_header>
 8011dfe:	4603      	mov	r3, r0
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d002      	beq.n	8011e0a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8011e04:	f06f 0301 	mvn.w	r3, #1
 8011e08:	e07c      	b.n	8011f04 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	685b      	ldr	r3, [r3, #4]
 8011e0e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	895b      	ldrh	r3, [r3, #10]
 8011e14:	2b13      	cmp	r3, #19
 8011e16:	d806      	bhi.n	8011e26 <ip4_output_if_src+0x5e>
 8011e18:	4b3c      	ldr	r3, [pc, #240]	@ (8011f0c <ip4_output_if_src+0x144>)
 8011e1a:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8011e1e:	493e      	ldr	r1, [pc, #248]	@ (8011f18 <ip4_output_if_src+0x150>)
 8011e20:	483c      	ldr	r0, [pc, #240]	@ (8011f14 <ip4_output_if_src+0x14c>)
 8011e22:	f001 fa23 	bl	801326c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8011e26:	69fb      	ldr	r3, [r7, #28]
 8011e28:	78fa      	ldrb	r2, [r7, #3]
 8011e2a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011e2c:	69fb      	ldr	r3, [r7, #28]
 8011e2e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8011e32:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	681a      	ldr	r2, [r3, #0]
 8011e38:	69fb      	ldr	r3, [r7, #28]
 8011e3a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8011e3c:	8b7b      	ldrh	r3, [r7, #26]
 8011e3e:	089b      	lsrs	r3, r3, #2
 8011e40:	b29b      	uxth	r3, r3
 8011e42:	b2db      	uxtb	r3, r3
 8011e44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e48:	b2da      	uxtb	r2, r3
 8011e4a:	69fb      	ldr	r3, [r7, #28]
 8011e4c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8011e4e:	69fb      	ldr	r3, [r7, #28]
 8011e50:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8011e54:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	891b      	ldrh	r3, [r3, #8]
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	f7f6 feb8 	bl	8008bd0 <lwip_htons>
 8011e60:	4603      	mov	r3, r0
 8011e62:	461a      	mov	r2, r3
 8011e64:	69fb      	ldr	r3, [r7, #28]
 8011e66:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8011e68:	69fb      	ldr	r3, [r7, #28]
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	719a      	strb	r2, [r3, #6]
 8011e6e:	2200      	movs	r2, #0
 8011e70:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011e72:	4b2a      	ldr	r3, [pc, #168]	@ (8011f1c <ip4_output_if_src+0x154>)
 8011e74:	881b      	ldrh	r3, [r3, #0]
 8011e76:	4618      	mov	r0, r3
 8011e78:	f7f6 feaa 	bl	8008bd0 <lwip_htons>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	461a      	mov	r2, r3
 8011e80:	69fb      	ldr	r3, [r7, #28]
 8011e82:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8011e84:	4b25      	ldr	r3, [pc, #148]	@ (8011f1c <ip4_output_if_src+0x154>)
 8011e86:	881b      	ldrh	r3, [r3, #0]
 8011e88:	3301      	adds	r3, #1
 8011e8a:	b29a      	uxth	r2, r3
 8011e8c:	4b23      	ldr	r3, [pc, #140]	@ (8011f1c <ip4_output_if_src+0x154>)
 8011e8e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d104      	bne.n	8011ea0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8011e96:	4b22      	ldr	r3, [pc, #136]	@ (8011f20 <ip4_output_if_src+0x158>)
 8011e98:	681a      	ldr	r2, [r3, #0]
 8011e9a:	69fb      	ldr	r3, [r7, #28]
 8011e9c:	60da      	str	r2, [r3, #12]
 8011e9e:	e003      	b.n	8011ea8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	681a      	ldr	r2, [r3, #0]
 8011ea4:	69fb      	ldr	r3, [r7, #28]
 8011ea6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8011ea8:	69fb      	ldr	r3, [r7, #28]
 8011eaa:	2200      	movs	r2, #0
 8011eac:	729a      	strb	r2, [r3, #10]
 8011eae:	2200      	movs	r2, #0
 8011eb0:	72da      	strb	r2, [r3, #11]
 8011eb2:	e00f      	b.n	8011ed4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	895b      	ldrh	r3, [r3, #10]
 8011eb8:	2b13      	cmp	r3, #19
 8011eba:	d802      	bhi.n	8011ec2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8011ebc:	f06f 0301 	mvn.w	r3, #1
 8011ec0:	e020      	b.n	8011f04 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	685b      	ldr	r3, [r3, #4]
 8011ec6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011ec8:	69fb      	ldr	r3, [r7, #28]
 8011eca:	691b      	ldr	r3, [r3, #16]
 8011ecc:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8011ece:	f107 0314 	add.w	r3, r7, #20
 8011ed2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8011ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ed6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d00c      	beq.n	8011ef6 <ip4_output_if_src+0x12e>
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	891a      	ldrh	r2, [r3, #8]
 8011ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ee2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8011ee4:	429a      	cmp	r2, r3
 8011ee6:	d906      	bls.n	8011ef6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8011ee8:	687a      	ldr	r2, [r7, #4]
 8011eea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011eec:	68f8      	ldr	r0, [r7, #12]
 8011eee:	f000 fd53 	bl	8012998 <ip4_frag>
 8011ef2:	4603      	mov	r3, r0
 8011ef4:	e006      	b.n	8011f04 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ef8:	695b      	ldr	r3, [r3, #20]
 8011efa:	687a      	ldr	r2, [r7, #4]
 8011efc:	68f9      	ldr	r1, [r7, #12]
 8011efe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f00:	4798      	blx	r3
 8011f02:	4603      	mov	r3, r0
}
 8011f04:	4618      	mov	r0, r3
 8011f06:	3720      	adds	r7, #32
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	bd80      	pop	{r7, pc}
 8011f0c:	08016d64 	.word	0x08016d64
 8011f10:	08016d98 	.word	0x08016d98
 8011f14:	08016da4 	.word	0x08016da4
 8011f18:	08016dcc 	.word	0x08016dcc
 8011f1c:	20008b26 	.word	0x20008b26
 8011f20:	080171ac 	.word	0x080171ac

08011f24 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8011f24:	b480      	push	{r7}
 8011f26:	b085      	sub	sp, #20
 8011f28:	af00      	add	r7, sp, #0
 8011f2a:	6078      	str	r0, [r7, #4]
 8011f2c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f38:	d002      	beq.n	8011f40 <ip4_addr_isbroadcast_u32+0x1c>
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d101      	bne.n	8011f44 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8011f40:	2301      	movs	r3, #1
 8011f42:	e02a      	b.n	8011f9a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011f4a:	f003 0302 	and.w	r3, r3, #2
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d101      	bne.n	8011f56 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8011f52:	2300      	movs	r3, #0
 8011f54:	e021      	b.n	8011f9a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8011f56:	683b      	ldr	r3, [r7, #0]
 8011f58:	3304      	adds	r3, #4
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	687a      	ldr	r2, [r7, #4]
 8011f5e:	429a      	cmp	r2, r3
 8011f60:	d101      	bne.n	8011f66 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8011f62:	2300      	movs	r3, #0
 8011f64:	e019      	b.n	8011f9a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8011f66:	68fa      	ldr	r2, [r7, #12]
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	3304      	adds	r3, #4
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	405a      	eors	r2, r3
 8011f70:	683b      	ldr	r3, [r7, #0]
 8011f72:	3308      	adds	r3, #8
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	4013      	ands	r3, r2
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d10d      	bne.n	8011f98 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	3308      	adds	r3, #8
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	43da      	mvns	r2, r3
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8011f88:	683b      	ldr	r3, [r7, #0]
 8011f8a:	3308      	adds	r3, #8
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011f90:	429a      	cmp	r2, r3
 8011f92:	d101      	bne.n	8011f98 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8011f94:	2301      	movs	r3, #1
 8011f96:	e000      	b.n	8011f9a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8011f98:	2300      	movs	r3, #0
  }
}
 8011f9a:	4618      	mov	r0, r3
 8011f9c:	3714      	adds	r7, #20
 8011f9e:	46bd      	mov	sp, r7
 8011fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fa4:	4770      	bx	lr
	...

08011fa8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b084      	sub	sp, #16
 8011fac:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8011fae:	2300      	movs	r3, #0
 8011fb0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8011fb2:	4b12      	ldr	r3, [pc, #72]	@ (8011ffc <ip_reass_tmr+0x54>)
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8011fb8:	e018      	b.n	8011fec <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8011fba:	68fb      	ldr	r3, [r7, #12]
 8011fbc:	7fdb      	ldrb	r3, [r3, #31]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d00b      	beq.n	8011fda <ip_reass_tmr+0x32>
      r->timer--;
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	7fdb      	ldrb	r3, [r3, #31]
 8011fc6:	3b01      	subs	r3, #1
 8011fc8:	b2da      	uxtb	r2, r3
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	60fb      	str	r3, [r7, #12]
 8011fd8:	e008      	b.n	8011fec <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	681b      	ldr	r3, [r3, #0]
 8011fe2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8011fe4:	68b9      	ldr	r1, [r7, #8]
 8011fe6:	6878      	ldr	r0, [r7, #4]
 8011fe8:	f000 f80a 	bl	8012000 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d1e3      	bne.n	8011fba <ip_reass_tmr+0x12>
    }
  }
}
 8011ff2:	bf00      	nop
 8011ff4:	bf00      	nop
 8011ff6:	3710      	adds	r7, #16
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	bd80      	pop	{r7, pc}
 8011ffc:	20008b28 	.word	0x20008b28

08012000 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012000:	b580      	push	{r7, lr}
 8012002:	b088      	sub	sp, #32
 8012004:	af00      	add	r7, sp, #0
 8012006:	6078      	str	r0, [r7, #4]
 8012008:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801200a:	2300      	movs	r3, #0
 801200c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801200e:	683a      	ldr	r2, [r7, #0]
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	429a      	cmp	r2, r3
 8012014:	d105      	bne.n	8012022 <ip_reass_free_complete_datagram+0x22>
 8012016:	4b45      	ldr	r3, [pc, #276]	@ (801212c <ip_reass_free_complete_datagram+0x12c>)
 8012018:	22ab      	movs	r2, #171	@ 0xab
 801201a:	4945      	ldr	r1, [pc, #276]	@ (8012130 <ip_reass_free_complete_datagram+0x130>)
 801201c:	4845      	ldr	r0, [pc, #276]	@ (8012134 <ip_reass_free_complete_datagram+0x134>)
 801201e:	f001 f925 	bl	801326c <iprintf>
  if (prev != NULL) {
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	2b00      	cmp	r3, #0
 8012026:	d00a      	beq.n	801203e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	687a      	ldr	r2, [r7, #4]
 801202e:	429a      	cmp	r2, r3
 8012030:	d005      	beq.n	801203e <ip_reass_free_complete_datagram+0x3e>
 8012032:	4b3e      	ldr	r3, [pc, #248]	@ (801212c <ip_reass_free_complete_datagram+0x12c>)
 8012034:	22ad      	movs	r2, #173	@ 0xad
 8012036:	4940      	ldr	r1, [pc, #256]	@ (8012138 <ip_reass_free_complete_datagram+0x138>)
 8012038:	483e      	ldr	r0, [pc, #248]	@ (8012134 <ip_reass_free_complete_datagram+0x134>)
 801203a:	f001 f917 	bl	801326c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	685b      	ldr	r3, [r3, #4]
 8012042:	685b      	ldr	r3, [r3, #4]
 8012044:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8012046:	697b      	ldr	r3, [r7, #20]
 8012048:	889b      	ldrh	r3, [r3, #4]
 801204a:	b29b      	uxth	r3, r3
 801204c:	2b00      	cmp	r3, #0
 801204e:	d12a      	bne.n	80120a6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	685b      	ldr	r3, [r3, #4]
 8012054:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8012056:	697b      	ldr	r3, [r7, #20]
 8012058:	681a      	ldr	r2, [r3, #0]
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801205e:	69bb      	ldr	r3, [r7, #24]
 8012060:	6858      	ldr	r0, [r3, #4]
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	3308      	adds	r3, #8
 8012066:	2214      	movs	r2, #20
 8012068:	4619      	mov	r1, r3
 801206a:	f001 fa3e 	bl	80134ea <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801206e:	2101      	movs	r1, #1
 8012070:	69b8      	ldr	r0, [r7, #24]
 8012072:	f7ff fc47 	bl	8011904 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8012076:	69b8      	ldr	r0, [r7, #24]
 8012078:	f7f8 f990 	bl	800a39c <pbuf_clen>
 801207c:	4603      	mov	r3, r0
 801207e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8012080:	8bfa      	ldrh	r2, [r7, #30]
 8012082:	8a7b      	ldrh	r3, [r7, #18]
 8012084:	4413      	add	r3, r2
 8012086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801208a:	db05      	blt.n	8012098 <ip_reass_free_complete_datagram+0x98>
 801208c:	4b27      	ldr	r3, [pc, #156]	@ (801212c <ip_reass_free_complete_datagram+0x12c>)
 801208e:	22bc      	movs	r2, #188	@ 0xbc
 8012090:	492a      	ldr	r1, [pc, #168]	@ (801213c <ip_reass_free_complete_datagram+0x13c>)
 8012092:	4828      	ldr	r0, [pc, #160]	@ (8012134 <ip_reass_free_complete_datagram+0x134>)
 8012094:	f001 f8ea 	bl	801326c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8012098:	8bfa      	ldrh	r2, [r7, #30]
 801209a:	8a7b      	ldrh	r3, [r7, #18]
 801209c:	4413      	add	r3, r2
 801209e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80120a0:	69b8      	ldr	r0, [r7, #24]
 80120a2:	f7f8 f8f3 	bl	800a28c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	685b      	ldr	r3, [r3, #4]
 80120aa:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80120ac:	e01f      	b.n	80120ee <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80120ae:	69bb      	ldr	r3, [r7, #24]
 80120b0:	685b      	ldr	r3, [r3, #4]
 80120b2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80120b4:	69bb      	ldr	r3, [r7, #24]
 80120b6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80120b8:	697b      	ldr	r3, [r7, #20]
 80120ba:	681b      	ldr	r3, [r3, #0]
 80120bc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80120be:	68f8      	ldr	r0, [r7, #12]
 80120c0:	f7f8 f96c 	bl	800a39c <pbuf_clen>
 80120c4:	4603      	mov	r3, r0
 80120c6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80120c8:	8bfa      	ldrh	r2, [r7, #30]
 80120ca:	8a7b      	ldrh	r3, [r7, #18]
 80120cc:	4413      	add	r3, r2
 80120ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80120d2:	db05      	blt.n	80120e0 <ip_reass_free_complete_datagram+0xe0>
 80120d4:	4b15      	ldr	r3, [pc, #84]	@ (801212c <ip_reass_free_complete_datagram+0x12c>)
 80120d6:	22cc      	movs	r2, #204	@ 0xcc
 80120d8:	4918      	ldr	r1, [pc, #96]	@ (801213c <ip_reass_free_complete_datagram+0x13c>)
 80120da:	4816      	ldr	r0, [pc, #88]	@ (8012134 <ip_reass_free_complete_datagram+0x134>)
 80120dc:	f001 f8c6 	bl	801326c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80120e0:	8bfa      	ldrh	r2, [r7, #30]
 80120e2:	8a7b      	ldrh	r3, [r7, #18]
 80120e4:	4413      	add	r3, r2
 80120e6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80120e8:	68f8      	ldr	r0, [r7, #12]
 80120ea:	f7f8 f8cf 	bl	800a28c <pbuf_free>
  while (p != NULL) {
 80120ee:	69bb      	ldr	r3, [r7, #24]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d1dc      	bne.n	80120ae <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80120f4:	6839      	ldr	r1, [r7, #0]
 80120f6:	6878      	ldr	r0, [r7, #4]
 80120f8:	f000 f8c2 	bl	8012280 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80120fc:	4b10      	ldr	r3, [pc, #64]	@ (8012140 <ip_reass_free_complete_datagram+0x140>)
 80120fe:	881b      	ldrh	r3, [r3, #0]
 8012100:	8bfa      	ldrh	r2, [r7, #30]
 8012102:	429a      	cmp	r2, r3
 8012104:	d905      	bls.n	8012112 <ip_reass_free_complete_datagram+0x112>
 8012106:	4b09      	ldr	r3, [pc, #36]	@ (801212c <ip_reass_free_complete_datagram+0x12c>)
 8012108:	22d2      	movs	r2, #210	@ 0xd2
 801210a:	490e      	ldr	r1, [pc, #56]	@ (8012144 <ip_reass_free_complete_datagram+0x144>)
 801210c:	4809      	ldr	r0, [pc, #36]	@ (8012134 <ip_reass_free_complete_datagram+0x134>)
 801210e:	f001 f8ad 	bl	801326c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8012112:	4b0b      	ldr	r3, [pc, #44]	@ (8012140 <ip_reass_free_complete_datagram+0x140>)
 8012114:	881a      	ldrh	r2, [r3, #0]
 8012116:	8bfb      	ldrh	r3, [r7, #30]
 8012118:	1ad3      	subs	r3, r2, r3
 801211a:	b29a      	uxth	r2, r3
 801211c:	4b08      	ldr	r3, [pc, #32]	@ (8012140 <ip_reass_free_complete_datagram+0x140>)
 801211e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8012120:	8bfb      	ldrh	r3, [r7, #30]
}
 8012122:	4618      	mov	r0, r3
 8012124:	3720      	adds	r7, #32
 8012126:	46bd      	mov	sp, r7
 8012128:	bd80      	pop	{r7, pc}
 801212a:	bf00      	nop
 801212c:	08016dfc 	.word	0x08016dfc
 8012130:	08016e38 	.word	0x08016e38
 8012134:	08016e44 	.word	0x08016e44
 8012138:	08016e6c 	.word	0x08016e6c
 801213c:	08016e80 	.word	0x08016e80
 8012140:	20008b2c 	.word	0x20008b2c
 8012144:	08016ea0 	.word	0x08016ea0

08012148 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b08a      	sub	sp, #40	@ 0x28
 801214c:	af00      	add	r7, sp, #0
 801214e:	6078      	str	r0, [r7, #4]
 8012150:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8012152:	2300      	movs	r3, #0
 8012154:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8012156:	2300      	movs	r3, #0
 8012158:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801215a:	2300      	movs	r3, #0
 801215c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801215e:	2300      	movs	r3, #0
 8012160:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8012162:	2300      	movs	r3, #0
 8012164:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8012166:	4b28      	ldr	r3, [pc, #160]	@ (8012208 <ip_reass_remove_oldest_datagram+0xc0>)
 8012168:	681b      	ldr	r3, [r3, #0]
 801216a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801216c:	e030      	b.n	80121d0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801216e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012170:	695a      	ldr	r2, [r3, #20]
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	68db      	ldr	r3, [r3, #12]
 8012176:	429a      	cmp	r2, r3
 8012178:	d10c      	bne.n	8012194 <ip_reass_remove_oldest_datagram+0x4c>
 801217a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801217c:	699a      	ldr	r2, [r3, #24]
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	691b      	ldr	r3, [r3, #16]
 8012182:	429a      	cmp	r2, r3
 8012184:	d106      	bne.n	8012194 <ip_reass_remove_oldest_datagram+0x4c>
 8012186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012188:	899a      	ldrh	r2, [r3, #12]
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	889b      	ldrh	r3, [r3, #4]
 801218e:	b29b      	uxth	r3, r3
 8012190:	429a      	cmp	r2, r3
 8012192:	d014      	beq.n	80121be <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8012194:	693b      	ldr	r3, [r7, #16]
 8012196:	3301      	adds	r3, #1
 8012198:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801219a:	6a3b      	ldr	r3, [r7, #32]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d104      	bne.n	80121aa <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80121a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121a2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80121a4:	69fb      	ldr	r3, [r7, #28]
 80121a6:	61bb      	str	r3, [r7, #24]
 80121a8:	e009      	b.n	80121be <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80121aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121ac:	7fda      	ldrb	r2, [r3, #31]
 80121ae:	6a3b      	ldr	r3, [r7, #32]
 80121b0:	7fdb      	ldrb	r3, [r3, #31]
 80121b2:	429a      	cmp	r2, r3
 80121b4:	d803      	bhi.n	80121be <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80121b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121b8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80121ba:	69fb      	ldr	r3, [r7, #28]
 80121bc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80121be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d001      	beq.n	80121ca <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80121c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121c8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80121ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80121d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d1cb      	bne.n	801216e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80121d6:	6a3b      	ldr	r3, [r7, #32]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d008      	beq.n	80121ee <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80121dc:	69b9      	ldr	r1, [r7, #24]
 80121de:	6a38      	ldr	r0, [r7, #32]
 80121e0:	f7ff ff0e 	bl	8012000 <ip_reass_free_complete_datagram>
 80121e4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80121e6:	697a      	ldr	r2, [r7, #20]
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	4413      	add	r3, r2
 80121ec:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80121ee:	697a      	ldr	r2, [r7, #20]
 80121f0:	683b      	ldr	r3, [r7, #0]
 80121f2:	429a      	cmp	r2, r3
 80121f4:	da02      	bge.n	80121fc <ip_reass_remove_oldest_datagram+0xb4>
 80121f6:	693b      	ldr	r3, [r7, #16]
 80121f8:	2b01      	cmp	r3, #1
 80121fa:	dcac      	bgt.n	8012156 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80121fc:	697b      	ldr	r3, [r7, #20]
}
 80121fe:	4618      	mov	r0, r3
 8012200:	3728      	adds	r7, #40	@ 0x28
 8012202:	46bd      	mov	sp, r7
 8012204:	bd80      	pop	{r7, pc}
 8012206:	bf00      	nop
 8012208:	20008b28 	.word	0x20008b28

0801220c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801220c:	b580      	push	{r7, lr}
 801220e:	b084      	sub	sp, #16
 8012210:	af00      	add	r7, sp, #0
 8012212:	6078      	str	r0, [r7, #4]
 8012214:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012216:	2004      	movs	r0, #4
 8012218:	f7f7 f952 	bl	80094c0 <memp_malloc>
 801221c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d110      	bne.n	8012246 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8012224:	6839      	ldr	r1, [r7, #0]
 8012226:	6878      	ldr	r0, [r7, #4]
 8012228:	f7ff ff8e 	bl	8012148 <ip_reass_remove_oldest_datagram>
 801222c:	4602      	mov	r2, r0
 801222e:	683b      	ldr	r3, [r7, #0]
 8012230:	4293      	cmp	r3, r2
 8012232:	dc03      	bgt.n	801223c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012234:	2004      	movs	r0, #4
 8012236:	f7f7 f943 	bl	80094c0 <memp_malloc>
 801223a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801223c:	68fb      	ldr	r3, [r7, #12]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d101      	bne.n	8012246 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8012242:	2300      	movs	r3, #0
 8012244:	e016      	b.n	8012274 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8012246:	2220      	movs	r2, #32
 8012248:	2100      	movs	r1, #0
 801224a:	68f8      	ldr	r0, [r7, #12]
 801224c:	f001 f8af 	bl	80133ae <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8012250:	68fb      	ldr	r3, [r7, #12]
 8012252:	220f      	movs	r2, #15
 8012254:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8012256:	4b09      	ldr	r3, [pc, #36]	@ (801227c <ip_reass_enqueue_new_datagram+0x70>)
 8012258:	681a      	ldr	r2, [r3, #0]
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801225e:	4a07      	ldr	r2, [pc, #28]	@ (801227c <ip_reass_enqueue_new_datagram+0x70>)
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	3308      	adds	r3, #8
 8012268:	2214      	movs	r2, #20
 801226a:	6879      	ldr	r1, [r7, #4]
 801226c:	4618      	mov	r0, r3
 801226e:	f001 f93c 	bl	80134ea <memcpy>
  return ipr;
 8012272:	68fb      	ldr	r3, [r7, #12]
}
 8012274:	4618      	mov	r0, r3
 8012276:	3710      	adds	r7, #16
 8012278:	46bd      	mov	sp, r7
 801227a:	bd80      	pop	{r7, pc}
 801227c:	20008b28 	.word	0x20008b28

08012280 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012280:	b580      	push	{r7, lr}
 8012282:	b082      	sub	sp, #8
 8012284:	af00      	add	r7, sp, #0
 8012286:	6078      	str	r0, [r7, #4]
 8012288:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801228a:	4b10      	ldr	r3, [pc, #64]	@ (80122cc <ip_reass_dequeue_datagram+0x4c>)
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	687a      	ldr	r2, [r7, #4]
 8012290:	429a      	cmp	r2, r3
 8012292:	d104      	bne.n	801229e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	4a0c      	ldr	r2, [pc, #48]	@ (80122cc <ip_reass_dequeue_datagram+0x4c>)
 801229a:	6013      	str	r3, [r2, #0]
 801229c:	e00d      	b.n	80122ba <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d106      	bne.n	80122b2 <ip_reass_dequeue_datagram+0x32>
 80122a4:	4b0a      	ldr	r3, [pc, #40]	@ (80122d0 <ip_reass_dequeue_datagram+0x50>)
 80122a6:	f240 1245 	movw	r2, #325	@ 0x145
 80122aa:	490a      	ldr	r1, [pc, #40]	@ (80122d4 <ip_reass_dequeue_datagram+0x54>)
 80122ac:	480a      	ldr	r0, [pc, #40]	@ (80122d8 <ip_reass_dequeue_datagram+0x58>)
 80122ae:	f000 ffdd 	bl	801326c <iprintf>
    prev->next = ipr->next;
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	681a      	ldr	r2, [r3, #0]
 80122b6:	683b      	ldr	r3, [r7, #0]
 80122b8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80122ba:	6879      	ldr	r1, [r7, #4]
 80122bc:	2004      	movs	r0, #4
 80122be:	f7f7 f96f 	bl	80095a0 <memp_free>
}
 80122c2:	bf00      	nop
 80122c4:	3708      	adds	r7, #8
 80122c6:	46bd      	mov	sp, r7
 80122c8:	bd80      	pop	{r7, pc}
 80122ca:	bf00      	nop
 80122cc:	20008b28 	.word	0x20008b28
 80122d0:	08016dfc 	.word	0x08016dfc
 80122d4:	08016ec4 	.word	0x08016ec4
 80122d8:	08016e44 	.word	0x08016e44

080122dc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80122dc:	b580      	push	{r7, lr}
 80122de:	b08c      	sub	sp, #48	@ 0x30
 80122e0:	af00      	add	r7, sp, #0
 80122e2:	60f8      	str	r0, [r7, #12]
 80122e4:	60b9      	str	r1, [r7, #8]
 80122e6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80122e8:	2300      	movs	r3, #0
 80122ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80122ec:	2301      	movs	r3, #1
 80122ee:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80122f0:	68bb      	ldr	r3, [r7, #8]
 80122f2:	685b      	ldr	r3, [r3, #4]
 80122f4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80122f6:	69fb      	ldr	r3, [r7, #28]
 80122f8:	885b      	ldrh	r3, [r3, #2]
 80122fa:	b29b      	uxth	r3, r3
 80122fc:	4618      	mov	r0, r3
 80122fe:	f7f6 fc67 	bl	8008bd0 <lwip_htons>
 8012302:	4603      	mov	r3, r0
 8012304:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8012306:	69fb      	ldr	r3, [r7, #28]
 8012308:	781b      	ldrb	r3, [r3, #0]
 801230a:	f003 030f 	and.w	r3, r3, #15
 801230e:	b2db      	uxtb	r3, r3
 8012310:	009b      	lsls	r3, r3, #2
 8012312:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8012314:	7e7b      	ldrb	r3, [r7, #25]
 8012316:	b29b      	uxth	r3, r3
 8012318:	8b7a      	ldrh	r2, [r7, #26]
 801231a:	429a      	cmp	r2, r3
 801231c:	d202      	bcs.n	8012324 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801231e:	f04f 33ff 	mov.w	r3, #4294967295
 8012322:	e135      	b.n	8012590 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8012324:	7e7b      	ldrb	r3, [r7, #25]
 8012326:	b29b      	uxth	r3, r3
 8012328:	8b7a      	ldrh	r2, [r7, #26]
 801232a:	1ad3      	subs	r3, r2, r3
 801232c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801232e:	69fb      	ldr	r3, [r7, #28]
 8012330:	88db      	ldrh	r3, [r3, #6]
 8012332:	b29b      	uxth	r3, r3
 8012334:	4618      	mov	r0, r3
 8012336:	f7f6 fc4b 	bl	8008bd0 <lwip_htons>
 801233a:	4603      	mov	r3, r0
 801233c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012340:	b29b      	uxth	r3, r3
 8012342:	00db      	lsls	r3, r3, #3
 8012344:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8012346:	68bb      	ldr	r3, [r7, #8]
 8012348:	685b      	ldr	r3, [r3, #4]
 801234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801234c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801234e:	2200      	movs	r2, #0
 8012350:	701a      	strb	r2, [r3, #0]
 8012352:	2200      	movs	r2, #0
 8012354:	705a      	strb	r2, [r3, #1]
 8012356:	2200      	movs	r2, #0
 8012358:	709a      	strb	r2, [r3, #2]
 801235a:	2200      	movs	r2, #0
 801235c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801235e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012360:	8afa      	ldrh	r2, [r7, #22]
 8012362:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8012364:	8afa      	ldrh	r2, [r7, #22]
 8012366:	8b7b      	ldrh	r3, [r7, #26]
 8012368:	4413      	add	r3, r2
 801236a:	b29a      	uxth	r2, r3
 801236c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801236e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8012370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012372:	88db      	ldrh	r3, [r3, #6]
 8012374:	b29b      	uxth	r3, r3
 8012376:	8afa      	ldrh	r2, [r7, #22]
 8012378:	429a      	cmp	r2, r3
 801237a:	d902      	bls.n	8012382 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801237c:	f04f 33ff 	mov.w	r3, #4294967295
 8012380:	e106      	b.n	8012590 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	685b      	ldr	r3, [r3, #4]
 8012386:	627b      	str	r3, [r7, #36]	@ 0x24
 8012388:	e068      	b.n	801245c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801238c:	685b      	ldr	r3, [r3, #4]
 801238e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8012390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012392:	889b      	ldrh	r3, [r3, #4]
 8012394:	b29a      	uxth	r2, r3
 8012396:	693b      	ldr	r3, [r7, #16]
 8012398:	889b      	ldrh	r3, [r3, #4]
 801239a:	b29b      	uxth	r3, r3
 801239c:	429a      	cmp	r2, r3
 801239e:	d235      	bcs.n	801240c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80123a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80123a4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80123a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d020      	beq.n	80123ee <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80123ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ae:	889b      	ldrh	r3, [r3, #4]
 80123b0:	b29a      	uxth	r2, r3
 80123b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123b4:	88db      	ldrh	r3, [r3, #6]
 80123b6:	b29b      	uxth	r3, r3
 80123b8:	429a      	cmp	r2, r3
 80123ba:	d307      	bcc.n	80123cc <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80123bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123be:	88db      	ldrh	r3, [r3, #6]
 80123c0:	b29a      	uxth	r2, r3
 80123c2:	693b      	ldr	r3, [r7, #16]
 80123c4:	889b      	ldrh	r3, [r3, #4]
 80123c6:	b29b      	uxth	r3, r3
 80123c8:	429a      	cmp	r2, r3
 80123ca:	d902      	bls.n	80123d2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80123cc:	f04f 33ff 	mov.w	r3, #4294967295
 80123d0:	e0de      	b.n	8012590 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80123d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123d4:	68ba      	ldr	r2, [r7, #8]
 80123d6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80123d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123da:	88db      	ldrh	r3, [r3, #6]
 80123dc:	b29a      	uxth	r2, r3
 80123de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123e0:	889b      	ldrh	r3, [r3, #4]
 80123e2:	b29b      	uxth	r3, r3
 80123e4:	429a      	cmp	r2, r3
 80123e6:	d03d      	beq.n	8012464 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80123e8:	2300      	movs	r3, #0
 80123ea:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80123ec:	e03a      	b.n	8012464 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80123ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123f0:	88db      	ldrh	r3, [r3, #6]
 80123f2:	b29a      	uxth	r2, r3
 80123f4:	693b      	ldr	r3, [r7, #16]
 80123f6:	889b      	ldrh	r3, [r3, #4]
 80123f8:	b29b      	uxth	r3, r3
 80123fa:	429a      	cmp	r2, r3
 80123fc:	d902      	bls.n	8012404 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80123fe:	f04f 33ff 	mov.w	r3, #4294967295
 8012402:	e0c5      	b.n	8012590 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	68ba      	ldr	r2, [r7, #8]
 8012408:	605a      	str	r2, [r3, #4]
      break;
 801240a:	e02b      	b.n	8012464 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801240c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801240e:	889b      	ldrh	r3, [r3, #4]
 8012410:	b29a      	uxth	r2, r3
 8012412:	693b      	ldr	r3, [r7, #16]
 8012414:	889b      	ldrh	r3, [r3, #4]
 8012416:	b29b      	uxth	r3, r3
 8012418:	429a      	cmp	r2, r3
 801241a:	d102      	bne.n	8012422 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801241c:	f04f 33ff 	mov.w	r3, #4294967295
 8012420:	e0b6      	b.n	8012590 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8012422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012424:	889b      	ldrh	r3, [r3, #4]
 8012426:	b29a      	uxth	r2, r3
 8012428:	693b      	ldr	r3, [r7, #16]
 801242a:	88db      	ldrh	r3, [r3, #6]
 801242c:	b29b      	uxth	r3, r3
 801242e:	429a      	cmp	r2, r3
 8012430:	d202      	bcs.n	8012438 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012432:	f04f 33ff 	mov.w	r3, #4294967295
 8012436:	e0ab      	b.n	8012590 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8012438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801243a:	2b00      	cmp	r3, #0
 801243c:	d009      	beq.n	8012452 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801243e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012440:	88db      	ldrh	r3, [r3, #6]
 8012442:	b29a      	uxth	r2, r3
 8012444:	693b      	ldr	r3, [r7, #16]
 8012446:	889b      	ldrh	r3, [r3, #4]
 8012448:	b29b      	uxth	r3, r3
 801244a:	429a      	cmp	r2, r3
 801244c:	d001      	beq.n	8012452 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801244e:	2300      	movs	r3, #0
 8012450:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8012452:	693b      	ldr	r3, [r7, #16]
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8012458:	693b      	ldr	r3, [r7, #16]
 801245a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801245c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801245e:	2b00      	cmp	r3, #0
 8012460:	d193      	bne.n	801238a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8012462:	e000      	b.n	8012466 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8012464:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8012466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012468:	2b00      	cmp	r3, #0
 801246a:	d12d      	bne.n	80124c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801246c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801246e:	2b00      	cmp	r3, #0
 8012470:	d01c      	beq.n	80124ac <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8012472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012474:	88db      	ldrh	r3, [r3, #6]
 8012476:	b29a      	uxth	r2, r3
 8012478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801247a:	889b      	ldrh	r3, [r3, #4]
 801247c:	b29b      	uxth	r3, r3
 801247e:	429a      	cmp	r2, r3
 8012480:	d906      	bls.n	8012490 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8012482:	4b45      	ldr	r3, [pc, #276]	@ (8012598 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012484:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8012488:	4944      	ldr	r1, [pc, #272]	@ (801259c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801248a:	4845      	ldr	r0, [pc, #276]	@ (80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801248c:	f000 feee 	bl	801326c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8012490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012492:	68ba      	ldr	r2, [r7, #8]
 8012494:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8012496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012498:	88db      	ldrh	r3, [r3, #6]
 801249a:	b29a      	uxth	r2, r3
 801249c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801249e:	889b      	ldrh	r3, [r3, #4]
 80124a0:	b29b      	uxth	r3, r3
 80124a2:	429a      	cmp	r2, r3
 80124a4:	d010      	beq.n	80124c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80124a6:	2300      	movs	r3, #0
 80124a8:	623b      	str	r3, [r7, #32]
 80124aa:	e00d      	b.n	80124c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	685b      	ldr	r3, [r3, #4]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d006      	beq.n	80124c2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80124b4:	4b38      	ldr	r3, [pc, #224]	@ (8012598 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80124b6:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 80124ba:	493a      	ldr	r1, [pc, #232]	@ (80125a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80124bc:	4838      	ldr	r0, [pc, #224]	@ (80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80124be:	f000 fed5 	bl	801326c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	68ba      	ldr	r2, [r7, #8]
 80124c6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d105      	bne.n	80124da <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	7f9b      	ldrb	r3, [r3, #30]
 80124d2:	f003 0301 	and.w	r3, r3, #1
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d059      	beq.n	801258e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80124da:	6a3b      	ldr	r3, [r7, #32]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d04f      	beq.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	685b      	ldr	r3, [r3, #4]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d006      	beq.n	80124f6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	685b      	ldr	r3, [r3, #4]
 80124ec:	685b      	ldr	r3, [r3, #4]
 80124ee:	889b      	ldrh	r3, [r3, #4]
 80124f0:	b29b      	uxth	r3, r3
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d002      	beq.n	80124fc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80124f6:	2300      	movs	r3, #0
 80124f8:	623b      	str	r3, [r7, #32]
 80124fa:	e041      	b.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80124fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124fe:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8012500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8012506:	e012      	b.n	801252e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8012508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801250a:	685b      	ldr	r3, [r3, #4]
 801250c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801250e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012510:	88db      	ldrh	r3, [r3, #6]
 8012512:	b29a      	uxth	r2, r3
 8012514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012516:	889b      	ldrh	r3, [r3, #4]
 8012518:	b29b      	uxth	r3, r3
 801251a:	429a      	cmp	r2, r3
 801251c:	d002      	beq.n	8012524 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801251e:	2300      	movs	r3, #0
 8012520:	623b      	str	r3, [r7, #32]
            break;
 8012522:	e007      	b.n	8012534 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8012524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012526:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8012528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012530:	2b00      	cmp	r3, #0
 8012532:	d1e9      	bne.n	8012508 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8012534:	6a3b      	ldr	r3, [r7, #32]
 8012536:	2b00      	cmp	r3, #0
 8012538:	d022      	beq.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	685b      	ldr	r3, [r3, #4]
 801253e:	2b00      	cmp	r3, #0
 8012540:	d106      	bne.n	8012550 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8012542:	4b15      	ldr	r3, [pc, #84]	@ (8012598 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012544:	f240 12df 	movw	r2, #479	@ 0x1df
 8012548:	4917      	ldr	r1, [pc, #92]	@ (80125a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801254a:	4815      	ldr	r0, [pc, #84]	@ (80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801254c:	f000 fe8e 	bl	801326c <iprintf>
          LWIP_ASSERT("sanity check",
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	685b      	ldr	r3, [r3, #4]
 8012556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012558:	429a      	cmp	r2, r3
 801255a:	d106      	bne.n	801256a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801255c:	4b0e      	ldr	r3, [pc, #56]	@ (8012598 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801255e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8012562:	4911      	ldr	r1, [pc, #68]	@ (80125a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8012564:	480e      	ldr	r0, [pc, #56]	@ (80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012566:	f000 fe81 	bl	801326c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801256a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d006      	beq.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8012572:	4b09      	ldr	r3, [pc, #36]	@ (8012598 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012574:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8012578:	490c      	ldr	r1, [pc, #48]	@ (80125ac <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801257a:	4809      	ldr	r0, [pc, #36]	@ (80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801257c:	f000 fe76 	bl	801326c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8012580:	6a3b      	ldr	r3, [r7, #32]
 8012582:	2b00      	cmp	r3, #0
 8012584:	bf14      	ite	ne
 8012586:	2301      	movne	r3, #1
 8012588:	2300      	moveq	r3, #0
 801258a:	b2db      	uxtb	r3, r3
 801258c:	e000      	b.n	8012590 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801258e:	2300      	movs	r3, #0
}
 8012590:	4618      	mov	r0, r3
 8012592:	3730      	adds	r7, #48	@ 0x30
 8012594:	46bd      	mov	sp, r7
 8012596:	bd80      	pop	{r7, pc}
 8012598:	08016dfc 	.word	0x08016dfc
 801259c:	08016ee0 	.word	0x08016ee0
 80125a0:	08016e44 	.word	0x08016e44
 80125a4:	08016f00 	.word	0x08016f00
 80125a8:	08016f38 	.word	0x08016f38
 80125ac:	08016f48 	.word	0x08016f48

080125b0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80125b0:	b580      	push	{r7, lr}
 80125b2:	b08e      	sub	sp, #56	@ 0x38
 80125b4:	af00      	add	r7, sp, #0
 80125b6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	685b      	ldr	r3, [r3, #4]
 80125bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80125be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125c0:	781b      	ldrb	r3, [r3, #0]
 80125c2:	f003 030f 	and.w	r3, r3, #15
 80125c6:	b2db      	uxtb	r3, r3
 80125c8:	009b      	lsls	r3, r3, #2
 80125ca:	b2db      	uxtb	r3, r3
 80125cc:	2b14      	cmp	r3, #20
 80125ce:	f040 8171 	bne.w	80128b4 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80125d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125d4:	88db      	ldrh	r3, [r3, #6]
 80125d6:	b29b      	uxth	r3, r3
 80125d8:	4618      	mov	r0, r3
 80125da:	f7f6 faf9 	bl	8008bd0 <lwip_htons>
 80125de:	4603      	mov	r3, r0
 80125e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80125e4:	b29b      	uxth	r3, r3
 80125e6:	00db      	lsls	r3, r3, #3
 80125e8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80125ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125ec:	885b      	ldrh	r3, [r3, #2]
 80125ee:	b29b      	uxth	r3, r3
 80125f0:	4618      	mov	r0, r3
 80125f2:	f7f6 faed 	bl	8008bd0 <lwip_htons>
 80125f6:	4603      	mov	r3, r0
 80125f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80125fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125fc:	781b      	ldrb	r3, [r3, #0]
 80125fe:	f003 030f 	and.w	r3, r3, #15
 8012602:	b2db      	uxtb	r3, r3
 8012604:	009b      	lsls	r3, r3, #2
 8012606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801260a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801260e:	b29b      	uxth	r3, r3
 8012610:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012612:	429a      	cmp	r2, r3
 8012614:	f0c0 8150 	bcc.w	80128b8 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8012618:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801261c:	b29b      	uxth	r3, r3
 801261e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012620:	1ad3      	subs	r3, r2, r3
 8012622:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8012624:	6878      	ldr	r0, [r7, #4]
 8012626:	f7f7 feb9 	bl	800a39c <pbuf_clen>
 801262a:	4603      	mov	r3, r0
 801262c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801262e:	4b8c      	ldr	r3, [pc, #560]	@ (8012860 <ip4_reass+0x2b0>)
 8012630:	881b      	ldrh	r3, [r3, #0]
 8012632:	461a      	mov	r2, r3
 8012634:	8c3b      	ldrh	r3, [r7, #32]
 8012636:	4413      	add	r3, r2
 8012638:	2b0a      	cmp	r3, #10
 801263a:	dd10      	ble.n	801265e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801263c:	8c3b      	ldrh	r3, [r7, #32]
 801263e:	4619      	mov	r1, r3
 8012640:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012642:	f7ff fd81 	bl	8012148 <ip_reass_remove_oldest_datagram>
 8012646:	4603      	mov	r3, r0
 8012648:	2b00      	cmp	r3, #0
 801264a:	f000 8137 	beq.w	80128bc <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801264e:	4b84      	ldr	r3, [pc, #528]	@ (8012860 <ip4_reass+0x2b0>)
 8012650:	881b      	ldrh	r3, [r3, #0]
 8012652:	461a      	mov	r2, r3
 8012654:	8c3b      	ldrh	r3, [r7, #32]
 8012656:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012658:	2b0a      	cmp	r3, #10
 801265a:	f300 812f 	bgt.w	80128bc <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801265e:	4b81      	ldr	r3, [pc, #516]	@ (8012864 <ip4_reass+0x2b4>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	633b      	str	r3, [r7, #48]	@ 0x30
 8012664:	e015      	b.n	8012692 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012668:	695a      	ldr	r2, [r3, #20]
 801266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801266c:	68db      	ldr	r3, [r3, #12]
 801266e:	429a      	cmp	r2, r3
 8012670:	d10c      	bne.n	801268c <ip4_reass+0xdc>
 8012672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012674:	699a      	ldr	r2, [r3, #24]
 8012676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012678:	691b      	ldr	r3, [r3, #16]
 801267a:	429a      	cmp	r2, r3
 801267c:	d106      	bne.n	801268c <ip4_reass+0xdc>
 801267e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012680:	899a      	ldrh	r2, [r3, #12]
 8012682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012684:	889b      	ldrh	r3, [r3, #4]
 8012686:	b29b      	uxth	r3, r3
 8012688:	429a      	cmp	r2, r3
 801268a:	d006      	beq.n	801269a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801268c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	633b      	str	r3, [r7, #48]	@ 0x30
 8012692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012694:	2b00      	cmp	r3, #0
 8012696:	d1e6      	bne.n	8012666 <ip4_reass+0xb6>
 8012698:	e000      	b.n	801269c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801269a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801269c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d109      	bne.n	80126b6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80126a2:	8c3b      	ldrh	r3, [r7, #32]
 80126a4:	4619      	mov	r1, r3
 80126a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80126a8:	f7ff fdb0 	bl	801220c <ip_reass_enqueue_new_datagram>
 80126ac:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80126ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d11c      	bne.n	80126ee <ip4_reass+0x13e>
      goto nullreturn;
 80126b4:	e105      	b.n	80128c2 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80126b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126b8:	88db      	ldrh	r3, [r3, #6]
 80126ba:	b29b      	uxth	r3, r3
 80126bc:	4618      	mov	r0, r3
 80126be:	f7f6 fa87 	bl	8008bd0 <lwip_htons>
 80126c2:	4603      	mov	r3, r0
 80126c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d110      	bne.n	80126ee <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80126cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126ce:	89db      	ldrh	r3, [r3, #14]
 80126d0:	4618      	mov	r0, r3
 80126d2:	f7f6 fa7d 	bl	8008bd0 <lwip_htons>
 80126d6:	4603      	mov	r3, r0
 80126d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d006      	beq.n	80126ee <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80126e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126e2:	3308      	adds	r3, #8
 80126e4:	2214      	movs	r2, #20
 80126e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80126e8:	4618      	mov	r0, r3
 80126ea:	f000 fefe 	bl	80134ea <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80126ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126f0:	88db      	ldrh	r3, [r3, #6]
 80126f2:	b29b      	uxth	r3, r3
 80126f4:	f003 0320 	and.w	r3, r3, #32
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	bf0c      	ite	eq
 80126fc:	2301      	moveq	r3, #1
 80126fe:	2300      	movne	r3, #0
 8012700:	b2db      	uxtb	r3, r3
 8012702:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8012704:	69fb      	ldr	r3, [r7, #28]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d00e      	beq.n	8012728 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801270a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801270c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801270e:	4413      	add	r3, r2
 8012710:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8012712:	8b7a      	ldrh	r2, [r7, #26]
 8012714:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012716:	429a      	cmp	r2, r3
 8012718:	f0c0 80a0 	bcc.w	801285c <ip4_reass+0x2ac>
 801271c:	8b7b      	ldrh	r3, [r7, #26]
 801271e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 8012722:	4293      	cmp	r3, r2
 8012724:	f200 809a 	bhi.w	801285c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8012728:	69fa      	ldr	r2, [r7, #28]
 801272a:	6879      	ldr	r1, [r7, #4]
 801272c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801272e:	f7ff fdd5 	bl	80122dc <ip_reass_chain_frag_into_datagram_and_validate>
 8012732:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8012734:	697b      	ldr	r3, [r7, #20]
 8012736:	f1b3 3fff 	cmp.w	r3, #4294967295
 801273a:	f000 809b 	beq.w	8012874 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801273e:	4b48      	ldr	r3, [pc, #288]	@ (8012860 <ip4_reass+0x2b0>)
 8012740:	881a      	ldrh	r2, [r3, #0]
 8012742:	8c3b      	ldrh	r3, [r7, #32]
 8012744:	4413      	add	r3, r2
 8012746:	b29a      	uxth	r2, r3
 8012748:	4b45      	ldr	r3, [pc, #276]	@ (8012860 <ip4_reass+0x2b0>)
 801274a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801274c:	69fb      	ldr	r3, [r7, #28]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d00d      	beq.n	801276e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8012752:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8012754:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012756:	4413      	add	r3, r2
 8012758:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801275a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801275c:	8a7a      	ldrh	r2, [r7, #18]
 801275e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8012760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012762:	7f9b      	ldrb	r3, [r3, #30]
 8012764:	f043 0301 	orr.w	r3, r3, #1
 8012768:	b2da      	uxtb	r2, r3
 801276a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801276c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801276e:	697b      	ldr	r3, [r7, #20]
 8012770:	2b01      	cmp	r3, #1
 8012772:	d171      	bne.n	8012858 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8012774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012776:	8b9b      	ldrh	r3, [r3, #28]
 8012778:	3314      	adds	r3, #20
 801277a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801277c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801277e:	685b      	ldr	r3, [r3, #4]
 8012780:	685b      	ldr	r3, [r3, #4]
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8012786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012788:	685b      	ldr	r3, [r3, #4]
 801278a:	685b      	ldr	r3, [r3, #4]
 801278c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801278e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012790:	3308      	adds	r3, #8
 8012792:	2214      	movs	r2, #20
 8012794:	4619      	mov	r1, r3
 8012796:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012798:	f000 fea7 	bl	80134ea <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801279c:	8a3b      	ldrh	r3, [r7, #16]
 801279e:	4618      	mov	r0, r3
 80127a0:	f7f6 fa16 	bl	8008bd0 <lwip_htons>
 80127a4:	4603      	mov	r3, r0
 80127a6:	461a      	mov	r2, r3
 80127a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127aa:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80127ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127ae:	2200      	movs	r2, #0
 80127b0:	719a      	strb	r2, [r3, #6]
 80127b2:	2200      	movs	r2, #0
 80127b4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80127b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127b8:	2200      	movs	r2, #0
 80127ba:	729a      	strb	r2, [r3, #10]
 80127bc:	2200      	movs	r2, #0
 80127be:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80127c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127c2:	685b      	ldr	r3, [r3, #4]
 80127c4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80127c6:	e00d      	b.n	80127e4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80127c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127ca:	685b      	ldr	r3, [r3, #4]
 80127cc:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80127ce:	2114      	movs	r1, #20
 80127d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80127d2:	f7f7 fcd5 	bl	800a180 <pbuf_remove_header>
      pbuf_cat(p, r);
 80127d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80127d8:	6878      	ldr	r0, [r7, #4]
 80127da:	f7f7 fe19 	bl	800a410 <pbuf_cat>
      r = iprh->next_pbuf;
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 80127e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d1ee      	bne.n	80127c8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80127ea:	4b1e      	ldr	r3, [pc, #120]	@ (8012864 <ip4_reass+0x2b4>)
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127f0:	429a      	cmp	r2, r3
 80127f2:	d102      	bne.n	80127fa <ip4_reass+0x24a>
      ipr_prev = NULL;
 80127f4:	2300      	movs	r3, #0
 80127f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80127f8:	e010      	b.n	801281c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80127fa:	4b1a      	ldr	r3, [pc, #104]	@ (8012864 <ip4_reass+0x2b4>)
 80127fc:	681b      	ldr	r3, [r3, #0]
 80127fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012800:	e007      	b.n	8012812 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8012802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012808:	429a      	cmp	r2, r3
 801280a:	d006      	beq.n	801281a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801280c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012814:	2b00      	cmp	r3, #0
 8012816:	d1f4      	bne.n	8012802 <ip4_reass+0x252>
 8012818:	e000      	b.n	801281c <ip4_reass+0x26c>
          break;
 801281a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801281c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801281e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012820:	f7ff fd2e 	bl	8012280 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8012824:	6878      	ldr	r0, [r7, #4]
 8012826:	f7f7 fdb9 	bl	800a39c <pbuf_clen>
 801282a:	4603      	mov	r3, r0
 801282c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801282e:	4b0c      	ldr	r3, [pc, #48]	@ (8012860 <ip4_reass+0x2b0>)
 8012830:	881b      	ldrh	r3, [r3, #0]
 8012832:	8c3a      	ldrh	r2, [r7, #32]
 8012834:	429a      	cmp	r2, r3
 8012836:	d906      	bls.n	8012846 <ip4_reass+0x296>
 8012838:	4b0b      	ldr	r3, [pc, #44]	@ (8012868 <ip4_reass+0x2b8>)
 801283a:	f240 229b 	movw	r2, #667	@ 0x29b
 801283e:	490b      	ldr	r1, [pc, #44]	@ (801286c <ip4_reass+0x2bc>)
 8012840:	480b      	ldr	r0, [pc, #44]	@ (8012870 <ip4_reass+0x2c0>)
 8012842:	f000 fd13 	bl	801326c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8012846:	4b06      	ldr	r3, [pc, #24]	@ (8012860 <ip4_reass+0x2b0>)
 8012848:	881a      	ldrh	r2, [r3, #0]
 801284a:	8c3b      	ldrh	r3, [r7, #32]
 801284c:	1ad3      	subs	r3, r2, r3
 801284e:	b29a      	uxth	r2, r3
 8012850:	4b03      	ldr	r3, [pc, #12]	@ (8012860 <ip4_reass+0x2b0>)
 8012852:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	e038      	b.n	80128ca <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8012858:	2300      	movs	r3, #0
 801285a:	e036      	b.n	80128ca <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801285c:	bf00      	nop
 801285e:	e00a      	b.n	8012876 <ip4_reass+0x2c6>
 8012860:	20008b2c 	.word	0x20008b2c
 8012864:	20008b28 	.word	0x20008b28
 8012868:	08016dfc 	.word	0x08016dfc
 801286c:	08016f6c 	.word	0x08016f6c
 8012870:	08016e44 	.word	0x08016e44
    goto nullreturn_ipr;
 8012874:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8012876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012878:	2b00      	cmp	r3, #0
 801287a:	d106      	bne.n	801288a <ip4_reass+0x2da>
 801287c:	4b15      	ldr	r3, [pc, #84]	@ (80128d4 <ip4_reass+0x324>)
 801287e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8012882:	4915      	ldr	r1, [pc, #84]	@ (80128d8 <ip4_reass+0x328>)
 8012884:	4815      	ldr	r0, [pc, #84]	@ (80128dc <ip4_reass+0x32c>)
 8012886:	f000 fcf1 	bl	801326c <iprintf>
  if (ipr->p == NULL) {
 801288a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801288c:	685b      	ldr	r3, [r3, #4]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d116      	bne.n	80128c0 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8012892:	4b13      	ldr	r3, [pc, #76]	@ (80128e0 <ip4_reass+0x330>)
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012898:	429a      	cmp	r2, r3
 801289a:	d006      	beq.n	80128aa <ip4_reass+0x2fa>
 801289c:	4b0d      	ldr	r3, [pc, #52]	@ (80128d4 <ip4_reass+0x324>)
 801289e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80128a2:	4910      	ldr	r1, [pc, #64]	@ (80128e4 <ip4_reass+0x334>)
 80128a4:	480d      	ldr	r0, [pc, #52]	@ (80128dc <ip4_reass+0x32c>)
 80128a6:	f000 fce1 	bl	801326c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80128aa:	2100      	movs	r1, #0
 80128ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80128ae:	f7ff fce7 	bl	8012280 <ip_reass_dequeue_datagram>
 80128b2:	e006      	b.n	80128c2 <ip4_reass+0x312>
    goto nullreturn;
 80128b4:	bf00      	nop
 80128b6:	e004      	b.n	80128c2 <ip4_reass+0x312>
    goto nullreturn;
 80128b8:	bf00      	nop
 80128ba:	e002      	b.n	80128c2 <ip4_reass+0x312>
      goto nullreturn;
 80128bc:	bf00      	nop
 80128be:	e000      	b.n	80128c2 <ip4_reass+0x312>
  }

nullreturn:
 80128c0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80128c2:	6878      	ldr	r0, [r7, #4]
 80128c4:	f7f7 fce2 	bl	800a28c <pbuf_free>
  return NULL;
 80128c8:	2300      	movs	r3, #0
}
 80128ca:	4618      	mov	r0, r3
 80128cc:	3738      	adds	r7, #56	@ 0x38
 80128ce:	46bd      	mov	sp, r7
 80128d0:	bd80      	pop	{r7, pc}
 80128d2:	bf00      	nop
 80128d4:	08016dfc 	.word	0x08016dfc
 80128d8:	08016f88 	.word	0x08016f88
 80128dc:	08016e44 	.word	0x08016e44
 80128e0:	20008b28 	.word	0x20008b28
 80128e4:	08016f94 	.word	0x08016f94

080128e8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80128ec:	2005      	movs	r0, #5
 80128ee:	f7f6 fde7 	bl	80094c0 <memp_malloc>
 80128f2:	4603      	mov	r3, r0
}
 80128f4:	4618      	mov	r0, r3
 80128f6:	bd80      	pop	{r7, pc}

080128f8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80128f8:	b580      	push	{r7, lr}
 80128fa:	b082      	sub	sp, #8
 80128fc:	af00      	add	r7, sp, #0
 80128fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	2b00      	cmp	r3, #0
 8012904:	d106      	bne.n	8012914 <ip_frag_free_pbuf_custom_ref+0x1c>
 8012906:	4b07      	ldr	r3, [pc, #28]	@ (8012924 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8012908:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801290c:	4906      	ldr	r1, [pc, #24]	@ (8012928 <ip_frag_free_pbuf_custom_ref+0x30>)
 801290e:	4807      	ldr	r0, [pc, #28]	@ (801292c <ip_frag_free_pbuf_custom_ref+0x34>)
 8012910:	f000 fcac 	bl	801326c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8012914:	6879      	ldr	r1, [r7, #4]
 8012916:	2005      	movs	r0, #5
 8012918:	f7f6 fe42 	bl	80095a0 <memp_free>
}
 801291c:	bf00      	nop
 801291e:	3708      	adds	r7, #8
 8012920:	46bd      	mov	sp, r7
 8012922:	bd80      	pop	{r7, pc}
 8012924:	08016dfc 	.word	0x08016dfc
 8012928:	08016fb4 	.word	0x08016fb4
 801292c:	08016e44 	.word	0x08016e44

08012930 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b084      	sub	sp, #16
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d106      	bne.n	8012950 <ipfrag_free_pbuf_custom+0x20>
 8012942:	4b11      	ldr	r3, [pc, #68]	@ (8012988 <ipfrag_free_pbuf_custom+0x58>)
 8012944:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8012948:	4910      	ldr	r1, [pc, #64]	@ (801298c <ipfrag_free_pbuf_custom+0x5c>)
 801294a:	4811      	ldr	r0, [pc, #68]	@ (8012990 <ipfrag_free_pbuf_custom+0x60>)
 801294c:	f000 fc8e 	bl	801326c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8012950:	68fa      	ldr	r2, [r7, #12]
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	429a      	cmp	r2, r3
 8012956:	d006      	beq.n	8012966 <ipfrag_free_pbuf_custom+0x36>
 8012958:	4b0b      	ldr	r3, [pc, #44]	@ (8012988 <ipfrag_free_pbuf_custom+0x58>)
 801295a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801295e:	490d      	ldr	r1, [pc, #52]	@ (8012994 <ipfrag_free_pbuf_custom+0x64>)
 8012960:	480b      	ldr	r0, [pc, #44]	@ (8012990 <ipfrag_free_pbuf_custom+0x60>)
 8012962:	f000 fc83 	bl	801326c <iprintf>
  if (pcr->original != NULL) {
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	695b      	ldr	r3, [r3, #20]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d004      	beq.n	8012978 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801296e:	68fb      	ldr	r3, [r7, #12]
 8012970:	695b      	ldr	r3, [r3, #20]
 8012972:	4618      	mov	r0, r3
 8012974:	f7f7 fc8a 	bl	800a28c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8012978:	68f8      	ldr	r0, [r7, #12]
 801297a:	f7ff ffbd 	bl	80128f8 <ip_frag_free_pbuf_custom_ref>
}
 801297e:	bf00      	nop
 8012980:	3710      	adds	r7, #16
 8012982:	46bd      	mov	sp, r7
 8012984:	bd80      	pop	{r7, pc}
 8012986:	bf00      	nop
 8012988:	08016dfc 	.word	0x08016dfc
 801298c:	08016fc0 	.word	0x08016fc0
 8012990:	08016e44 	.word	0x08016e44
 8012994:	08016fcc 	.word	0x08016fcc

08012998 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8012998:	b580      	push	{r7, lr}
 801299a:	b094      	sub	sp, #80	@ 0x50
 801299c:	af02      	add	r7, sp, #8
 801299e:	60f8      	str	r0, [r7, #12]
 80129a0:	60b9      	str	r1, [r7, #8]
 80129a2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80129a4:	2300      	movs	r3, #0
 80129a6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80129aa:	68bb      	ldr	r3, [r7, #8]
 80129ac:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80129ae:	3b14      	subs	r3, #20
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	da00      	bge.n	80129b6 <ip4_frag+0x1e>
 80129b4:	3307      	adds	r3, #7
 80129b6:	10db      	asrs	r3, r3, #3
 80129b8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80129ba:	2314      	movs	r3, #20
 80129bc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	685b      	ldr	r3, [r3, #4]
 80129c2:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 80129c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129c6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80129c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129ca:	781b      	ldrb	r3, [r3, #0]
 80129cc:	f003 030f 	and.w	r3, r3, #15
 80129d0:	b2db      	uxtb	r3, r3
 80129d2:	009b      	lsls	r3, r3, #2
 80129d4:	b2db      	uxtb	r3, r3
 80129d6:	2b14      	cmp	r3, #20
 80129d8:	d002      	beq.n	80129e0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80129da:	f06f 0305 	mvn.w	r3, #5
 80129de:	e110      	b.n	8012c02 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	895b      	ldrh	r3, [r3, #10]
 80129e4:	2b13      	cmp	r3, #19
 80129e6:	d809      	bhi.n	80129fc <ip4_frag+0x64>
 80129e8:	4b88      	ldr	r3, [pc, #544]	@ (8012c0c <ip4_frag+0x274>)
 80129ea:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 80129ee:	4988      	ldr	r1, [pc, #544]	@ (8012c10 <ip4_frag+0x278>)
 80129f0:	4888      	ldr	r0, [pc, #544]	@ (8012c14 <ip4_frag+0x27c>)
 80129f2:	f000 fc3b 	bl	801326c <iprintf>
 80129f6:	f06f 0305 	mvn.w	r3, #5
 80129fa:	e102      	b.n	8012c02 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80129fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129fe:	88db      	ldrh	r3, [r3, #6]
 8012a00:	b29b      	uxth	r3, r3
 8012a02:	4618      	mov	r0, r3
 8012a04:	f7f6 f8e4 	bl	8008bd0 <lwip_htons>
 8012a08:	4603      	mov	r3, r0
 8012a0a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8012a0c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8012a0e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012a12:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8012a16:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8012a18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8012a1e:	68fb      	ldr	r3, [r7, #12]
 8012a20:	891b      	ldrh	r3, [r3, #8]
 8012a22:	3b14      	subs	r3, #20
 8012a24:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8012a28:	e0e1      	b.n	8012bee <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8012a2a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8012a2c:	00db      	lsls	r3, r3, #3
 8012a2e:	b29b      	uxth	r3, r3
 8012a30:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012a34:	4293      	cmp	r3, r2
 8012a36:	bf28      	it	cs
 8012a38:	4613      	movcs	r3, r2
 8012a3a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8012a3c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012a40:	2114      	movs	r1, #20
 8012a42:	200e      	movs	r0, #14
 8012a44:	f7f7 f93e 	bl	8009cc4 <pbuf_alloc>
 8012a48:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8012a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	f000 80d5 	beq.w	8012bfc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8012a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a54:	895b      	ldrh	r3, [r3, #10]
 8012a56:	2b13      	cmp	r3, #19
 8012a58:	d806      	bhi.n	8012a68 <ip4_frag+0xd0>
 8012a5a:	4b6c      	ldr	r3, [pc, #432]	@ (8012c0c <ip4_frag+0x274>)
 8012a5c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8012a60:	496d      	ldr	r1, [pc, #436]	@ (8012c18 <ip4_frag+0x280>)
 8012a62:	486c      	ldr	r0, [pc, #432]	@ (8012c14 <ip4_frag+0x27c>)
 8012a64:	f000 fc02 	bl	801326c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8012a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a6a:	685b      	ldr	r3, [r3, #4]
 8012a6c:	2214      	movs	r2, #20
 8012a6e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012a70:	4618      	mov	r0, r3
 8012a72:	f000 fd3a 	bl	80134ea <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8012a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a78:	685b      	ldr	r3, [r3, #4]
 8012a7a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8012a7c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012a7e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8012a82:	e064      	b.n	8012b4e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	895a      	ldrh	r2, [r3, #10]
 8012a88:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012a8a:	1ad3      	subs	r3, r2, r3
 8012a8c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	895b      	ldrh	r3, [r3, #10]
 8012a92:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8012a94:	429a      	cmp	r2, r3
 8012a96:	d906      	bls.n	8012aa6 <ip4_frag+0x10e>
 8012a98:	4b5c      	ldr	r3, [pc, #368]	@ (8012c0c <ip4_frag+0x274>)
 8012a9a:	f240 322d 	movw	r2, #813	@ 0x32d
 8012a9e:	495f      	ldr	r1, [pc, #380]	@ (8012c1c <ip4_frag+0x284>)
 8012aa0:	485c      	ldr	r0, [pc, #368]	@ (8012c14 <ip4_frag+0x27c>)
 8012aa2:	f000 fbe3 	bl	801326c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8012aa6:	8bfa      	ldrh	r2, [r7, #30]
 8012aa8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8012aac:	4293      	cmp	r3, r2
 8012aae:	bf28      	it	cs
 8012ab0:	4613      	movcs	r3, r2
 8012ab2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8012ab6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d105      	bne.n	8012aca <ip4_frag+0x132>
        poff = 0;
 8012abe:	2300      	movs	r3, #0
 8012ac0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	60fb      	str	r3, [r7, #12]
        continue;
 8012ac8:	e041      	b.n	8012b4e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8012aca:	f7ff ff0d 	bl	80128e8 <ip_frag_alloc_pbuf_custom_ref>
 8012ace:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8012ad0:	69bb      	ldr	r3, [r7, #24]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d103      	bne.n	8012ade <ip4_frag+0x146>
        pbuf_free(rambuf);
 8012ad6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012ad8:	f7f7 fbd8 	bl	800a28c <pbuf_free>
        goto memerr;
 8012adc:	e08f      	b.n	8012bfe <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012ade:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012ae4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012ae6:	4413      	add	r3, r2
 8012ae8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8012aec:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8012af0:	9201      	str	r2, [sp, #4]
 8012af2:	9300      	str	r3, [sp, #0]
 8012af4:	4603      	mov	r3, r0
 8012af6:	2241      	movs	r2, #65	@ 0x41
 8012af8:	2000      	movs	r0, #0
 8012afa:	f7f7 fa0d 	bl	8009f18 <pbuf_alloced_custom>
 8012afe:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8012b00:	697b      	ldr	r3, [r7, #20]
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d106      	bne.n	8012b14 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8012b06:	69b8      	ldr	r0, [r7, #24]
 8012b08:	f7ff fef6 	bl	80128f8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012b0c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012b0e:	f7f7 fbbd 	bl	800a28c <pbuf_free>
        goto memerr;
 8012b12:	e074      	b.n	8012bfe <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8012b14:	68f8      	ldr	r0, [r7, #12]
 8012b16:	f7f7 fc59 	bl	800a3cc <pbuf_ref>
      pcr->original = p;
 8012b1a:	69bb      	ldr	r3, [r7, #24]
 8012b1c:	68fa      	ldr	r2, [r7, #12]
 8012b1e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8012b20:	69bb      	ldr	r3, [r7, #24]
 8012b22:	4a3f      	ldr	r2, [pc, #252]	@ (8012c20 <ip4_frag+0x288>)
 8012b24:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8012b26:	6979      	ldr	r1, [r7, #20]
 8012b28:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012b2a:	f7f7 fc71 	bl	800a410 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8012b2e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8012b32:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8012b36:	1ad3      	subs	r3, r2, r3
 8012b38:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8012b3c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d004      	beq.n	8012b4e <ip4_frag+0x1b6>
        poff = 0;
 8012b44:	2300      	movs	r3, #0
 8012b46:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8012b4e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d196      	bne.n	8012a84 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8012b56:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8012b58:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8012b5c:	4413      	add	r3, r2
 8012b5e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8012b60:	68bb      	ldr	r3, [r7, #8]
 8012b62:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8012b64:	f1a3 0213 	sub.w	r2, r3, #19
 8012b68:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012b6c:	429a      	cmp	r2, r3
 8012b6e:	bfcc      	ite	gt
 8012b70:	2301      	movgt	r3, #1
 8012b72:	2300      	movle	r3, #0
 8012b74:	b2db      	uxtb	r3, r3
 8012b76:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8012b78:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012b7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012b80:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8012b82:	6a3b      	ldr	r3, [r7, #32]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d002      	beq.n	8012b8e <ip4_frag+0x1f6>
 8012b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d003      	beq.n	8012b96 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8012b8e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8012b90:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012b94:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8012b96:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8012b98:	4618      	mov	r0, r3
 8012b9a:	f7f6 f819 	bl	8008bd0 <lwip_htons>
 8012b9e:	4603      	mov	r3, r0
 8012ba0:	461a      	mov	r2, r3
 8012ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ba4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8012ba6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012ba8:	3314      	adds	r3, #20
 8012baa:	b29b      	uxth	r3, r3
 8012bac:	4618      	mov	r0, r3
 8012bae:	f7f6 f80f 	bl	8008bd0 <lwip_htons>
 8012bb2:	4603      	mov	r3, r0
 8012bb4:	461a      	mov	r2, r3
 8012bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bb8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8012bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	729a      	strb	r2, [r3, #10]
 8012bc0:	2200      	movs	r2, #0
 8012bc2:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8012bc4:	68bb      	ldr	r3, [r7, #8]
 8012bc6:	695b      	ldr	r3, [r3, #20]
 8012bc8:	687a      	ldr	r2, [r7, #4]
 8012bca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012bcc:	68b8      	ldr	r0, [r7, #8]
 8012bce:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8012bd0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012bd2:	f7f7 fb5b 	bl	800a28c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8012bd6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012bda:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012bdc:	1ad3      	subs	r3, r2, r3
 8012bde:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8012be2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8012be6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8012be8:	4413      	add	r3, r2
 8012bea:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8012bee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	f47f af19 	bne.w	8012a2a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8012bf8:	2300      	movs	r3, #0
 8012bfa:	e002      	b.n	8012c02 <ip4_frag+0x26a>
      goto memerr;
 8012bfc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8012bfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012c02:	4618      	mov	r0, r3
 8012c04:	3748      	adds	r7, #72	@ 0x48
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}
 8012c0a:	bf00      	nop
 8012c0c:	08016dfc 	.word	0x08016dfc
 8012c10:	08016fd8 	.word	0x08016fd8
 8012c14:	08016e44 	.word	0x08016e44
 8012c18:	08016ff4 	.word	0x08016ff4
 8012c1c:	08017014 	.word	0x08017014
 8012c20:	08012931 	.word	0x08012931

08012c24 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8012c24:	b580      	push	{r7, lr}
 8012c26:	b086      	sub	sp, #24
 8012c28:	af00      	add	r7, sp, #0
 8012c2a:	6078      	str	r0, [r7, #4]
 8012c2c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8012c2e:	230e      	movs	r3, #14
 8012c30:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	895b      	ldrh	r3, [r3, #10]
 8012c36:	2b0e      	cmp	r3, #14
 8012c38:	d96e      	bls.n	8012d18 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	7bdb      	ldrb	r3, [r3, #15]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d106      	bne.n	8012c50 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8012c42:	683b      	ldr	r3, [r7, #0]
 8012c44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012c48:	3301      	adds	r3, #1
 8012c4a:	b2da      	uxtb	r2, r3
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	685b      	ldr	r3, [r3, #4]
 8012c54:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8012c56:	693b      	ldr	r3, [r7, #16]
 8012c58:	7b1a      	ldrb	r2, [r3, #12]
 8012c5a:	7b5b      	ldrb	r3, [r3, #13]
 8012c5c:	021b      	lsls	r3, r3, #8
 8012c5e:	4313      	orrs	r3, r2
 8012c60:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8012c62:	693b      	ldr	r3, [r7, #16]
 8012c64:	781b      	ldrb	r3, [r3, #0]
 8012c66:	f003 0301 	and.w	r3, r3, #1
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d023      	beq.n	8012cb6 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8012c6e:	693b      	ldr	r3, [r7, #16]
 8012c70:	781b      	ldrb	r3, [r3, #0]
 8012c72:	2b01      	cmp	r3, #1
 8012c74:	d10f      	bne.n	8012c96 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012c76:	693b      	ldr	r3, [r7, #16]
 8012c78:	785b      	ldrb	r3, [r3, #1]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d11b      	bne.n	8012cb6 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8012c7e:	693b      	ldr	r3, [r7, #16]
 8012c80:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012c82:	2b5e      	cmp	r3, #94	@ 0x5e
 8012c84:	d117      	bne.n	8012cb6 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	7b5b      	ldrb	r3, [r3, #13]
 8012c8a:	f043 0310 	orr.w	r3, r3, #16
 8012c8e:	b2da      	uxtb	r2, r3
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	735a      	strb	r2, [r3, #13]
 8012c94:	e00f      	b.n	8012cb6 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8012c96:	693b      	ldr	r3, [r7, #16]
 8012c98:	2206      	movs	r2, #6
 8012c9a:	4928      	ldr	r1, [pc, #160]	@ (8012d3c <ethernet_input+0x118>)
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	f000 fb5c 	bl	801335a <memcmp>
 8012ca2:	4603      	mov	r3, r0
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d106      	bne.n	8012cb6 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	7b5b      	ldrb	r3, [r3, #13]
 8012cac:	f043 0308 	orr.w	r3, r3, #8
 8012cb0:	b2da      	uxtb	r2, r3
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8012cb6:	89fb      	ldrh	r3, [r7, #14]
 8012cb8:	2b08      	cmp	r3, #8
 8012cba:	d003      	beq.n	8012cc4 <ethernet_input+0xa0>
 8012cbc:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8012cc0:	d014      	beq.n	8012cec <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8012cc2:	e032      	b.n	8012d2a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012cc4:	683b      	ldr	r3, [r7, #0]
 8012cc6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012cca:	f003 0308 	and.w	r3, r3, #8
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d024      	beq.n	8012d1c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8012cd2:	8afb      	ldrh	r3, [r7, #22]
 8012cd4:	4619      	mov	r1, r3
 8012cd6:	6878      	ldr	r0, [r7, #4]
 8012cd8:	f7f7 fa52 	bl	800a180 <pbuf_remove_header>
 8012cdc:	4603      	mov	r3, r0
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d11e      	bne.n	8012d20 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8012ce2:	6839      	ldr	r1, [r7, #0]
 8012ce4:	6878      	ldr	r0, [r7, #4]
 8012ce6:	f7fe ff21 	bl	8011b2c <ip4_input>
      break;
 8012cea:	e013      	b.n	8012d14 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012cec:	683b      	ldr	r3, [r7, #0]
 8012cee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012cf2:	f003 0308 	and.w	r3, r3, #8
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d014      	beq.n	8012d24 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8012cfa:	8afb      	ldrh	r3, [r7, #22]
 8012cfc:	4619      	mov	r1, r3
 8012cfe:	6878      	ldr	r0, [r7, #4]
 8012d00:	f7f7 fa3e 	bl	800a180 <pbuf_remove_header>
 8012d04:	4603      	mov	r3, r0
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d10e      	bne.n	8012d28 <ethernet_input+0x104>
        etharp_input(p, netif);
 8012d0a:	6839      	ldr	r1, [r7, #0]
 8012d0c:	6878      	ldr	r0, [r7, #4]
 8012d0e:	f7fe f8c1 	bl	8010e94 <etharp_input>
      break;
 8012d12:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8012d14:	2300      	movs	r3, #0
 8012d16:	e00c      	b.n	8012d32 <ethernet_input+0x10e>
    goto free_and_return;
 8012d18:	bf00      	nop
 8012d1a:	e006      	b.n	8012d2a <ethernet_input+0x106>
        goto free_and_return;
 8012d1c:	bf00      	nop
 8012d1e:	e004      	b.n	8012d2a <ethernet_input+0x106>
        goto free_and_return;
 8012d20:	bf00      	nop
 8012d22:	e002      	b.n	8012d2a <ethernet_input+0x106>
        goto free_and_return;
 8012d24:	bf00      	nop
 8012d26:	e000      	b.n	8012d2a <ethernet_input+0x106>
        goto free_and_return;
 8012d28:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8012d2a:	6878      	ldr	r0, [r7, #4]
 8012d2c:	f7f7 faae 	bl	800a28c <pbuf_free>
  return ERR_OK;
 8012d30:	2300      	movs	r3, #0
}
 8012d32:	4618      	mov	r0, r3
 8012d34:	3718      	adds	r7, #24
 8012d36:	46bd      	mov	sp, r7
 8012d38:	bd80      	pop	{r7, pc}
 8012d3a:	bf00      	nop
 8012d3c:	080171b0 	.word	0x080171b0

08012d40 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8012d40:	b580      	push	{r7, lr}
 8012d42:	b086      	sub	sp, #24
 8012d44:	af00      	add	r7, sp, #0
 8012d46:	60f8      	str	r0, [r7, #12]
 8012d48:	60b9      	str	r1, [r7, #8]
 8012d4a:	607a      	str	r2, [r7, #4]
 8012d4c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8012d4e:	8c3b      	ldrh	r3, [r7, #32]
 8012d50:	4618      	mov	r0, r3
 8012d52:	f7f5 ff3d 	bl	8008bd0 <lwip_htons>
 8012d56:	4603      	mov	r3, r0
 8012d58:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8012d5a:	210e      	movs	r1, #14
 8012d5c:	68b8      	ldr	r0, [r7, #8]
 8012d5e:	f7f7 f9ff 	bl	800a160 <pbuf_add_header>
 8012d62:	4603      	mov	r3, r0
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d125      	bne.n	8012db4 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8012d68:	68bb      	ldr	r3, [r7, #8]
 8012d6a:	685b      	ldr	r3, [r3, #4]
 8012d6c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8012d6e:	693b      	ldr	r3, [r7, #16]
 8012d70:	8afa      	ldrh	r2, [r7, #22]
 8012d72:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8012d74:	693b      	ldr	r3, [r7, #16]
 8012d76:	2206      	movs	r2, #6
 8012d78:	6839      	ldr	r1, [r7, #0]
 8012d7a:	4618      	mov	r0, r3
 8012d7c:	f000 fbb5 	bl	80134ea <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8012d80:	693b      	ldr	r3, [r7, #16]
 8012d82:	3306      	adds	r3, #6
 8012d84:	2206      	movs	r2, #6
 8012d86:	6879      	ldr	r1, [r7, #4]
 8012d88:	4618      	mov	r0, r3
 8012d8a:	f000 fbae 	bl	80134ea <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8012d8e:	68fb      	ldr	r3, [r7, #12]
 8012d90:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8012d94:	2b06      	cmp	r3, #6
 8012d96:	d006      	beq.n	8012da6 <ethernet_output+0x66>
 8012d98:	4b0a      	ldr	r3, [pc, #40]	@ (8012dc4 <ethernet_output+0x84>)
 8012d9a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8012d9e:	490a      	ldr	r1, [pc, #40]	@ (8012dc8 <ethernet_output+0x88>)
 8012da0:	480a      	ldr	r0, [pc, #40]	@ (8012dcc <ethernet_output+0x8c>)
 8012da2:	f000 fa63 	bl	801326c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	699b      	ldr	r3, [r3, #24]
 8012daa:	68b9      	ldr	r1, [r7, #8]
 8012dac:	68f8      	ldr	r0, [r7, #12]
 8012dae:	4798      	blx	r3
 8012db0:	4603      	mov	r3, r0
 8012db2:	e002      	b.n	8012dba <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8012db4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8012db6:	f06f 0301 	mvn.w	r3, #1
}
 8012dba:	4618      	mov	r0, r3
 8012dbc:	3718      	adds	r7, #24
 8012dbe:	46bd      	mov	sp, r7
 8012dc0:	bd80      	pop	{r7, pc}
 8012dc2:	bf00      	nop
 8012dc4:	08017024 	.word	0x08017024
 8012dc8:	0801705c 	.word	0x0801705c
 8012dcc:	08017090 	.word	0x08017090

08012dd0 <calloc>:
 8012dd0:	4b02      	ldr	r3, [pc, #8]	@ (8012ddc <calloc+0xc>)
 8012dd2:	460a      	mov	r2, r1
 8012dd4:	4601      	mov	r1, r0
 8012dd6:	6818      	ldr	r0, [r3, #0]
 8012dd8:	f000 b802 	b.w	8012de0 <_calloc_r>
 8012ddc:	200000b0 	.word	0x200000b0

08012de0 <_calloc_r>:
 8012de0:	b570      	push	{r4, r5, r6, lr}
 8012de2:	fba1 5402 	umull	r5, r4, r1, r2
 8012de6:	b934      	cbnz	r4, 8012df6 <_calloc_r+0x16>
 8012de8:	4629      	mov	r1, r5
 8012dea:	f000 f82f 	bl	8012e4c <_malloc_r>
 8012dee:	4606      	mov	r6, r0
 8012df0:	b928      	cbnz	r0, 8012dfe <_calloc_r+0x1e>
 8012df2:	4630      	mov	r0, r6
 8012df4:	bd70      	pop	{r4, r5, r6, pc}
 8012df6:	220c      	movs	r2, #12
 8012df8:	6002      	str	r2, [r0, #0]
 8012dfa:	2600      	movs	r6, #0
 8012dfc:	e7f9      	b.n	8012df2 <_calloc_r+0x12>
 8012dfe:	462a      	mov	r2, r5
 8012e00:	4621      	mov	r1, r4
 8012e02:	f000 fad4 	bl	80133ae <memset>
 8012e06:	e7f4      	b.n	8012df2 <_calloc_r+0x12>

08012e08 <sbrk_aligned>:
 8012e08:	b570      	push	{r4, r5, r6, lr}
 8012e0a:	4e0f      	ldr	r6, [pc, #60]	@ (8012e48 <sbrk_aligned+0x40>)
 8012e0c:	460c      	mov	r4, r1
 8012e0e:	6831      	ldr	r1, [r6, #0]
 8012e10:	4605      	mov	r5, r0
 8012e12:	b911      	cbnz	r1, 8012e1a <sbrk_aligned+0x12>
 8012e14:	f000 fb1a 	bl	801344c <_sbrk_r>
 8012e18:	6030      	str	r0, [r6, #0]
 8012e1a:	4621      	mov	r1, r4
 8012e1c:	4628      	mov	r0, r5
 8012e1e:	f000 fb15 	bl	801344c <_sbrk_r>
 8012e22:	1c43      	adds	r3, r0, #1
 8012e24:	d103      	bne.n	8012e2e <sbrk_aligned+0x26>
 8012e26:	f04f 34ff 	mov.w	r4, #4294967295
 8012e2a:	4620      	mov	r0, r4
 8012e2c:	bd70      	pop	{r4, r5, r6, pc}
 8012e2e:	1cc4      	adds	r4, r0, #3
 8012e30:	f024 0403 	bic.w	r4, r4, #3
 8012e34:	42a0      	cmp	r0, r4
 8012e36:	d0f8      	beq.n	8012e2a <sbrk_aligned+0x22>
 8012e38:	1a21      	subs	r1, r4, r0
 8012e3a:	4628      	mov	r0, r5
 8012e3c:	f000 fb06 	bl	801344c <_sbrk_r>
 8012e40:	3001      	adds	r0, #1
 8012e42:	d1f2      	bne.n	8012e2a <sbrk_aligned+0x22>
 8012e44:	e7ef      	b.n	8012e26 <sbrk_aligned+0x1e>
 8012e46:	bf00      	nop
 8012e48:	20008b30 	.word	0x20008b30

08012e4c <_malloc_r>:
 8012e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e50:	1ccd      	adds	r5, r1, #3
 8012e52:	f025 0503 	bic.w	r5, r5, #3
 8012e56:	3508      	adds	r5, #8
 8012e58:	2d0c      	cmp	r5, #12
 8012e5a:	bf38      	it	cc
 8012e5c:	250c      	movcc	r5, #12
 8012e5e:	2d00      	cmp	r5, #0
 8012e60:	4606      	mov	r6, r0
 8012e62:	db01      	blt.n	8012e68 <_malloc_r+0x1c>
 8012e64:	42a9      	cmp	r1, r5
 8012e66:	d904      	bls.n	8012e72 <_malloc_r+0x26>
 8012e68:	230c      	movs	r3, #12
 8012e6a:	6033      	str	r3, [r6, #0]
 8012e6c:	2000      	movs	r0, #0
 8012e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012f48 <_malloc_r+0xfc>
 8012e76:	f000 f869 	bl	8012f4c <__malloc_lock>
 8012e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8012e7e:	461c      	mov	r4, r3
 8012e80:	bb44      	cbnz	r4, 8012ed4 <_malloc_r+0x88>
 8012e82:	4629      	mov	r1, r5
 8012e84:	4630      	mov	r0, r6
 8012e86:	f7ff ffbf 	bl	8012e08 <sbrk_aligned>
 8012e8a:	1c43      	adds	r3, r0, #1
 8012e8c:	4604      	mov	r4, r0
 8012e8e:	d158      	bne.n	8012f42 <_malloc_r+0xf6>
 8012e90:	f8d8 4000 	ldr.w	r4, [r8]
 8012e94:	4627      	mov	r7, r4
 8012e96:	2f00      	cmp	r7, #0
 8012e98:	d143      	bne.n	8012f22 <_malloc_r+0xd6>
 8012e9a:	2c00      	cmp	r4, #0
 8012e9c:	d04b      	beq.n	8012f36 <_malloc_r+0xea>
 8012e9e:	6823      	ldr	r3, [r4, #0]
 8012ea0:	4639      	mov	r1, r7
 8012ea2:	4630      	mov	r0, r6
 8012ea4:	eb04 0903 	add.w	r9, r4, r3
 8012ea8:	f000 fad0 	bl	801344c <_sbrk_r>
 8012eac:	4581      	cmp	r9, r0
 8012eae:	d142      	bne.n	8012f36 <_malloc_r+0xea>
 8012eb0:	6821      	ldr	r1, [r4, #0]
 8012eb2:	1a6d      	subs	r5, r5, r1
 8012eb4:	4629      	mov	r1, r5
 8012eb6:	4630      	mov	r0, r6
 8012eb8:	f7ff ffa6 	bl	8012e08 <sbrk_aligned>
 8012ebc:	3001      	adds	r0, #1
 8012ebe:	d03a      	beq.n	8012f36 <_malloc_r+0xea>
 8012ec0:	6823      	ldr	r3, [r4, #0]
 8012ec2:	442b      	add	r3, r5
 8012ec4:	6023      	str	r3, [r4, #0]
 8012ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8012eca:	685a      	ldr	r2, [r3, #4]
 8012ecc:	bb62      	cbnz	r2, 8012f28 <_malloc_r+0xdc>
 8012ece:	f8c8 7000 	str.w	r7, [r8]
 8012ed2:	e00f      	b.n	8012ef4 <_malloc_r+0xa8>
 8012ed4:	6822      	ldr	r2, [r4, #0]
 8012ed6:	1b52      	subs	r2, r2, r5
 8012ed8:	d420      	bmi.n	8012f1c <_malloc_r+0xd0>
 8012eda:	2a0b      	cmp	r2, #11
 8012edc:	d917      	bls.n	8012f0e <_malloc_r+0xc2>
 8012ede:	1961      	adds	r1, r4, r5
 8012ee0:	42a3      	cmp	r3, r4
 8012ee2:	6025      	str	r5, [r4, #0]
 8012ee4:	bf18      	it	ne
 8012ee6:	6059      	strne	r1, [r3, #4]
 8012ee8:	6863      	ldr	r3, [r4, #4]
 8012eea:	bf08      	it	eq
 8012eec:	f8c8 1000 	streq.w	r1, [r8]
 8012ef0:	5162      	str	r2, [r4, r5]
 8012ef2:	604b      	str	r3, [r1, #4]
 8012ef4:	4630      	mov	r0, r6
 8012ef6:	f000 f82f 	bl	8012f58 <__malloc_unlock>
 8012efa:	f104 000b 	add.w	r0, r4, #11
 8012efe:	1d23      	adds	r3, r4, #4
 8012f00:	f020 0007 	bic.w	r0, r0, #7
 8012f04:	1ac2      	subs	r2, r0, r3
 8012f06:	bf1c      	itt	ne
 8012f08:	1a1b      	subne	r3, r3, r0
 8012f0a:	50a3      	strne	r3, [r4, r2]
 8012f0c:	e7af      	b.n	8012e6e <_malloc_r+0x22>
 8012f0e:	6862      	ldr	r2, [r4, #4]
 8012f10:	42a3      	cmp	r3, r4
 8012f12:	bf0c      	ite	eq
 8012f14:	f8c8 2000 	streq.w	r2, [r8]
 8012f18:	605a      	strne	r2, [r3, #4]
 8012f1a:	e7eb      	b.n	8012ef4 <_malloc_r+0xa8>
 8012f1c:	4623      	mov	r3, r4
 8012f1e:	6864      	ldr	r4, [r4, #4]
 8012f20:	e7ae      	b.n	8012e80 <_malloc_r+0x34>
 8012f22:	463c      	mov	r4, r7
 8012f24:	687f      	ldr	r7, [r7, #4]
 8012f26:	e7b6      	b.n	8012e96 <_malloc_r+0x4a>
 8012f28:	461a      	mov	r2, r3
 8012f2a:	685b      	ldr	r3, [r3, #4]
 8012f2c:	42a3      	cmp	r3, r4
 8012f2e:	d1fb      	bne.n	8012f28 <_malloc_r+0xdc>
 8012f30:	2300      	movs	r3, #0
 8012f32:	6053      	str	r3, [r2, #4]
 8012f34:	e7de      	b.n	8012ef4 <_malloc_r+0xa8>
 8012f36:	230c      	movs	r3, #12
 8012f38:	6033      	str	r3, [r6, #0]
 8012f3a:	4630      	mov	r0, r6
 8012f3c:	f000 f80c 	bl	8012f58 <__malloc_unlock>
 8012f40:	e794      	b.n	8012e6c <_malloc_r+0x20>
 8012f42:	6005      	str	r5, [r0, #0]
 8012f44:	e7d6      	b.n	8012ef4 <_malloc_r+0xa8>
 8012f46:	bf00      	nop
 8012f48:	20008b34 	.word	0x20008b34

08012f4c <__malloc_lock>:
 8012f4c:	4801      	ldr	r0, [pc, #4]	@ (8012f54 <__malloc_lock+0x8>)
 8012f4e:	f000 baca 	b.w	80134e6 <__retarget_lock_acquire_recursive>
 8012f52:	bf00      	nop
 8012f54:	20008c78 	.word	0x20008c78

08012f58 <__malloc_unlock>:
 8012f58:	4801      	ldr	r0, [pc, #4]	@ (8012f60 <__malloc_unlock+0x8>)
 8012f5a:	f000 bac5 	b.w	80134e8 <__retarget_lock_release_recursive>
 8012f5e:	bf00      	nop
 8012f60:	20008c78 	.word	0x20008c78

08012f64 <rand>:
 8012f64:	4b16      	ldr	r3, [pc, #88]	@ (8012fc0 <rand+0x5c>)
 8012f66:	b510      	push	{r4, lr}
 8012f68:	681c      	ldr	r4, [r3, #0]
 8012f6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012f6c:	b9b3      	cbnz	r3, 8012f9c <rand+0x38>
 8012f6e:	2018      	movs	r0, #24
 8012f70:	f000 fb32 	bl	80135d8 <malloc>
 8012f74:	4602      	mov	r2, r0
 8012f76:	6320      	str	r0, [r4, #48]	@ 0x30
 8012f78:	b920      	cbnz	r0, 8012f84 <rand+0x20>
 8012f7a:	4b12      	ldr	r3, [pc, #72]	@ (8012fc4 <rand+0x60>)
 8012f7c:	4812      	ldr	r0, [pc, #72]	@ (8012fc8 <rand+0x64>)
 8012f7e:	2152      	movs	r1, #82	@ 0x52
 8012f80:	f000 fac2 	bl	8013508 <__assert_func>
 8012f84:	4911      	ldr	r1, [pc, #68]	@ (8012fcc <rand+0x68>)
 8012f86:	4b12      	ldr	r3, [pc, #72]	@ (8012fd0 <rand+0x6c>)
 8012f88:	e9c0 1300 	strd	r1, r3, [r0]
 8012f8c:	4b11      	ldr	r3, [pc, #68]	@ (8012fd4 <rand+0x70>)
 8012f8e:	6083      	str	r3, [r0, #8]
 8012f90:	230b      	movs	r3, #11
 8012f92:	8183      	strh	r3, [r0, #12]
 8012f94:	2100      	movs	r1, #0
 8012f96:	2001      	movs	r0, #1
 8012f98:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8012f9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012f9e:	480e      	ldr	r0, [pc, #56]	@ (8012fd8 <rand+0x74>)
 8012fa0:	690b      	ldr	r3, [r1, #16]
 8012fa2:	694c      	ldr	r4, [r1, #20]
 8012fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8012fdc <rand+0x78>)
 8012fa6:	4358      	muls	r0, r3
 8012fa8:	fb02 0004 	mla	r0, r2, r4, r0
 8012fac:	fba3 3202 	umull	r3, r2, r3, r2
 8012fb0:	3301      	adds	r3, #1
 8012fb2:	eb40 0002 	adc.w	r0, r0, r2
 8012fb6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8012fba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8012fbe:	bd10      	pop	{r4, pc}
 8012fc0:	200000b0 	.word	0x200000b0
 8012fc4:	080171be 	.word	0x080171be
 8012fc8:	080171d5 	.word	0x080171d5
 8012fcc:	abcd330e 	.word	0xabcd330e
 8012fd0:	e66d1234 	.word	0xe66d1234
 8012fd4:	0005deec 	.word	0x0005deec
 8012fd8:	5851f42d 	.word	0x5851f42d
 8012fdc:	4c957f2d 	.word	0x4c957f2d

08012fe0 <_strtol_l.isra.0>:
 8012fe0:	2b24      	cmp	r3, #36	@ 0x24
 8012fe2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012fe6:	4686      	mov	lr, r0
 8012fe8:	4690      	mov	r8, r2
 8012fea:	d801      	bhi.n	8012ff0 <_strtol_l.isra.0+0x10>
 8012fec:	2b01      	cmp	r3, #1
 8012fee:	d106      	bne.n	8012ffe <_strtol_l.isra.0+0x1e>
 8012ff0:	f000 fa4e 	bl	8013490 <__errno>
 8012ff4:	2316      	movs	r3, #22
 8012ff6:	6003      	str	r3, [r0, #0]
 8012ff8:	2000      	movs	r0, #0
 8012ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ffe:	4834      	ldr	r0, [pc, #208]	@ (80130d0 <_strtol_l.isra.0+0xf0>)
 8013000:	460d      	mov	r5, r1
 8013002:	462a      	mov	r2, r5
 8013004:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013008:	5d06      	ldrb	r6, [r0, r4]
 801300a:	f016 0608 	ands.w	r6, r6, #8
 801300e:	d1f8      	bne.n	8013002 <_strtol_l.isra.0+0x22>
 8013010:	2c2d      	cmp	r4, #45	@ 0x2d
 8013012:	d110      	bne.n	8013036 <_strtol_l.isra.0+0x56>
 8013014:	782c      	ldrb	r4, [r5, #0]
 8013016:	2601      	movs	r6, #1
 8013018:	1c95      	adds	r5, r2, #2
 801301a:	f033 0210 	bics.w	r2, r3, #16
 801301e:	d115      	bne.n	801304c <_strtol_l.isra.0+0x6c>
 8013020:	2c30      	cmp	r4, #48	@ 0x30
 8013022:	d10d      	bne.n	8013040 <_strtol_l.isra.0+0x60>
 8013024:	782a      	ldrb	r2, [r5, #0]
 8013026:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801302a:	2a58      	cmp	r2, #88	@ 0x58
 801302c:	d108      	bne.n	8013040 <_strtol_l.isra.0+0x60>
 801302e:	786c      	ldrb	r4, [r5, #1]
 8013030:	3502      	adds	r5, #2
 8013032:	2310      	movs	r3, #16
 8013034:	e00a      	b.n	801304c <_strtol_l.isra.0+0x6c>
 8013036:	2c2b      	cmp	r4, #43	@ 0x2b
 8013038:	bf04      	itt	eq
 801303a:	782c      	ldrbeq	r4, [r5, #0]
 801303c:	1c95      	addeq	r5, r2, #2
 801303e:	e7ec      	b.n	801301a <_strtol_l.isra.0+0x3a>
 8013040:	2b00      	cmp	r3, #0
 8013042:	d1f6      	bne.n	8013032 <_strtol_l.isra.0+0x52>
 8013044:	2c30      	cmp	r4, #48	@ 0x30
 8013046:	bf14      	ite	ne
 8013048:	230a      	movne	r3, #10
 801304a:	2308      	moveq	r3, #8
 801304c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013050:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013054:	2200      	movs	r2, #0
 8013056:	fbbc f9f3 	udiv	r9, ip, r3
 801305a:	4610      	mov	r0, r2
 801305c:	fb03 ca19 	mls	sl, r3, r9, ip
 8013060:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013064:	2f09      	cmp	r7, #9
 8013066:	d80f      	bhi.n	8013088 <_strtol_l.isra.0+0xa8>
 8013068:	463c      	mov	r4, r7
 801306a:	42a3      	cmp	r3, r4
 801306c:	dd1b      	ble.n	80130a6 <_strtol_l.isra.0+0xc6>
 801306e:	1c57      	adds	r7, r2, #1
 8013070:	d007      	beq.n	8013082 <_strtol_l.isra.0+0xa2>
 8013072:	4581      	cmp	r9, r0
 8013074:	d314      	bcc.n	80130a0 <_strtol_l.isra.0+0xc0>
 8013076:	d101      	bne.n	801307c <_strtol_l.isra.0+0x9c>
 8013078:	45a2      	cmp	sl, r4
 801307a:	db11      	blt.n	80130a0 <_strtol_l.isra.0+0xc0>
 801307c:	fb00 4003 	mla	r0, r0, r3, r4
 8013080:	2201      	movs	r2, #1
 8013082:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013086:	e7eb      	b.n	8013060 <_strtol_l.isra.0+0x80>
 8013088:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801308c:	2f19      	cmp	r7, #25
 801308e:	d801      	bhi.n	8013094 <_strtol_l.isra.0+0xb4>
 8013090:	3c37      	subs	r4, #55	@ 0x37
 8013092:	e7ea      	b.n	801306a <_strtol_l.isra.0+0x8a>
 8013094:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013098:	2f19      	cmp	r7, #25
 801309a:	d804      	bhi.n	80130a6 <_strtol_l.isra.0+0xc6>
 801309c:	3c57      	subs	r4, #87	@ 0x57
 801309e:	e7e4      	b.n	801306a <_strtol_l.isra.0+0x8a>
 80130a0:	f04f 32ff 	mov.w	r2, #4294967295
 80130a4:	e7ed      	b.n	8013082 <_strtol_l.isra.0+0xa2>
 80130a6:	1c53      	adds	r3, r2, #1
 80130a8:	d108      	bne.n	80130bc <_strtol_l.isra.0+0xdc>
 80130aa:	2322      	movs	r3, #34	@ 0x22
 80130ac:	f8ce 3000 	str.w	r3, [lr]
 80130b0:	4660      	mov	r0, ip
 80130b2:	f1b8 0f00 	cmp.w	r8, #0
 80130b6:	d0a0      	beq.n	8012ffa <_strtol_l.isra.0+0x1a>
 80130b8:	1e69      	subs	r1, r5, #1
 80130ba:	e006      	b.n	80130ca <_strtol_l.isra.0+0xea>
 80130bc:	b106      	cbz	r6, 80130c0 <_strtol_l.isra.0+0xe0>
 80130be:	4240      	negs	r0, r0
 80130c0:	f1b8 0f00 	cmp.w	r8, #0
 80130c4:	d099      	beq.n	8012ffa <_strtol_l.isra.0+0x1a>
 80130c6:	2a00      	cmp	r2, #0
 80130c8:	d1f6      	bne.n	80130b8 <_strtol_l.isra.0+0xd8>
 80130ca:	f8c8 1000 	str.w	r1, [r8]
 80130ce:	e794      	b.n	8012ffa <_strtol_l.isra.0+0x1a>
 80130d0:	0801729d 	.word	0x0801729d

080130d4 <strtol>:
 80130d4:	4613      	mov	r3, r2
 80130d6:	460a      	mov	r2, r1
 80130d8:	4601      	mov	r1, r0
 80130da:	4802      	ldr	r0, [pc, #8]	@ (80130e4 <strtol+0x10>)
 80130dc:	6800      	ldr	r0, [r0, #0]
 80130de:	f7ff bf7f 	b.w	8012fe0 <_strtol_l.isra.0>
 80130e2:	bf00      	nop
 80130e4:	200000b0 	.word	0x200000b0

080130e8 <std>:
 80130e8:	2300      	movs	r3, #0
 80130ea:	b510      	push	{r4, lr}
 80130ec:	4604      	mov	r4, r0
 80130ee:	e9c0 3300 	strd	r3, r3, [r0]
 80130f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80130f6:	6083      	str	r3, [r0, #8]
 80130f8:	8181      	strh	r1, [r0, #12]
 80130fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80130fc:	81c2      	strh	r2, [r0, #14]
 80130fe:	6183      	str	r3, [r0, #24]
 8013100:	4619      	mov	r1, r3
 8013102:	2208      	movs	r2, #8
 8013104:	305c      	adds	r0, #92	@ 0x5c
 8013106:	f000 f952 	bl	80133ae <memset>
 801310a:	4b0d      	ldr	r3, [pc, #52]	@ (8013140 <std+0x58>)
 801310c:	6263      	str	r3, [r4, #36]	@ 0x24
 801310e:	4b0d      	ldr	r3, [pc, #52]	@ (8013144 <std+0x5c>)
 8013110:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013112:	4b0d      	ldr	r3, [pc, #52]	@ (8013148 <std+0x60>)
 8013114:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013116:	4b0d      	ldr	r3, [pc, #52]	@ (801314c <std+0x64>)
 8013118:	6323      	str	r3, [r4, #48]	@ 0x30
 801311a:	4b0d      	ldr	r3, [pc, #52]	@ (8013150 <std+0x68>)
 801311c:	6224      	str	r4, [r4, #32]
 801311e:	429c      	cmp	r4, r3
 8013120:	d006      	beq.n	8013130 <std+0x48>
 8013122:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013126:	4294      	cmp	r4, r2
 8013128:	d002      	beq.n	8013130 <std+0x48>
 801312a:	33d0      	adds	r3, #208	@ 0xd0
 801312c:	429c      	cmp	r4, r3
 801312e:	d105      	bne.n	801313c <std+0x54>
 8013130:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013138:	f000 b9d4 	b.w	80134e4 <__retarget_lock_init_recursive>
 801313c:	bd10      	pop	{r4, pc}
 801313e:	bf00      	nop
 8013140:	080132d5 	.word	0x080132d5
 8013144:	080132f7 	.word	0x080132f7
 8013148:	0801332f 	.word	0x0801332f
 801314c:	08013353 	.word	0x08013353
 8013150:	20008b38 	.word	0x20008b38

08013154 <stdio_exit_handler>:
 8013154:	4a02      	ldr	r2, [pc, #8]	@ (8013160 <stdio_exit_handler+0xc>)
 8013156:	4903      	ldr	r1, [pc, #12]	@ (8013164 <stdio_exit_handler+0x10>)
 8013158:	4803      	ldr	r0, [pc, #12]	@ (8013168 <stdio_exit_handler+0x14>)
 801315a:	f000 b869 	b.w	8013230 <_fwalk_sglue>
 801315e:	bf00      	nop
 8013160:	200000a4 	.word	0x200000a4
 8013164:	08013f3d 	.word	0x08013f3d
 8013168:	200000b4 	.word	0x200000b4

0801316c <cleanup_stdio>:
 801316c:	6841      	ldr	r1, [r0, #4]
 801316e:	4b0c      	ldr	r3, [pc, #48]	@ (80131a0 <cleanup_stdio+0x34>)
 8013170:	4299      	cmp	r1, r3
 8013172:	b510      	push	{r4, lr}
 8013174:	4604      	mov	r4, r0
 8013176:	d001      	beq.n	801317c <cleanup_stdio+0x10>
 8013178:	f000 fee0 	bl	8013f3c <_fflush_r>
 801317c:	68a1      	ldr	r1, [r4, #8]
 801317e:	4b09      	ldr	r3, [pc, #36]	@ (80131a4 <cleanup_stdio+0x38>)
 8013180:	4299      	cmp	r1, r3
 8013182:	d002      	beq.n	801318a <cleanup_stdio+0x1e>
 8013184:	4620      	mov	r0, r4
 8013186:	f000 fed9 	bl	8013f3c <_fflush_r>
 801318a:	68e1      	ldr	r1, [r4, #12]
 801318c:	4b06      	ldr	r3, [pc, #24]	@ (80131a8 <cleanup_stdio+0x3c>)
 801318e:	4299      	cmp	r1, r3
 8013190:	d004      	beq.n	801319c <cleanup_stdio+0x30>
 8013192:	4620      	mov	r0, r4
 8013194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013198:	f000 bed0 	b.w	8013f3c <_fflush_r>
 801319c:	bd10      	pop	{r4, pc}
 801319e:	bf00      	nop
 80131a0:	20008b38 	.word	0x20008b38
 80131a4:	20008ba0 	.word	0x20008ba0
 80131a8:	20008c08 	.word	0x20008c08

080131ac <global_stdio_init.part.0>:
 80131ac:	b510      	push	{r4, lr}
 80131ae:	4b0b      	ldr	r3, [pc, #44]	@ (80131dc <global_stdio_init.part.0+0x30>)
 80131b0:	4c0b      	ldr	r4, [pc, #44]	@ (80131e0 <global_stdio_init.part.0+0x34>)
 80131b2:	4a0c      	ldr	r2, [pc, #48]	@ (80131e4 <global_stdio_init.part.0+0x38>)
 80131b4:	601a      	str	r2, [r3, #0]
 80131b6:	4620      	mov	r0, r4
 80131b8:	2200      	movs	r2, #0
 80131ba:	2104      	movs	r1, #4
 80131bc:	f7ff ff94 	bl	80130e8 <std>
 80131c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80131c4:	2201      	movs	r2, #1
 80131c6:	2109      	movs	r1, #9
 80131c8:	f7ff ff8e 	bl	80130e8 <std>
 80131cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80131d0:	2202      	movs	r2, #2
 80131d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131d6:	2112      	movs	r1, #18
 80131d8:	f7ff bf86 	b.w	80130e8 <std>
 80131dc:	20008c70 	.word	0x20008c70
 80131e0:	20008b38 	.word	0x20008b38
 80131e4:	08013155 	.word	0x08013155

080131e8 <__sfp_lock_acquire>:
 80131e8:	4801      	ldr	r0, [pc, #4]	@ (80131f0 <__sfp_lock_acquire+0x8>)
 80131ea:	f000 b97c 	b.w	80134e6 <__retarget_lock_acquire_recursive>
 80131ee:	bf00      	nop
 80131f0:	20008c79 	.word	0x20008c79

080131f4 <__sfp_lock_release>:
 80131f4:	4801      	ldr	r0, [pc, #4]	@ (80131fc <__sfp_lock_release+0x8>)
 80131f6:	f000 b977 	b.w	80134e8 <__retarget_lock_release_recursive>
 80131fa:	bf00      	nop
 80131fc:	20008c79 	.word	0x20008c79

08013200 <__sinit>:
 8013200:	b510      	push	{r4, lr}
 8013202:	4604      	mov	r4, r0
 8013204:	f7ff fff0 	bl	80131e8 <__sfp_lock_acquire>
 8013208:	6a23      	ldr	r3, [r4, #32]
 801320a:	b11b      	cbz	r3, 8013214 <__sinit+0x14>
 801320c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013210:	f7ff bff0 	b.w	80131f4 <__sfp_lock_release>
 8013214:	4b04      	ldr	r3, [pc, #16]	@ (8013228 <__sinit+0x28>)
 8013216:	6223      	str	r3, [r4, #32]
 8013218:	4b04      	ldr	r3, [pc, #16]	@ (801322c <__sinit+0x2c>)
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	2b00      	cmp	r3, #0
 801321e:	d1f5      	bne.n	801320c <__sinit+0xc>
 8013220:	f7ff ffc4 	bl	80131ac <global_stdio_init.part.0>
 8013224:	e7f2      	b.n	801320c <__sinit+0xc>
 8013226:	bf00      	nop
 8013228:	0801316d 	.word	0x0801316d
 801322c:	20008c70 	.word	0x20008c70

08013230 <_fwalk_sglue>:
 8013230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013234:	4607      	mov	r7, r0
 8013236:	4688      	mov	r8, r1
 8013238:	4614      	mov	r4, r2
 801323a:	2600      	movs	r6, #0
 801323c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013240:	f1b9 0901 	subs.w	r9, r9, #1
 8013244:	d505      	bpl.n	8013252 <_fwalk_sglue+0x22>
 8013246:	6824      	ldr	r4, [r4, #0]
 8013248:	2c00      	cmp	r4, #0
 801324a:	d1f7      	bne.n	801323c <_fwalk_sglue+0xc>
 801324c:	4630      	mov	r0, r6
 801324e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013252:	89ab      	ldrh	r3, [r5, #12]
 8013254:	2b01      	cmp	r3, #1
 8013256:	d907      	bls.n	8013268 <_fwalk_sglue+0x38>
 8013258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801325c:	3301      	adds	r3, #1
 801325e:	d003      	beq.n	8013268 <_fwalk_sglue+0x38>
 8013260:	4629      	mov	r1, r5
 8013262:	4638      	mov	r0, r7
 8013264:	47c0      	blx	r8
 8013266:	4306      	orrs	r6, r0
 8013268:	3568      	adds	r5, #104	@ 0x68
 801326a:	e7e9      	b.n	8013240 <_fwalk_sglue+0x10>

0801326c <iprintf>:
 801326c:	b40f      	push	{r0, r1, r2, r3}
 801326e:	b507      	push	{r0, r1, r2, lr}
 8013270:	4906      	ldr	r1, [pc, #24]	@ (801328c <iprintf+0x20>)
 8013272:	ab04      	add	r3, sp, #16
 8013274:	6808      	ldr	r0, [r1, #0]
 8013276:	f853 2b04 	ldr.w	r2, [r3], #4
 801327a:	6881      	ldr	r1, [r0, #8]
 801327c:	9301      	str	r3, [sp, #4]
 801327e:	f000 fb35 	bl	80138ec <_vfiprintf_r>
 8013282:	b003      	add	sp, #12
 8013284:	f85d eb04 	ldr.w	lr, [sp], #4
 8013288:	b004      	add	sp, #16
 801328a:	4770      	bx	lr
 801328c:	200000b0 	.word	0x200000b0

08013290 <siprintf>:
 8013290:	b40e      	push	{r1, r2, r3}
 8013292:	b510      	push	{r4, lr}
 8013294:	b09d      	sub	sp, #116	@ 0x74
 8013296:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013298:	9002      	str	r0, [sp, #8]
 801329a:	9006      	str	r0, [sp, #24]
 801329c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80132a0:	480a      	ldr	r0, [pc, #40]	@ (80132cc <siprintf+0x3c>)
 80132a2:	9107      	str	r1, [sp, #28]
 80132a4:	9104      	str	r1, [sp, #16]
 80132a6:	490a      	ldr	r1, [pc, #40]	@ (80132d0 <siprintf+0x40>)
 80132a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80132ac:	9105      	str	r1, [sp, #20]
 80132ae:	2400      	movs	r4, #0
 80132b0:	a902      	add	r1, sp, #8
 80132b2:	6800      	ldr	r0, [r0, #0]
 80132b4:	9301      	str	r3, [sp, #4]
 80132b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80132b8:	f000 f9f2 	bl	80136a0 <_svfiprintf_r>
 80132bc:	9b02      	ldr	r3, [sp, #8]
 80132be:	701c      	strb	r4, [r3, #0]
 80132c0:	b01d      	add	sp, #116	@ 0x74
 80132c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80132c6:	b003      	add	sp, #12
 80132c8:	4770      	bx	lr
 80132ca:	bf00      	nop
 80132cc:	200000b0 	.word	0x200000b0
 80132d0:	ffff0208 	.word	0xffff0208

080132d4 <__sread>:
 80132d4:	b510      	push	{r4, lr}
 80132d6:	460c      	mov	r4, r1
 80132d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132dc:	f000 f8a4 	bl	8013428 <_read_r>
 80132e0:	2800      	cmp	r0, #0
 80132e2:	bfab      	itete	ge
 80132e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80132e6:	89a3      	ldrhlt	r3, [r4, #12]
 80132e8:	181b      	addge	r3, r3, r0
 80132ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80132ee:	bfac      	ite	ge
 80132f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80132f2:	81a3      	strhlt	r3, [r4, #12]
 80132f4:	bd10      	pop	{r4, pc}

080132f6 <__swrite>:
 80132f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132fa:	461f      	mov	r7, r3
 80132fc:	898b      	ldrh	r3, [r1, #12]
 80132fe:	05db      	lsls	r3, r3, #23
 8013300:	4605      	mov	r5, r0
 8013302:	460c      	mov	r4, r1
 8013304:	4616      	mov	r6, r2
 8013306:	d505      	bpl.n	8013314 <__swrite+0x1e>
 8013308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801330c:	2302      	movs	r3, #2
 801330e:	2200      	movs	r2, #0
 8013310:	f000 f878 	bl	8013404 <_lseek_r>
 8013314:	89a3      	ldrh	r3, [r4, #12]
 8013316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801331a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801331e:	81a3      	strh	r3, [r4, #12]
 8013320:	4632      	mov	r2, r6
 8013322:	463b      	mov	r3, r7
 8013324:	4628      	mov	r0, r5
 8013326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801332a:	f000 b89f 	b.w	801346c <_write_r>

0801332e <__sseek>:
 801332e:	b510      	push	{r4, lr}
 8013330:	460c      	mov	r4, r1
 8013332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013336:	f000 f865 	bl	8013404 <_lseek_r>
 801333a:	1c43      	adds	r3, r0, #1
 801333c:	89a3      	ldrh	r3, [r4, #12]
 801333e:	bf15      	itete	ne
 8013340:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013342:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013346:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801334a:	81a3      	strheq	r3, [r4, #12]
 801334c:	bf18      	it	ne
 801334e:	81a3      	strhne	r3, [r4, #12]
 8013350:	bd10      	pop	{r4, pc}

08013352 <__sclose>:
 8013352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013356:	f000 b845 	b.w	80133e4 <_close_r>

0801335a <memcmp>:
 801335a:	b510      	push	{r4, lr}
 801335c:	3901      	subs	r1, #1
 801335e:	4402      	add	r2, r0
 8013360:	4290      	cmp	r0, r2
 8013362:	d101      	bne.n	8013368 <memcmp+0xe>
 8013364:	2000      	movs	r0, #0
 8013366:	e005      	b.n	8013374 <memcmp+0x1a>
 8013368:	7803      	ldrb	r3, [r0, #0]
 801336a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801336e:	42a3      	cmp	r3, r4
 8013370:	d001      	beq.n	8013376 <memcmp+0x1c>
 8013372:	1b18      	subs	r0, r3, r4
 8013374:	bd10      	pop	{r4, pc}
 8013376:	3001      	adds	r0, #1
 8013378:	e7f2      	b.n	8013360 <memcmp+0x6>

0801337a <memmove>:
 801337a:	4288      	cmp	r0, r1
 801337c:	b510      	push	{r4, lr}
 801337e:	eb01 0402 	add.w	r4, r1, r2
 8013382:	d902      	bls.n	801338a <memmove+0x10>
 8013384:	4284      	cmp	r4, r0
 8013386:	4623      	mov	r3, r4
 8013388:	d807      	bhi.n	801339a <memmove+0x20>
 801338a:	1e43      	subs	r3, r0, #1
 801338c:	42a1      	cmp	r1, r4
 801338e:	d008      	beq.n	80133a2 <memmove+0x28>
 8013390:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013394:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013398:	e7f8      	b.n	801338c <memmove+0x12>
 801339a:	4402      	add	r2, r0
 801339c:	4601      	mov	r1, r0
 801339e:	428a      	cmp	r2, r1
 80133a0:	d100      	bne.n	80133a4 <memmove+0x2a>
 80133a2:	bd10      	pop	{r4, pc}
 80133a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80133a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80133ac:	e7f7      	b.n	801339e <memmove+0x24>

080133ae <memset>:
 80133ae:	4402      	add	r2, r0
 80133b0:	4603      	mov	r3, r0
 80133b2:	4293      	cmp	r3, r2
 80133b4:	d100      	bne.n	80133b8 <memset+0xa>
 80133b6:	4770      	bx	lr
 80133b8:	f803 1b01 	strb.w	r1, [r3], #1
 80133bc:	e7f9      	b.n	80133b2 <memset+0x4>

080133be <strncpy>:
 80133be:	b510      	push	{r4, lr}
 80133c0:	3901      	subs	r1, #1
 80133c2:	4603      	mov	r3, r0
 80133c4:	b132      	cbz	r2, 80133d4 <strncpy+0x16>
 80133c6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80133ca:	f803 4b01 	strb.w	r4, [r3], #1
 80133ce:	3a01      	subs	r2, #1
 80133d0:	2c00      	cmp	r4, #0
 80133d2:	d1f7      	bne.n	80133c4 <strncpy+0x6>
 80133d4:	441a      	add	r2, r3
 80133d6:	2100      	movs	r1, #0
 80133d8:	4293      	cmp	r3, r2
 80133da:	d100      	bne.n	80133de <strncpy+0x20>
 80133dc:	bd10      	pop	{r4, pc}
 80133de:	f803 1b01 	strb.w	r1, [r3], #1
 80133e2:	e7f9      	b.n	80133d8 <strncpy+0x1a>

080133e4 <_close_r>:
 80133e4:	b538      	push	{r3, r4, r5, lr}
 80133e6:	4d06      	ldr	r5, [pc, #24]	@ (8013400 <_close_r+0x1c>)
 80133e8:	2300      	movs	r3, #0
 80133ea:	4604      	mov	r4, r0
 80133ec:	4608      	mov	r0, r1
 80133ee:	602b      	str	r3, [r5, #0]
 80133f0:	f7f0 f842 	bl	8003478 <_close>
 80133f4:	1c43      	adds	r3, r0, #1
 80133f6:	d102      	bne.n	80133fe <_close_r+0x1a>
 80133f8:	682b      	ldr	r3, [r5, #0]
 80133fa:	b103      	cbz	r3, 80133fe <_close_r+0x1a>
 80133fc:	6023      	str	r3, [r4, #0]
 80133fe:	bd38      	pop	{r3, r4, r5, pc}
 8013400:	20008c74 	.word	0x20008c74

08013404 <_lseek_r>:
 8013404:	b538      	push	{r3, r4, r5, lr}
 8013406:	4d07      	ldr	r5, [pc, #28]	@ (8013424 <_lseek_r+0x20>)
 8013408:	4604      	mov	r4, r0
 801340a:	4608      	mov	r0, r1
 801340c:	4611      	mov	r1, r2
 801340e:	2200      	movs	r2, #0
 8013410:	602a      	str	r2, [r5, #0]
 8013412:	461a      	mov	r2, r3
 8013414:	f7f0 f857 	bl	80034c6 <_lseek>
 8013418:	1c43      	adds	r3, r0, #1
 801341a:	d102      	bne.n	8013422 <_lseek_r+0x1e>
 801341c:	682b      	ldr	r3, [r5, #0]
 801341e:	b103      	cbz	r3, 8013422 <_lseek_r+0x1e>
 8013420:	6023      	str	r3, [r4, #0]
 8013422:	bd38      	pop	{r3, r4, r5, pc}
 8013424:	20008c74 	.word	0x20008c74

08013428 <_read_r>:
 8013428:	b538      	push	{r3, r4, r5, lr}
 801342a:	4d07      	ldr	r5, [pc, #28]	@ (8013448 <_read_r+0x20>)
 801342c:	4604      	mov	r4, r0
 801342e:	4608      	mov	r0, r1
 8013430:	4611      	mov	r1, r2
 8013432:	2200      	movs	r2, #0
 8013434:	602a      	str	r2, [r5, #0]
 8013436:	461a      	mov	r2, r3
 8013438:	f7ef ffe5 	bl	8003406 <_read>
 801343c:	1c43      	adds	r3, r0, #1
 801343e:	d102      	bne.n	8013446 <_read_r+0x1e>
 8013440:	682b      	ldr	r3, [r5, #0]
 8013442:	b103      	cbz	r3, 8013446 <_read_r+0x1e>
 8013444:	6023      	str	r3, [r4, #0]
 8013446:	bd38      	pop	{r3, r4, r5, pc}
 8013448:	20008c74 	.word	0x20008c74

0801344c <_sbrk_r>:
 801344c:	b538      	push	{r3, r4, r5, lr}
 801344e:	4d06      	ldr	r5, [pc, #24]	@ (8013468 <_sbrk_r+0x1c>)
 8013450:	2300      	movs	r3, #0
 8013452:	4604      	mov	r4, r0
 8013454:	4608      	mov	r0, r1
 8013456:	602b      	str	r3, [r5, #0]
 8013458:	f7f0 f842 	bl	80034e0 <_sbrk>
 801345c:	1c43      	adds	r3, r0, #1
 801345e:	d102      	bne.n	8013466 <_sbrk_r+0x1a>
 8013460:	682b      	ldr	r3, [r5, #0]
 8013462:	b103      	cbz	r3, 8013466 <_sbrk_r+0x1a>
 8013464:	6023      	str	r3, [r4, #0]
 8013466:	bd38      	pop	{r3, r4, r5, pc}
 8013468:	20008c74 	.word	0x20008c74

0801346c <_write_r>:
 801346c:	b538      	push	{r3, r4, r5, lr}
 801346e:	4d07      	ldr	r5, [pc, #28]	@ (801348c <_write_r+0x20>)
 8013470:	4604      	mov	r4, r0
 8013472:	4608      	mov	r0, r1
 8013474:	4611      	mov	r1, r2
 8013476:	2200      	movs	r2, #0
 8013478:	602a      	str	r2, [r5, #0]
 801347a:	461a      	mov	r2, r3
 801347c:	f7ef ffe0 	bl	8003440 <_write>
 8013480:	1c43      	adds	r3, r0, #1
 8013482:	d102      	bne.n	801348a <_write_r+0x1e>
 8013484:	682b      	ldr	r3, [r5, #0]
 8013486:	b103      	cbz	r3, 801348a <_write_r+0x1e>
 8013488:	6023      	str	r3, [r4, #0]
 801348a:	bd38      	pop	{r3, r4, r5, pc}
 801348c:	20008c74 	.word	0x20008c74

08013490 <__errno>:
 8013490:	4b01      	ldr	r3, [pc, #4]	@ (8013498 <__errno+0x8>)
 8013492:	6818      	ldr	r0, [r3, #0]
 8013494:	4770      	bx	lr
 8013496:	bf00      	nop
 8013498:	200000b0 	.word	0x200000b0

0801349c <__libc_init_array>:
 801349c:	b570      	push	{r4, r5, r6, lr}
 801349e:	4d0d      	ldr	r5, [pc, #52]	@ (80134d4 <__libc_init_array+0x38>)
 80134a0:	4c0d      	ldr	r4, [pc, #52]	@ (80134d8 <__libc_init_array+0x3c>)
 80134a2:	1b64      	subs	r4, r4, r5
 80134a4:	10a4      	asrs	r4, r4, #2
 80134a6:	2600      	movs	r6, #0
 80134a8:	42a6      	cmp	r6, r4
 80134aa:	d109      	bne.n	80134c0 <__libc_init_array+0x24>
 80134ac:	4d0b      	ldr	r5, [pc, #44]	@ (80134dc <__libc_init_array+0x40>)
 80134ae:	4c0c      	ldr	r4, [pc, #48]	@ (80134e0 <__libc_init_array+0x44>)
 80134b0:	f001 f868 	bl	8014584 <_init>
 80134b4:	1b64      	subs	r4, r4, r5
 80134b6:	10a4      	asrs	r4, r4, #2
 80134b8:	2600      	movs	r6, #0
 80134ba:	42a6      	cmp	r6, r4
 80134bc:	d105      	bne.n	80134ca <__libc_init_array+0x2e>
 80134be:	bd70      	pop	{r4, r5, r6, pc}
 80134c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80134c4:	4798      	blx	r3
 80134c6:	3601      	adds	r6, #1
 80134c8:	e7ee      	b.n	80134a8 <__libc_init_array+0xc>
 80134ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80134ce:	4798      	blx	r3
 80134d0:	3601      	adds	r6, #1
 80134d2:	e7f2      	b.n	80134ba <__libc_init_array+0x1e>
 80134d4:	080173b8 	.word	0x080173b8
 80134d8:	080173b8 	.word	0x080173b8
 80134dc:	080173b8 	.word	0x080173b8
 80134e0:	080173bc 	.word	0x080173bc

080134e4 <__retarget_lock_init_recursive>:
 80134e4:	4770      	bx	lr

080134e6 <__retarget_lock_acquire_recursive>:
 80134e6:	4770      	bx	lr

080134e8 <__retarget_lock_release_recursive>:
 80134e8:	4770      	bx	lr

080134ea <memcpy>:
 80134ea:	440a      	add	r2, r1
 80134ec:	4291      	cmp	r1, r2
 80134ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80134f2:	d100      	bne.n	80134f6 <memcpy+0xc>
 80134f4:	4770      	bx	lr
 80134f6:	b510      	push	{r4, lr}
 80134f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80134fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013500:	4291      	cmp	r1, r2
 8013502:	d1f9      	bne.n	80134f8 <memcpy+0xe>
 8013504:	bd10      	pop	{r4, pc}
	...

08013508 <__assert_func>:
 8013508:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801350a:	4614      	mov	r4, r2
 801350c:	461a      	mov	r2, r3
 801350e:	4b09      	ldr	r3, [pc, #36]	@ (8013534 <__assert_func+0x2c>)
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	4605      	mov	r5, r0
 8013514:	68d8      	ldr	r0, [r3, #12]
 8013516:	b14c      	cbz	r4, 801352c <__assert_func+0x24>
 8013518:	4b07      	ldr	r3, [pc, #28]	@ (8013538 <__assert_func+0x30>)
 801351a:	9100      	str	r1, [sp, #0]
 801351c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013520:	4906      	ldr	r1, [pc, #24]	@ (801353c <__assert_func+0x34>)
 8013522:	462b      	mov	r3, r5
 8013524:	f000 fd32 	bl	8013f8c <fiprintf>
 8013528:	f000 fdd6 	bl	80140d8 <abort>
 801352c:	4b04      	ldr	r3, [pc, #16]	@ (8013540 <__assert_func+0x38>)
 801352e:	461c      	mov	r4, r3
 8013530:	e7f3      	b.n	801351a <__assert_func+0x12>
 8013532:	bf00      	nop
 8013534:	200000b0 	.word	0x200000b0
 8013538:	0801722d 	.word	0x0801722d
 801353c:	0801723a 	.word	0x0801723a
 8013540:	08017268 	.word	0x08017268

08013544 <_free_r>:
 8013544:	b538      	push	{r3, r4, r5, lr}
 8013546:	4605      	mov	r5, r0
 8013548:	2900      	cmp	r1, #0
 801354a:	d041      	beq.n	80135d0 <_free_r+0x8c>
 801354c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013550:	1f0c      	subs	r4, r1, #4
 8013552:	2b00      	cmp	r3, #0
 8013554:	bfb8      	it	lt
 8013556:	18e4      	addlt	r4, r4, r3
 8013558:	f7ff fcf8 	bl	8012f4c <__malloc_lock>
 801355c:	4a1d      	ldr	r2, [pc, #116]	@ (80135d4 <_free_r+0x90>)
 801355e:	6813      	ldr	r3, [r2, #0]
 8013560:	b933      	cbnz	r3, 8013570 <_free_r+0x2c>
 8013562:	6063      	str	r3, [r4, #4]
 8013564:	6014      	str	r4, [r2, #0]
 8013566:	4628      	mov	r0, r5
 8013568:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801356c:	f7ff bcf4 	b.w	8012f58 <__malloc_unlock>
 8013570:	42a3      	cmp	r3, r4
 8013572:	d908      	bls.n	8013586 <_free_r+0x42>
 8013574:	6820      	ldr	r0, [r4, #0]
 8013576:	1821      	adds	r1, r4, r0
 8013578:	428b      	cmp	r3, r1
 801357a:	bf01      	itttt	eq
 801357c:	6819      	ldreq	r1, [r3, #0]
 801357e:	685b      	ldreq	r3, [r3, #4]
 8013580:	1809      	addeq	r1, r1, r0
 8013582:	6021      	streq	r1, [r4, #0]
 8013584:	e7ed      	b.n	8013562 <_free_r+0x1e>
 8013586:	461a      	mov	r2, r3
 8013588:	685b      	ldr	r3, [r3, #4]
 801358a:	b10b      	cbz	r3, 8013590 <_free_r+0x4c>
 801358c:	42a3      	cmp	r3, r4
 801358e:	d9fa      	bls.n	8013586 <_free_r+0x42>
 8013590:	6811      	ldr	r1, [r2, #0]
 8013592:	1850      	adds	r0, r2, r1
 8013594:	42a0      	cmp	r0, r4
 8013596:	d10b      	bne.n	80135b0 <_free_r+0x6c>
 8013598:	6820      	ldr	r0, [r4, #0]
 801359a:	4401      	add	r1, r0
 801359c:	1850      	adds	r0, r2, r1
 801359e:	4283      	cmp	r3, r0
 80135a0:	6011      	str	r1, [r2, #0]
 80135a2:	d1e0      	bne.n	8013566 <_free_r+0x22>
 80135a4:	6818      	ldr	r0, [r3, #0]
 80135a6:	685b      	ldr	r3, [r3, #4]
 80135a8:	6053      	str	r3, [r2, #4]
 80135aa:	4408      	add	r0, r1
 80135ac:	6010      	str	r0, [r2, #0]
 80135ae:	e7da      	b.n	8013566 <_free_r+0x22>
 80135b0:	d902      	bls.n	80135b8 <_free_r+0x74>
 80135b2:	230c      	movs	r3, #12
 80135b4:	602b      	str	r3, [r5, #0]
 80135b6:	e7d6      	b.n	8013566 <_free_r+0x22>
 80135b8:	6820      	ldr	r0, [r4, #0]
 80135ba:	1821      	adds	r1, r4, r0
 80135bc:	428b      	cmp	r3, r1
 80135be:	bf04      	itt	eq
 80135c0:	6819      	ldreq	r1, [r3, #0]
 80135c2:	685b      	ldreq	r3, [r3, #4]
 80135c4:	6063      	str	r3, [r4, #4]
 80135c6:	bf04      	itt	eq
 80135c8:	1809      	addeq	r1, r1, r0
 80135ca:	6021      	streq	r1, [r4, #0]
 80135cc:	6054      	str	r4, [r2, #4]
 80135ce:	e7ca      	b.n	8013566 <_free_r+0x22>
 80135d0:	bd38      	pop	{r3, r4, r5, pc}
 80135d2:	bf00      	nop
 80135d4:	20008b34 	.word	0x20008b34

080135d8 <malloc>:
 80135d8:	4b02      	ldr	r3, [pc, #8]	@ (80135e4 <malloc+0xc>)
 80135da:	4601      	mov	r1, r0
 80135dc:	6818      	ldr	r0, [r3, #0]
 80135de:	f7ff bc35 	b.w	8012e4c <_malloc_r>
 80135e2:	bf00      	nop
 80135e4:	200000b0 	.word	0x200000b0

080135e8 <__ssputs_r>:
 80135e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80135ec:	688e      	ldr	r6, [r1, #8]
 80135ee:	461f      	mov	r7, r3
 80135f0:	42be      	cmp	r6, r7
 80135f2:	680b      	ldr	r3, [r1, #0]
 80135f4:	4682      	mov	sl, r0
 80135f6:	460c      	mov	r4, r1
 80135f8:	4690      	mov	r8, r2
 80135fa:	d82d      	bhi.n	8013658 <__ssputs_r+0x70>
 80135fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013600:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013604:	d026      	beq.n	8013654 <__ssputs_r+0x6c>
 8013606:	6965      	ldr	r5, [r4, #20]
 8013608:	6909      	ldr	r1, [r1, #16]
 801360a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801360e:	eba3 0901 	sub.w	r9, r3, r1
 8013612:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013616:	1c7b      	adds	r3, r7, #1
 8013618:	444b      	add	r3, r9
 801361a:	106d      	asrs	r5, r5, #1
 801361c:	429d      	cmp	r5, r3
 801361e:	bf38      	it	cc
 8013620:	461d      	movcc	r5, r3
 8013622:	0553      	lsls	r3, r2, #21
 8013624:	d527      	bpl.n	8013676 <__ssputs_r+0x8e>
 8013626:	4629      	mov	r1, r5
 8013628:	f7ff fc10 	bl	8012e4c <_malloc_r>
 801362c:	4606      	mov	r6, r0
 801362e:	b360      	cbz	r0, 801368a <__ssputs_r+0xa2>
 8013630:	6921      	ldr	r1, [r4, #16]
 8013632:	464a      	mov	r2, r9
 8013634:	f7ff ff59 	bl	80134ea <memcpy>
 8013638:	89a3      	ldrh	r3, [r4, #12]
 801363a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801363e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013642:	81a3      	strh	r3, [r4, #12]
 8013644:	6126      	str	r6, [r4, #16]
 8013646:	6165      	str	r5, [r4, #20]
 8013648:	444e      	add	r6, r9
 801364a:	eba5 0509 	sub.w	r5, r5, r9
 801364e:	6026      	str	r6, [r4, #0]
 8013650:	60a5      	str	r5, [r4, #8]
 8013652:	463e      	mov	r6, r7
 8013654:	42be      	cmp	r6, r7
 8013656:	d900      	bls.n	801365a <__ssputs_r+0x72>
 8013658:	463e      	mov	r6, r7
 801365a:	6820      	ldr	r0, [r4, #0]
 801365c:	4632      	mov	r2, r6
 801365e:	4641      	mov	r1, r8
 8013660:	f7ff fe8b 	bl	801337a <memmove>
 8013664:	68a3      	ldr	r3, [r4, #8]
 8013666:	1b9b      	subs	r3, r3, r6
 8013668:	60a3      	str	r3, [r4, #8]
 801366a:	6823      	ldr	r3, [r4, #0]
 801366c:	4433      	add	r3, r6
 801366e:	6023      	str	r3, [r4, #0]
 8013670:	2000      	movs	r0, #0
 8013672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013676:	462a      	mov	r2, r5
 8013678:	f000 fd35 	bl	80140e6 <_realloc_r>
 801367c:	4606      	mov	r6, r0
 801367e:	2800      	cmp	r0, #0
 8013680:	d1e0      	bne.n	8013644 <__ssputs_r+0x5c>
 8013682:	6921      	ldr	r1, [r4, #16]
 8013684:	4650      	mov	r0, sl
 8013686:	f7ff ff5d 	bl	8013544 <_free_r>
 801368a:	230c      	movs	r3, #12
 801368c:	f8ca 3000 	str.w	r3, [sl]
 8013690:	89a3      	ldrh	r3, [r4, #12]
 8013692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013696:	81a3      	strh	r3, [r4, #12]
 8013698:	f04f 30ff 	mov.w	r0, #4294967295
 801369c:	e7e9      	b.n	8013672 <__ssputs_r+0x8a>
	...

080136a0 <_svfiprintf_r>:
 80136a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136a4:	4698      	mov	r8, r3
 80136a6:	898b      	ldrh	r3, [r1, #12]
 80136a8:	061b      	lsls	r3, r3, #24
 80136aa:	b09d      	sub	sp, #116	@ 0x74
 80136ac:	4607      	mov	r7, r0
 80136ae:	460d      	mov	r5, r1
 80136b0:	4614      	mov	r4, r2
 80136b2:	d510      	bpl.n	80136d6 <_svfiprintf_r+0x36>
 80136b4:	690b      	ldr	r3, [r1, #16]
 80136b6:	b973      	cbnz	r3, 80136d6 <_svfiprintf_r+0x36>
 80136b8:	2140      	movs	r1, #64	@ 0x40
 80136ba:	f7ff fbc7 	bl	8012e4c <_malloc_r>
 80136be:	6028      	str	r0, [r5, #0]
 80136c0:	6128      	str	r0, [r5, #16]
 80136c2:	b930      	cbnz	r0, 80136d2 <_svfiprintf_r+0x32>
 80136c4:	230c      	movs	r3, #12
 80136c6:	603b      	str	r3, [r7, #0]
 80136c8:	f04f 30ff 	mov.w	r0, #4294967295
 80136cc:	b01d      	add	sp, #116	@ 0x74
 80136ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136d2:	2340      	movs	r3, #64	@ 0x40
 80136d4:	616b      	str	r3, [r5, #20]
 80136d6:	2300      	movs	r3, #0
 80136d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80136da:	2320      	movs	r3, #32
 80136dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80136e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80136e4:	2330      	movs	r3, #48	@ 0x30
 80136e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013884 <_svfiprintf_r+0x1e4>
 80136ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80136ee:	f04f 0901 	mov.w	r9, #1
 80136f2:	4623      	mov	r3, r4
 80136f4:	469a      	mov	sl, r3
 80136f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80136fa:	b10a      	cbz	r2, 8013700 <_svfiprintf_r+0x60>
 80136fc:	2a25      	cmp	r2, #37	@ 0x25
 80136fe:	d1f9      	bne.n	80136f4 <_svfiprintf_r+0x54>
 8013700:	ebba 0b04 	subs.w	fp, sl, r4
 8013704:	d00b      	beq.n	801371e <_svfiprintf_r+0x7e>
 8013706:	465b      	mov	r3, fp
 8013708:	4622      	mov	r2, r4
 801370a:	4629      	mov	r1, r5
 801370c:	4638      	mov	r0, r7
 801370e:	f7ff ff6b 	bl	80135e8 <__ssputs_r>
 8013712:	3001      	adds	r0, #1
 8013714:	f000 80a7 	beq.w	8013866 <_svfiprintf_r+0x1c6>
 8013718:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801371a:	445a      	add	r2, fp
 801371c:	9209      	str	r2, [sp, #36]	@ 0x24
 801371e:	f89a 3000 	ldrb.w	r3, [sl]
 8013722:	2b00      	cmp	r3, #0
 8013724:	f000 809f 	beq.w	8013866 <_svfiprintf_r+0x1c6>
 8013728:	2300      	movs	r3, #0
 801372a:	f04f 32ff 	mov.w	r2, #4294967295
 801372e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013732:	f10a 0a01 	add.w	sl, sl, #1
 8013736:	9304      	str	r3, [sp, #16]
 8013738:	9307      	str	r3, [sp, #28]
 801373a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801373e:	931a      	str	r3, [sp, #104]	@ 0x68
 8013740:	4654      	mov	r4, sl
 8013742:	2205      	movs	r2, #5
 8013744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013748:	484e      	ldr	r0, [pc, #312]	@ (8013884 <_svfiprintf_r+0x1e4>)
 801374a:	f7ec fd41 	bl	80001d0 <memchr>
 801374e:	9a04      	ldr	r2, [sp, #16]
 8013750:	b9d8      	cbnz	r0, 801378a <_svfiprintf_r+0xea>
 8013752:	06d0      	lsls	r0, r2, #27
 8013754:	bf44      	itt	mi
 8013756:	2320      	movmi	r3, #32
 8013758:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801375c:	0711      	lsls	r1, r2, #28
 801375e:	bf44      	itt	mi
 8013760:	232b      	movmi	r3, #43	@ 0x2b
 8013762:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013766:	f89a 3000 	ldrb.w	r3, [sl]
 801376a:	2b2a      	cmp	r3, #42	@ 0x2a
 801376c:	d015      	beq.n	801379a <_svfiprintf_r+0xfa>
 801376e:	9a07      	ldr	r2, [sp, #28]
 8013770:	4654      	mov	r4, sl
 8013772:	2000      	movs	r0, #0
 8013774:	f04f 0c0a 	mov.w	ip, #10
 8013778:	4621      	mov	r1, r4
 801377a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801377e:	3b30      	subs	r3, #48	@ 0x30
 8013780:	2b09      	cmp	r3, #9
 8013782:	d94b      	bls.n	801381c <_svfiprintf_r+0x17c>
 8013784:	b1b0      	cbz	r0, 80137b4 <_svfiprintf_r+0x114>
 8013786:	9207      	str	r2, [sp, #28]
 8013788:	e014      	b.n	80137b4 <_svfiprintf_r+0x114>
 801378a:	eba0 0308 	sub.w	r3, r0, r8
 801378e:	fa09 f303 	lsl.w	r3, r9, r3
 8013792:	4313      	orrs	r3, r2
 8013794:	9304      	str	r3, [sp, #16]
 8013796:	46a2      	mov	sl, r4
 8013798:	e7d2      	b.n	8013740 <_svfiprintf_r+0xa0>
 801379a:	9b03      	ldr	r3, [sp, #12]
 801379c:	1d19      	adds	r1, r3, #4
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	9103      	str	r1, [sp, #12]
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	bfbb      	ittet	lt
 80137a6:	425b      	neglt	r3, r3
 80137a8:	f042 0202 	orrlt.w	r2, r2, #2
 80137ac:	9307      	strge	r3, [sp, #28]
 80137ae:	9307      	strlt	r3, [sp, #28]
 80137b0:	bfb8      	it	lt
 80137b2:	9204      	strlt	r2, [sp, #16]
 80137b4:	7823      	ldrb	r3, [r4, #0]
 80137b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80137b8:	d10a      	bne.n	80137d0 <_svfiprintf_r+0x130>
 80137ba:	7863      	ldrb	r3, [r4, #1]
 80137bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80137be:	d132      	bne.n	8013826 <_svfiprintf_r+0x186>
 80137c0:	9b03      	ldr	r3, [sp, #12]
 80137c2:	1d1a      	adds	r2, r3, #4
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	9203      	str	r2, [sp, #12]
 80137c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80137cc:	3402      	adds	r4, #2
 80137ce:	9305      	str	r3, [sp, #20]
 80137d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013894 <_svfiprintf_r+0x1f4>
 80137d4:	7821      	ldrb	r1, [r4, #0]
 80137d6:	2203      	movs	r2, #3
 80137d8:	4650      	mov	r0, sl
 80137da:	f7ec fcf9 	bl	80001d0 <memchr>
 80137de:	b138      	cbz	r0, 80137f0 <_svfiprintf_r+0x150>
 80137e0:	9b04      	ldr	r3, [sp, #16]
 80137e2:	eba0 000a 	sub.w	r0, r0, sl
 80137e6:	2240      	movs	r2, #64	@ 0x40
 80137e8:	4082      	lsls	r2, r0
 80137ea:	4313      	orrs	r3, r2
 80137ec:	3401      	adds	r4, #1
 80137ee:	9304      	str	r3, [sp, #16]
 80137f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137f4:	4824      	ldr	r0, [pc, #144]	@ (8013888 <_svfiprintf_r+0x1e8>)
 80137f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80137fa:	2206      	movs	r2, #6
 80137fc:	f7ec fce8 	bl	80001d0 <memchr>
 8013800:	2800      	cmp	r0, #0
 8013802:	d036      	beq.n	8013872 <_svfiprintf_r+0x1d2>
 8013804:	4b21      	ldr	r3, [pc, #132]	@ (801388c <_svfiprintf_r+0x1ec>)
 8013806:	bb1b      	cbnz	r3, 8013850 <_svfiprintf_r+0x1b0>
 8013808:	9b03      	ldr	r3, [sp, #12]
 801380a:	3307      	adds	r3, #7
 801380c:	f023 0307 	bic.w	r3, r3, #7
 8013810:	3308      	adds	r3, #8
 8013812:	9303      	str	r3, [sp, #12]
 8013814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013816:	4433      	add	r3, r6
 8013818:	9309      	str	r3, [sp, #36]	@ 0x24
 801381a:	e76a      	b.n	80136f2 <_svfiprintf_r+0x52>
 801381c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013820:	460c      	mov	r4, r1
 8013822:	2001      	movs	r0, #1
 8013824:	e7a8      	b.n	8013778 <_svfiprintf_r+0xd8>
 8013826:	2300      	movs	r3, #0
 8013828:	3401      	adds	r4, #1
 801382a:	9305      	str	r3, [sp, #20]
 801382c:	4619      	mov	r1, r3
 801382e:	f04f 0c0a 	mov.w	ip, #10
 8013832:	4620      	mov	r0, r4
 8013834:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013838:	3a30      	subs	r2, #48	@ 0x30
 801383a:	2a09      	cmp	r2, #9
 801383c:	d903      	bls.n	8013846 <_svfiprintf_r+0x1a6>
 801383e:	2b00      	cmp	r3, #0
 8013840:	d0c6      	beq.n	80137d0 <_svfiprintf_r+0x130>
 8013842:	9105      	str	r1, [sp, #20]
 8013844:	e7c4      	b.n	80137d0 <_svfiprintf_r+0x130>
 8013846:	fb0c 2101 	mla	r1, ip, r1, r2
 801384a:	4604      	mov	r4, r0
 801384c:	2301      	movs	r3, #1
 801384e:	e7f0      	b.n	8013832 <_svfiprintf_r+0x192>
 8013850:	ab03      	add	r3, sp, #12
 8013852:	9300      	str	r3, [sp, #0]
 8013854:	462a      	mov	r2, r5
 8013856:	4b0e      	ldr	r3, [pc, #56]	@ (8013890 <_svfiprintf_r+0x1f0>)
 8013858:	a904      	add	r1, sp, #16
 801385a:	4638      	mov	r0, r7
 801385c:	f3af 8000 	nop.w
 8013860:	1c42      	adds	r2, r0, #1
 8013862:	4606      	mov	r6, r0
 8013864:	d1d6      	bne.n	8013814 <_svfiprintf_r+0x174>
 8013866:	89ab      	ldrh	r3, [r5, #12]
 8013868:	065b      	lsls	r3, r3, #25
 801386a:	f53f af2d 	bmi.w	80136c8 <_svfiprintf_r+0x28>
 801386e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013870:	e72c      	b.n	80136cc <_svfiprintf_r+0x2c>
 8013872:	ab03      	add	r3, sp, #12
 8013874:	9300      	str	r3, [sp, #0]
 8013876:	462a      	mov	r2, r5
 8013878:	4b05      	ldr	r3, [pc, #20]	@ (8013890 <_svfiprintf_r+0x1f0>)
 801387a:	a904      	add	r1, sp, #16
 801387c:	4638      	mov	r0, r7
 801387e:	f000 f9bb 	bl	8013bf8 <_printf_i>
 8013882:	e7ed      	b.n	8013860 <_svfiprintf_r+0x1c0>
 8013884:	08017269 	.word	0x08017269
 8013888:	08017273 	.word	0x08017273
 801388c:	00000000 	.word	0x00000000
 8013890:	080135e9 	.word	0x080135e9
 8013894:	0801726f 	.word	0x0801726f

08013898 <__sfputc_r>:
 8013898:	6893      	ldr	r3, [r2, #8]
 801389a:	3b01      	subs	r3, #1
 801389c:	2b00      	cmp	r3, #0
 801389e:	b410      	push	{r4}
 80138a0:	6093      	str	r3, [r2, #8]
 80138a2:	da08      	bge.n	80138b6 <__sfputc_r+0x1e>
 80138a4:	6994      	ldr	r4, [r2, #24]
 80138a6:	42a3      	cmp	r3, r4
 80138a8:	db01      	blt.n	80138ae <__sfputc_r+0x16>
 80138aa:	290a      	cmp	r1, #10
 80138ac:	d103      	bne.n	80138b6 <__sfputc_r+0x1e>
 80138ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80138b2:	f000 bb7d 	b.w	8013fb0 <__swbuf_r>
 80138b6:	6813      	ldr	r3, [r2, #0]
 80138b8:	1c58      	adds	r0, r3, #1
 80138ba:	6010      	str	r0, [r2, #0]
 80138bc:	7019      	strb	r1, [r3, #0]
 80138be:	4608      	mov	r0, r1
 80138c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80138c4:	4770      	bx	lr

080138c6 <__sfputs_r>:
 80138c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138c8:	4606      	mov	r6, r0
 80138ca:	460f      	mov	r7, r1
 80138cc:	4614      	mov	r4, r2
 80138ce:	18d5      	adds	r5, r2, r3
 80138d0:	42ac      	cmp	r4, r5
 80138d2:	d101      	bne.n	80138d8 <__sfputs_r+0x12>
 80138d4:	2000      	movs	r0, #0
 80138d6:	e007      	b.n	80138e8 <__sfputs_r+0x22>
 80138d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138dc:	463a      	mov	r2, r7
 80138de:	4630      	mov	r0, r6
 80138e0:	f7ff ffda 	bl	8013898 <__sfputc_r>
 80138e4:	1c43      	adds	r3, r0, #1
 80138e6:	d1f3      	bne.n	80138d0 <__sfputs_r+0xa>
 80138e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080138ec <_vfiprintf_r>:
 80138ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138f0:	460d      	mov	r5, r1
 80138f2:	b09d      	sub	sp, #116	@ 0x74
 80138f4:	4614      	mov	r4, r2
 80138f6:	4698      	mov	r8, r3
 80138f8:	4606      	mov	r6, r0
 80138fa:	b118      	cbz	r0, 8013904 <_vfiprintf_r+0x18>
 80138fc:	6a03      	ldr	r3, [r0, #32]
 80138fe:	b90b      	cbnz	r3, 8013904 <_vfiprintf_r+0x18>
 8013900:	f7ff fc7e 	bl	8013200 <__sinit>
 8013904:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013906:	07d9      	lsls	r1, r3, #31
 8013908:	d405      	bmi.n	8013916 <_vfiprintf_r+0x2a>
 801390a:	89ab      	ldrh	r3, [r5, #12]
 801390c:	059a      	lsls	r2, r3, #22
 801390e:	d402      	bmi.n	8013916 <_vfiprintf_r+0x2a>
 8013910:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013912:	f7ff fde8 	bl	80134e6 <__retarget_lock_acquire_recursive>
 8013916:	89ab      	ldrh	r3, [r5, #12]
 8013918:	071b      	lsls	r3, r3, #28
 801391a:	d501      	bpl.n	8013920 <_vfiprintf_r+0x34>
 801391c:	692b      	ldr	r3, [r5, #16]
 801391e:	b99b      	cbnz	r3, 8013948 <_vfiprintf_r+0x5c>
 8013920:	4629      	mov	r1, r5
 8013922:	4630      	mov	r0, r6
 8013924:	f000 fb82 	bl	801402c <__swsetup_r>
 8013928:	b170      	cbz	r0, 8013948 <_vfiprintf_r+0x5c>
 801392a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801392c:	07dc      	lsls	r4, r3, #31
 801392e:	d504      	bpl.n	801393a <_vfiprintf_r+0x4e>
 8013930:	f04f 30ff 	mov.w	r0, #4294967295
 8013934:	b01d      	add	sp, #116	@ 0x74
 8013936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801393a:	89ab      	ldrh	r3, [r5, #12]
 801393c:	0598      	lsls	r0, r3, #22
 801393e:	d4f7      	bmi.n	8013930 <_vfiprintf_r+0x44>
 8013940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013942:	f7ff fdd1 	bl	80134e8 <__retarget_lock_release_recursive>
 8013946:	e7f3      	b.n	8013930 <_vfiprintf_r+0x44>
 8013948:	2300      	movs	r3, #0
 801394a:	9309      	str	r3, [sp, #36]	@ 0x24
 801394c:	2320      	movs	r3, #32
 801394e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013952:	f8cd 800c 	str.w	r8, [sp, #12]
 8013956:	2330      	movs	r3, #48	@ 0x30
 8013958:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013b08 <_vfiprintf_r+0x21c>
 801395c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013960:	f04f 0901 	mov.w	r9, #1
 8013964:	4623      	mov	r3, r4
 8013966:	469a      	mov	sl, r3
 8013968:	f813 2b01 	ldrb.w	r2, [r3], #1
 801396c:	b10a      	cbz	r2, 8013972 <_vfiprintf_r+0x86>
 801396e:	2a25      	cmp	r2, #37	@ 0x25
 8013970:	d1f9      	bne.n	8013966 <_vfiprintf_r+0x7a>
 8013972:	ebba 0b04 	subs.w	fp, sl, r4
 8013976:	d00b      	beq.n	8013990 <_vfiprintf_r+0xa4>
 8013978:	465b      	mov	r3, fp
 801397a:	4622      	mov	r2, r4
 801397c:	4629      	mov	r1, r5
 801397e:	4630      	mov	r0, r6
 8013980:	f7ff ffa1 	bl	80138c6 <__sfputs_r>
 8013984:	3001      	adds	r0, #1
 8013986:	f000 80a7 	beq.w	8013ad8 <_vfiprintf_r+0x1ec>
 801398a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801398c:	445a      	add	r2, fp
 801398e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013990:	f89a 3000 	ldrb.w	r3, [sl]
 8013994:	2b00      	cmp	r3, #0
 8013996:	f000 809f 	beq.w	8013ad8 <_vfiprintf_r+0x1ec>
 801399a:	2300      	movs	r3, #0
 801399c:	f04f 32ff 	mov.w	r2, #4294967295
 80139a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80139a4:	f10a 0a01 	add.w	sl, sl, #1
 80139a8:	9304      	str	r3, [sp, #16]
 80139aa:	9307      	str	r3, [sp, #28]
 80139ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80139b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80139b2:	4654      	mov	r4, sl
 80139b4:	2205      	movs	r2, #5
 80139b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139ba:	4853      	ldr	r0, [pc, #332]	@ (8013b08 <_vfiprintf_r+0x21c>)
 80139bc:	f7ec fc08 	bl	80001d0 <memchr>
 80139c0:	9a04      	ldr	r2, [sp, #16]
 80139c2:	b9d8      	cbnz	r0, 80139fc <_vfiprintf_r+0x110>
 80139c4:	06d1      	lsls	r1, r2, #27
 80139c6:	bf44      	itt	mi
 80139c8:	2320      	movmi	r3, #32
 80139ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80139ce:	0713      	lsls	r3, r2, #28
 80139d0:	bf44      	itt	mi
 80139d2:	232b      	movmi	r3, #43	@ 0x2b
 80139d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80139d8:	f89a 3000 	ldrb.w	r3, [sl]
 80139dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80139de:	d015      	beq.n	8013a0c <_vfiprintf_r+0x120>
 80139e0:	9a07      	ldr	r2, [sp, #28]
 80139e2:	4654      	mov	r4, sl
 80139e4:	2000      	movs	r0, #0
 80139e6:	f04f 0c0a 	mov.w	ip, #10
 80139ea:	4621      	mov	r1, r4
 80139ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80139f0:	3b30      	subs	r3, #48	@ 0x30
 80139f2:	2b09      	cmp	r3, #9
 80139f4:	d94b      	bls.n	8013a8e <_vfiprintf_r+0x1a2>
 80139f6:	b1b0      	cbz	r0, 8013a26 <_vfiprintf_r+0x13a>
 80139f8:	9207      	str	r2, [sp, #28]
 80139fa:	e014      	b.n	8013a26 <_vfiprintf_r+0x13a>
 80139fc:	eba0 0308 	sub.w	r3, r0, r8
 8013a00:	fa09 f303 	lsl.w	r3, r9, r3
 8013a04:	4313      	orrs	r3, r2
 8013a06:	9304      	str	r3, [sp, #16]
 8013a08:	46a2      	mov	sl, r4
 8013a0a:	e7d2      	b.n	80139b2 <_vfiprintf_r+0xc6>
 8013a0c:	9b03      	ldr	r3, [sp, #12]
 8013a0e:	1d19      	adds	r1, r3, #4
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	9103      	str	r1, [sp, #12]
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	bfbb      	ittet	lt
 8013a18:	425b      	neglt	r3, r3
 8013a1a:	f042 0202 	orrlt.w	r2, r2, #2
 8013a1e:	9307      	strge	r3, [sp, #28]
 8013a20:	9307      	strlt	r3, [sp, #28]
 8013a22:	bfb8      	it	lt
 8013a24:	9204      	strlt	r2, [sp, #16]
 8013a26:	7823      	ldrb	r3, [r4, #0]
 8013a28:	2b2e      	cmp	r3, #46	@ 0x2e
 8013a2a:	d10a      	bne.n	8013a42 <_vfiprintf_r+0x156>
 8013a2c:	7863      	ldrb	r3, [r4, #1]
 8013a2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013a30:	d132      	bne.n	8013a98 <_vfiprintf_r+0x1ac>
 8013a32:	9b03      	ldr	r3, [sp, #12]
 8013a34:	1d1a      	adds	r2, r3, #4
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	9203      	str	r2, [sp, #12]
 8013a3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013a3e:	3402      	adds	r4, #2
 8013a40:	9305      	str	r3, [sp, #20]
 8013a42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013b18 <_vfiprintf_r+0x22c>
 8013a46:	7821      	ldrb	r1, [r4, #0]
 8013a48:	2203      	movs	r2, #3
 8013a4a:	4650      	mov	r0, sl
 8013a4c:	f7ec fbc0 	bl	80001d0 <memchr>
 8013a50:	b138      	cbz	r0, 8013a62 <_vfiprintf_r+0x176>
 8013a52:	9b04      	ldr	r3, [sp, #16]
 8013a54:	eba0 000a 	sub.w	r0, r0, sl
 8013a58:	2240      	movs	r2, #64	@ 0x40
 8013a5a:	4082      	lsls	r2, r0
 8013a5c:	4313      	orrs	r3, r2
 8013a5e:	3401      	adds	r4, #1
 8013a60:	9304      	str	r3, [sp, #16]
 8013a62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a66:	4829      	ldr	r0, [pc, #164]	@ (8013b0c <_vfiprintf_r+0x220>)
 8013a68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013a6c:	2206      	movs	r2, #6
 8013a6e:	f7ec fbaf 	bl	80001d0 <memchr>
 8013a72:	2800      	cmp	r0, #0
 8013a74:	d03f      	beq.n	8013af6 <_vfiprintf_r+0x20a>
 8013a76:	4b26      	ldr	r3, [pc, #152]	@ (8013b10 <_vfiprintf_r+0x224>)
 8013a78:	bb1b      	cbnz	r3, 8013ac2 <_vfiprintf_r+0x1d6>
 8013a7a:	9b03      	ldr	r3, [sp, #12]
 8013a7c:	3307      	adds	r3, #7
 8013a7e:	f023 0307 	bic.w	r3, r3, #7
 8013a82:	3308      	adds	r3, #8
 8013a84:	9303      	str	r3, [sp, #12]
 8013a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a88:	443b      	add	r3, r7
 8013a8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013a8c:	e76a      	b.n	8013964 <_vfiprintf_r+0x78>
 8013a8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013a92:	460c      	mov	r4, r1
 8013a94:	2001      	movs	r0, #1
 8013a96:	e7a8      	b.n	80139ea <_vfiprintf_r+0xfe>
 8013a98:	2300      	movs	r3, #0
 8013a9a:	3401      	adds	r4, #1
 8013a9c:	9305      	str	r3, [sp, #20]
 8013a9e:	4619      	mov	r1, r3
 8013aa0:	f04f 0c0a 	mov.w	ip, #10
 8013aa4:	4620      	mov	r0, r4
 8013aa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013aaa:	3a30      	subs	r2, #48	@ 0x30
 8013aac:	2a09      	cmp	r2, #9
 8013aae:	d903      	bls.n	8013ab8 <_vfiprintf_r+0x1cc>
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d0c6      	beq.n	8013a42 <_vfiprintf_r+0x156>
 8013ab4:	9105      	str	r1, [sp, #20]
 8013ab6:	e7c4      	b.n	8013a42 <_vfiprintf_r+0x156>
 8013ab8:	fb0c 2101 	mla	r1, ip, r1, r2
 8013abc:	4604      	mov	r4, r0
 8013abe:	2301      	movs	r3, #1
 8013ac0:	e7f0      	b.n	8013aa4 <_vfiprintf_r+0x1b8>
 8013ac2:	ab03      	add	r3, sp, #12
 8013ac4:	9300      	str	r3, [sp, #0]
 8013ac6:	462a      	mov	r2, r5
 8013ac8:	4b12      	ldr	r3, [pc, #72]	@ (8013b14 <_vfiprintf_r+0x228>)
 8013aca:	a904      	add	r1, sp, #16
 8013acc:	4630      	mov	r0, r6
 8013ace:	f3af 8000 	nop.w
 8013ad2:	4607      	mov	r7, r0
 8013ad4:	1c78      	adds	r0, r7, #1
 8013ad6:	d1d6      	bne.n	8013a86 <_vfiprintf_r+0x19a>
 8013ad8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013ada:	07d9      	lsls	r1, r3, #31
 8013adc:	d405      	bmi.n	8013aea <_vfiprintf_r+0x1fe>
 8013ade:	89ab      	ldrh	r3, [r5, #12]
 8013ae0:	059a      	lsls	r2, r3, #22
 8013ae2:	d402      	bmi.n	8013aea <_vfiprintf_r+0x1fe>
 8013ae4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013ae6:	f7ff fcff 	bl	80134e8 <__retarget_lock_release_recursive>
 8013aea:	89ab      	ldrh	r3, [r5, #12]
 8013aec:	065b      	lsls	r3, r3, #25
 8013aee:	f53f af1f 	bmi.w	8013930 <_vfiprintf_r+0x44>
 8013af2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013af4:	e71e      	b.n	8013934 <_vfiprintf_r+0x48>
 8013af6:	ab03      	add	r3, sp, #12
 8013af8:	9300      	str	r3, [sp, #0]
 8013afa:	462a      	mov	r2, r5
 8013afc:	4b05      	ldr	r3, [pc, #20]	@ (8013b14 <_vfiprintf_r+0x228>)
 8013afe:	a904      	add	r1, sp, #16
 8013b00:	4630      	mov	r0, r6
 8013b02:	f000 f879 	bl	8013bf8 <_printf_i>
 8013b06:	e7e4      	b.n	8013ad2 <_vfiprintf_r+0x1e6>
 8013b08:	08017269 	.word	0x08017269
 8013b0c:	08017273 	.word	0x08017273
 8013b10:	00000000 	.word	0x00000000
 8013b14:	080138c7 	.word	0x080138c7
 8013b18:	0801726f 	.word	0x0801726f

08013b1c <_printf_common>:
 8013b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b20:	4616      	mov	r6, r2
 8013b22:	4698      	mov	r8, r3
 8013b24:	688a      	ldr	r2, [r1, #8]
 8013b26:	690b      	ldr	r3, [r1, #16]
 8013b28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013b2c:	4293      	cmp	r3, r2
 8013b2e:	bfb8      	it	lt
 8013b30:	4613      	movlt	r3, r2
 8013b32:	6033      	str	r3, [r6, #0]
 8013b34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013b38:	4607      	mov	r7, r0
 8013b3a:	460c      	mov	r4, r1
 8013b3c:	b10a      	cbz	r2, 8013b42 <_printf_common+0x26>
 8013b3e:	3301      	adds	r3, #1
 8013b40:	6033      	str	r3, [r6, #0]
 8013b42:	6823      	ldr	r3, [r4, #0]
 8013b44:	0699      	lsls	r1, r3, #26
 8013b46:	bf42      	ittt	mi
 8013b48:	6833      	ldrmi	r3, [r6, #0]
 8013b4a:	3302      	addmi	r3, #2
 8013b4c:	6033      	strmi	r3, [r6, #0]
 8013b4e:	6825      	ldr	r5, [r4, #0]
 8013b50:	f015 0506 	ands.w	r5, r5, #6
 8013b54:	d106      	bne.n	8013b64 <_printf_common+0x48>
 8013b56:	f104 0a19 	add.w	sl, r4, #25
 8013b5a:	68e3      	ldr	r3, [r4, #12]
 8013b5c:	6832      	ldr	r2, [r6, #0]
 8013b5e:	1a9b      	subs	r3, r3, r2
 8013b60:	42ab      	cmp	r3, r5
 8013b62:	dc26      	bgt.n	8013bb2 <_printf_common+0x96>
 8013b64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013b68:	6822      	ldr	r2, [r4, #0]
 8013b6a:	3b00      	subs	r3, #0
 8013b6c:	bf18      	it	ne
 8013b6e:	2301      	movne	r3, #1
 8013b70:	0692      	lsls	r2, r2, #26
 8013b72:	d42b      	bmi.n	8013bcc <_printf_common+0xb0>
 8013b74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013b78:	4641      	mov	r1, r8
 8013b7a:	4638      	mov	r0, r7
 8013b7c:	47c8      	blx	r9
 8013b7e:	3001      	adds	r0, #1
 8013b80:	d01e      	beq.n	8013bc0 <_printf_common+0xa4>
 8013b82:	6823      	ldr	r3, [r4, #0]
 8013b84:	6922      	ldr	r2, [r4, #16]
 8013b86:	f003 0306 	and.w	r3, r3, #6
 8013b8a:	2b04      	cmp	r3, #4
 8013b8c:	bf02      	ittt	eq
 8013b8e:	68e5      	ldreq	r5, [r4, #12]
 8013b90:	6833      	ldreq	r3, [r6, #0]
 8013b92:	1aed      	subeq	r5, r5, r3
 8013b94:	68a3      	ldr	r3, [r4, #8]
 8013b96:	bf0c      	ite	eq
 8013b98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013b9c:	2500      	movne	r5, #0
 8013b9e:	4293      	cmp	r3, r2
 8013ba0:	bfc4      	itt	gt
 8013ba2:	1a9b      	subgt	r3, r3, r2
 8013ba4:	18ed      	addgt	r5, r5, r3
 8013ba6:	2600      	movs	r6, #0
 8013ba8:	341a      	adds	r4, #26
 8013baa:	42b5      	cmp	r5, r6
 8013bac:	d11a      	bne.n	8013be4 <_printf_common+0xc8>
 8013bae:	2000      	movs	r0, #0
 8013bb0:	e008      	b.n	8013bc4 <_printf_common+0xa8>
 8013bb2:	2301      	movs	r3, #1
 8013bb4:	4652      	mov	r2, sl
 8013bb6:	4641      	mov	r1, r8
 8013bb8:	4638      	mov	r0, r7
 8013bba:	47c8      	blx	r9
 8013bbc:	3001      	adds	r0, #1
 8013bbe:	d103      	bne.n	8013bc8 <_printf_common+0xac>
 8013bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8013bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bc8:	3501      	adds	r5, #1
 8013bca:	e7c6      	b.n	8013b5a <_printf_common+0x3e>
 8013bcc:	18e1      	adds	r1, r4, r3
 8013bce:	1c5a      	adds	r2, r3, #1
 8013bd0:	2030      	movs	r0, #48	@ 0x30
 8013bd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013bd6:	4422      	add	r2, r4
 8013bd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013bdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013be0:	3302      	adds	r3, #2
 8013be2:	e7c7      	b.n	8013b74 <_printf_common+0x58>
 8013be4:	2301      	movs	r3, #1
 8013be6:	4622      	mov	r2, r4
 8013be8:	4641      	mov	r1, r8
 8013bea:	4638      	mov	r0, r7
 8013bec:	47c8      	blx	r9
 8013bee:	3001      	adds	r0, #1
 8013bf0:	d0e6      	beq.n	8013bc0 <_printf_common+0xa4>
 8013bf2:	3601      	adds	r6, #1
 8013bf4:	e7d9      	b.n	8013baa <_printf_common+0x8e>
	...

08013bf8 <_printf_i>:
 8013bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013bfc:	7e0f      	ldrb	r7, [r1, #24]
 8013bfe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013c00:	2f78      	cmp	r7, #120	@ 0x78
 8013c02:	4691      	mov	r9, r2
 8013c04:	4680      	mov	r8, r0
 8013c06:	460c      	mov	r4, r1
 8013c08:	469a      	mov	sl, r3
 8013c0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013c0e:	d807      	bhi.n	8013c20 <_printf_i+0x28>
 8013c10:	2f62      	cmp	r7, #98	@ 0x62
 8013c12:	d80a      	bhi.n	8013c2a <_printf_i+0x32>
 8013c14:	2f00      	cmp	r7, #0
 8013c16:	f000 80d1 	beq.w	8013dbc <_printf_i+0x1c4>
 8013c1a:	2f58      	cmp	r7, #88	@ 0x58
 8013c1c:	f000 80b8 	beq.w	8013d90 <_printf_i+0x198>
 8013c20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013c24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013c28:	e03a      	b.n	8013ca0 <_printf_i+0xa8>
 8013c2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013c2e:	2b15      	cmp	r3, #21
 8013c30:	d8f6      	bhi.n	8013c20 <_printf_i+0x28>
 8013c32:	a101      	add	r1, pc, #4	@ (adr r1, 8013c38 <_printf_i+0x40>)
 8013c34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013c38:	08013c91 	.word	0x08013c91
 8013c3c:	08013ca5 	.word	0x08013ca5
 8013c40:	08013c21 	.word	0x08013c21
 8013c44:	08013c21 	.word	0x08013c21
 8013c48:	08013c21 	.word	0x08013c21
 8013c4c:	08013c21 	.word	0x08013c21
 8013c50:	08013ca5 	.word	0x08013ca5
 8013c54:	08013c21 	.word	0x08013c21
 8013c58:	08013c21 	.word	0x08013c21
 8013c5c:	08013c21 	.word	0x08013c21
 8013c60:	08013c21 	.word	0x08013c21
 8013c64:	08013da3 	.word	0x08013da3
 8013c68:	08013ccf 	.word	0x08013ccf
 8013c6c:	08013d5d 	.word	0x08013d5d
 8013c70:	08013c21 	.word	0x08013c21
 8013c74:	08013c21 	.word	0x08013c21
 8013c78:	08013dc5 	.word	0x08013dc5
 8013c7c:	08013c21 	.word	0x08013c21
 8013c80:	08013ccf 	.word	0x08013ccf
 8013c84:	08013c21 	.word	0x08013c21
 8013c88:	08013c21 	.word	0x08013c21
 8013c8c:	08013d65 	.word	0x08013d65
 8013c90:	6833      	ldr	r3, [r6, #0]
 8013c92:	1d1a      	adds	r2, r3, #4
 8013c94:	681b      	ldr	r3, [r3, #0]
 8013c96:	6032      	str	r2, [r6, #0]
 8013c98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013c9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013ca0:	2301      	movs	r3, #1
 8013ca2:	e09c      	b.n	8013dde <_printf_i+0x1e6>
 8013ca4:	6833      	ldr	r3, [r6, #0]
 8013ca6:	6820      	ldr	r0, [r4, #0]
 8013ca8:	1d19      	adds	r1, r3, #4
 8013caa:	6031      	str	r1, [r6, #0]
 8013cac:	0606      	lsls	r6, r0, #24
 8013cae:	d501      	bpl.n	8013cb4 <_printf_i+0xbc>
 8013cb0:	681d      	ldr	r5, [r3, #0]
 8013cb2:	e003      	b.n	8013cbc <_printf_i+0xc4>
 8013cb4:	0645      	lsls	r5, r0, #25
 8013cb6:	d5fb      	bpl.n	8013cb0 <_printf_i+0xb8>
 8013cb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013cbc:	2d00      	cmp	r5, #0
 8013cbe:	da03      	bge.n	8013cc8 <_printf_i+0xd0>
 8013cc0:	232d      	movs	r3, #45	@ 0x2d
 8013cc2:	426d      	negs	r5, r5
 8013cc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013cc8:	4858      	ldr	r0, [pc, #352]	@ (8013e2c <_printf_i+0x234>)
 8013cca:	230a      	movs	r3, #10
 8013ccc:	e011      	b.n	8013cf2 <_printf_i+0xfa>
 8013cce:	6821      	ldr	r1, [r4, #0]
 8013cd0:	6833      	ldr	r3, [r6, #0]
 8013cd2:	0608      	lsls	r0, r1, #24
 8013cd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8013cd8:	d402      	bmi.n	8013ce0 <_printf_i+0xe8>
 8013cda:	0649      	lsls	r1, r1, #25
 8013cdc:	bf48      	it	mi
 8013cde:	b2ad      	uxthmi	r5, r5
 8013ce0:	2f6f      	cmp	r7, #111	@ 0x6f
 8013ce2:	4852      	ldr	r0, [pc, #328]	@ (8013e2c <_printf_i+0x234>)
 8013ce4:	6033      	str	r3, [r6, #0]
 8013ce6:	bf14      	ite	ne
 8013ce8:	230a      	movne	r3, #10
 8013cea:	2308      	moveq	r3, #8
 8013cec:	2100      	movs	r1, #0
 8013cee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013cf2:	6866      	ldr	r6, [r4, #4]
 8013cf4:	60a6      	str	r6, [r4, #8]
 8013cf6:	2e00      	cmp	r6, #0
 8013cf8:	db05      	blt.n	8013d06 <_printf_i+0x10e>
 8013cfa:	6821      	ldr	r1, [r4, #0]
 8013cfc:	432e      	orrs	r6, r5
 8013cfe:	f021 0104 	bic.w	r1, r1, #4
 8013d02:	6021      	str	r1, [r4, #0]
 8013d04:	d04b      	beq.n	8013d9e <_printf_i+0x1a6>
 8013d06:	4616      	mov	r6, r2
 8013d08:	fbb5 f1f3 	udiv	r1, r5, r3
 8013d0c:	fb03 5711 	mls	r7, r3, r1, r5
 8013d10:	5dc7      	ldrb	r7, [r0, r7]
 8013d12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013d16:	462f      	mov	r7, r5
 8013d18:	42bb      	cmp	r3, r7
 8013d1a:	460d      	mov	r5, r1
 8013d1c:	d9f4      	bls.n	8013d08 <_printf_i+0x110>
 8013d1e:	2b08      	cmp	r3, #8
 8013d20:	d10b      	bne.n	8013d3a <_printf_i+0x142>
 8013d22:	6823      	ldr	r3, [r4, #0]
 8013d24:	07df      	lsls	r7, r3, #31
 8013d26:	d508      	bpl.n	8013d3a <_printf_i+0x142>
 8013d28:	6923      	ldr	r3, [r4, #16]
 8013d2a:	6861      	ldr	r1, [r4, #4]
 8013d2c:	4299      	cmp	r1, r3
 8013d2e:	bfde      	ittt	le
 8013d30:	2330      	movle	r3, #48	@ 0x30
 8013d32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013d36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013d3a:	1b92      	subs	r2, r2, r6
 8013d3c:	6122      	str	r2, [r4, #16]
 8013d3e:	f8cd a000 	str.w	sl, [sp]
 8013d42:	464b      	mov	r3, r9
 8013d44:	aa03      	add	r2, sp, #12
 8013d46:	4621      	mov	r1, r4
 8013d48:	4640      	mov	r0, r8
 8013d4a:	f7ff fee7 	bl	8013b1c <_printf_common>
 8013d4e:	3001      	adds	r0, #1
 8013d50:	d14a      	bne.n	8013de8 <_printf_i+0x1f0>
 8013d52:	f04f 30ff 	mov.w	r0, #4294967295
 8013d56:	b004      	add	sp, #16
 8013d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d5c:	6823      	ldr	r3, [r4, #0]
 8013d5e:	f043 0320 	orr.w	r3, r3, #32
 8013d62:	6023      	str	r3, [r4, #0]
 8013d64:	4832      	ldr	r0, [pc, #200]	@ (8013e30 <_printf_i+0x238>)
 8013d66:	2778      	movs	r7, #120	@ 0x78
 8013d68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013d6c:	6823      	ldr	r3, [r4, #0]
 8013d6e:	6831      	ldr	r1, [r6, #0]
 8013d70:	061f      	lsls	r7, r3, #24
 8013d72:	f851 5b04 	ldr.w	r5, [r1], #4
 8013d76:	d402      	bmi.n	8013d7e <_printf_i+0x186>
 8013d78:	065f      	lsls	r7, r3, #25
 8013d7a:	bf48      	it	mi
 8013d7c:	b2ad      	uxthmi	r5, r5
 8013d7e:	6031      	str	r1, [r6, #0]
 8013d80:	07d9      	lsls	r1, r3, #31
 8013d82:	bf44      	itt	mi
 8013d84:	f043 0320 	orrmi.w	r3, r3, #32
 8013d88:	6023      	strmi	r3, [r4, #0]
 8013d8a:	b11d      	cbz	r5, 8013d94 <_printf_i+0x19c>
 8013d8c:	2310      	movs	r3, #16
 8013d8e:	e7ad      	b.n	8013cec <_printf_i+0xf4>
 8013d90:	4826      	ldr	r0, [pc, #152]	@ (8013e2c <_printf_i+0x234>)
 8013d92:	e7e9      	b.n	8013d68 <_printf_i+0x170>
 8013d94:	6823      	ldr	r3, [r4, #0]
 8013d96:	f023 0320 	bic.w	r3, r3, #32
 8013d9a:	6023      	str	r3, [r4, #0]
 8013d9c:	e7f6      	b.n	8013d8c <_printf_i+0x194>
 8013d9e:	4616      	mov	r6, r2
 8013da0:	e7bd      	b.n	8013d1e <_printf_i+0x126>
 8013da2:	6833      	ldr	r3, [r6, #0]
 8013da4:	6825      	ldr	r5, [r4, #0]
 8013da6:	6961      	ldr	r1, [r4, #20]
 8013da8:	1d18      	adds	r0, r3, #4
 8013daa:	6030      	str	r0, [r6, #0]
 8013dac:	062e      	lsls	r6, r5, #24
 8013dae:	681b      	ldr	r3, [r3, #0]
 8013db0:	d501      	bpl.n	8013db6 <_printf_i+0x1be>
 8013db2:	6019      	str	r1, [r3, #0]
 8013db4:	e002      	b.n	8013dbc <_printf_i+0x1c4>
 8013db6:	0668      	lsls	r0, r5, #25
 8013db8:	d5fb      	bpl.n	8013db2 <_printf_i+0x1ba>
 8013dba:	8019      	strh	r1, [r3, #0]
 8013dbc:	2300      	movs	r3, #0
 8013dbe:	6123      	str	r3, [r4, #16]
 8013dc0:	4616      	mov	r6, r2
 8013dc2:	e7bc      	b.n	8013d3e <_printf_i+0x146>
 8013dc4:	6833      	ldr	r3, [r6, #0]
 8013dc6:	1d1a      	adds	r2, r3, #4
 8013dc8:	6032      	str	r2, [r6, #0]
 8013dca:	681e      	ldr	r6, [r3, #0]
 8013dcc:	6862      	ldr	r2, [r4, #4]
 8013dce:	2100      	movs	r1, #0
 8013dd0:	4630      	mov	r0, r6
 8013dd2:	f7ec f9fd 	bl	80001d0 <memchr>
 8013dd6:	b108      	cbz	r0, 8013ddc <_printf_i+0x1e4>
 8013dd8:	1b80      	subs	r0, r0, r6
 8013dda:	6060      	str	r0, [r4, #4]
 8013ddc:	6863      	ldr	r3, [r4, #4]
 8013dde:	6123      	str	r3, [r4, #16]
 8013de0:	2300      	movs	r3, #0
 8013de2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013de6:	e7aa      	b.n	8013d3e <_printf_i+0x146>
 8013de8:	6923      	ldr	r3, [r4, #16]
 8013dea:	4632      	mov	r2, r6
 8013dec:	4649      	mov	r1, r9
 8013dee:	4640      	mov	r0, r8
 8013df0:	47d0      	blx	sl
 8013df2:	3001      	adds	r0, #1
 8013df4:	d0ad      	beq.n	8013d52 <_printf_i+0x15a>
 8013df6:	6823      	ldr	r3, [r4, #0]
 8013df8:	079b      	lsls	r3, r3, #30
 8013dfa:	d413      	bmi.n	8013e24 <_printf_i+0x22c>
 8013dfc:	68e0      	ldr	r0, [r4, #12]
 8013dfe:	9b03      	ldr	r3, [sp, #12]
 8013e00:	4298      	cmp	r0, r3
 8013e02:	bfb8      	it	lt
 8013e04:	4618      	movlt	r0, r3
 8013e06:	e7a6      	b.n	8013d56 <_printf_i+0x15e>
 8013e08:	2301      	movs	r3, #1
 8013e0a:	4632      	mov	r2, r6
 8013e0c:	4649      	mov	r1, r9
 8013e0e:	4640      	mov	r0, r8
 8013e10:	47d0      	blx	sl
 8013e12:	3001      	adds	r0, #1
 8013e14:	d09d      	beq.n	8013d52 <_printf_i+0x15a>
 8013e16:	3501      	adds	r5, #1
 8013e18:	68e3      	ldr	r3, [r4, #12]
 8013e1a:	9903      	ldr	r1, [sp, #12]
 8013e1c:	1a5b      	subs	r3, r3, r1
 8013e1e:	42ab      	cmp	r3, r5
 8013e20:	dcf2      	bgt.n	8013e08 <_printf_i+0x210>
 8013e22:	e7eb      	b.n	8013dfc <_printf_i+0x204>
 8013e24:	2500      	movs	r5, #0
 8013e26:	f104 0619 	add.w	r6, r4, #25
 8013e2a:	e7f5      	b.n	8013e18 <_printf_i+0x220>
 8013e2c:	0801727a 	.word	0x0801727a
 8013e30:	0801728b 	.word	0x0801728b

08013e34 <__sflush_r>:
 8013e34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e3c:	0716      	lsls	r6, r2, #28
 8013e3e:	4605      	mov	r5, r0
 8013e40:	460c      	mov	r4, r1
 8013e42:	d454      	bmi.n	8013eee <__sflush_r+0xba>
 8013e44:	684b      	ldr	r3, [r1, #4]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	dc02      	bgt.n	8013e50 <__sflush_r+0x1c>
 8013e4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	dd48      	ble.n	8013ee2 <__sflush_r+0xae>
 8013e50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013e52:	2e00      	cmp	r6, #0
 8013e54:	d045      	beq.n	8013ee2 <__sflush_r+0xae>
 8013e56:	2300      	movs	r3, #0
 8013e58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013e5c:	682f      	ldr	r7, [r5, #0]
 8013e5e:	6a21      	ldr	r1, [r4, #32]
 8013e60:	602b      	str	r3, [r5, #0]
 8013e62:	d030      	beq.n	8013ec6 <__sflush_r+0x92>
 8013e64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013e66:	89a3      	ldrh	r3, [r4, #12]
 8013e68:	0759      	lsls	r1, r3, #29
 8013e6a:	d505      	bpl.n	8013e78 <__sflush_r+0x44>
 8013e6c:	6863      	ldr	r3, [r4, #4]
 8013e6e:	1ad2      	subs	r2, r2, r3
 8013e70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013e72:	b10b      	cbz	r3, 8013e78 <__sflush_r+0x44>
 8013e74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013e76:	1ad2      	subs	r2, r2, r3
 8013e78:	2300      	movs	r3, #0
 8013e7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013e7c:	6a21      	ldr	r1, [r4, #32]
 8013e7e:	4628      	mov	r0, r5
 8013e80:	47b0      	blx	r6
 8013e82:	1c43      	adds	r3, r0, #1
 8013e84:	89a3      	ldrh	r3, [r4, #12]
 8013e86:	d106      	bne.n	8013e96 <__sflush_r+0x62>
 8013e88:	6829      	ldr	r1, [r5, #0]
 8013e8a:	291d      	cmp	r1, #29
 8013e8c:	d82b      	bhi.n	8013ee6 <__sflush_r+0xb2>
 8013e8e:	4a2a      	ldr	r2, [pc, #168]	@ (8013f38 <__sflush_r+0x104>)
 8013e90:	40ca      	lsrs	r2, r1
 8013e92:	07d6      	lsls	r6, r2, #31
 8013e94:	d527      	bpl.n	8013ee6 <__sflush_r+0xb2>
 8013e96:	2200      	movs	r2, #0
 8013e98:	6062      	str	r2, [r4, #4]
 8013e9a:	04d9      	lsls	r1, r3, #19
 8013e9c:	6922      	ldr	r2, [r4, #16]
 8013e9e:	6022      	str	r2, [r4, #0]
 8013ea0:	d504      	bpl.n	8013eac <__sflush_r+0x78>
 8013ea2:	1c42      	adds	r2, r0, #1
 8013ea4:	d101      	bne.n	8013eaa <__sflush_r+0x76>
 8013ea6:	682b      	ldr	r3, [r5, #0]
 8013ea8:	b903      	cbnz	r3, 8013eac <__sflush_r+0x78>
 8013eaa:	6560      	str	r0, [r4, #84]	@ 0x54
 8013eac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013eae:	602f      	str	r7, [r5, #0]
 8013eb0:	b1b9      	cbz	r1, 8013ee2 <__sflush_r+0xae>
 8013eb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013eb6:	4299      	cmp	r1, r3
 8013eb8:	d002      	beq.n	8013ec0 <__sflush_r+0x8c>
 8013eba:	4628      	mov	r0, r5
 8013ebc:	f7ff fb42 	bl	8013544 <_free_r>
 8013ec0:	2300      	movs	r3, #0
 8013ec2:	6363      	str	r3, [r4, #52]	@ 0x34
 8013ec4:	e00d      	b.n	8013ee2 <__sflush_r+0xae>
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	4628      	mov	r0, r5
 8013eca:	47b0      	blx	r6
 8013ecc:	4602      	mov	r2, r0
 8013ece:	1c50      	adds	r0, r2, #1
 8013ed0:	d1c9      	bne.n	8013e66 <__sflush_r+0x32>
 8013ed2:	682b      	ldr	r3, [r5, #0]
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d0c6      	beq.n	8013e66 <__sflush_r+0x32>
 8013ed8:	2b1d      	cmp	r3, #29
 8013eda:	d001      	beq.n	8013ee0 <__sflush_r+0xac>
 8013edc:	2b16      	cmp	r3, #22
 8013ede:	d11e      	bne.n	8013f1e <__sflush_r+0xea>
 8013ee0:	602f      	str	r7, [r5, #0]
 8013ee2:	2000      	movs	r0, #0
 8013ee4:	e022      	b.n	8013f2c <__sflush_r+0xf8>
 8013ee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013eea:	b21b      	sxth	r3, r3
 8013eec:	e01b      	b.n	8013f26 <__sflush_r+0xf2>
 8013eee:	690f      	ldr	r7, [r1, #16]
 8013ef0:	2f00      	cmp	r7, #0
 8013ef2:	d0f6      	beq.n	8013ee2 <__sflush_r+0xae>
 8013ef4:	0793      	lsls	r3, r2, #30
 8013ef6:	680e      	ldr	r6, [r1, #0]
 8013ef8:	bf08      	it	eq
 8013efa:	694b      	ldreq	r3, [r1, #20]
 8013efc:	600f      	str	r7, [r1, #0]
 8013efe:	bf18      	it	ne
 8013f00:	2300      	movne	r3, #0
 8013f02:	eba6 0807 	sub.w	r8, r6, r7
 8013f06:	608b      	str	r3, [r1, #8]
 8013f08:	f1b8 0f00 	cmp.w	r8, #0
 8013f0c:	dde9      	ble.n	8013ee2 <__sflush_r+0xae>
 8013f0e:	6a21      	ldr	r1, [r4, #32]
 8013f10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013f12:	4643      	mov	r3, r8
 8013f14:	463a      	mov	r2, r7
 8013f16:	4628      	mov	r0, r5
 8013f18:	47b0      	blx	r6
 8013f1a:	2800      	cmp	r0, #0
 8013f1c:	dc08      	bgt.n	8013f30 <__sflush_r+0xfc>
 8013f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013f26:	81a3      	strh	r3, [r4, #12]
 8013f28:	f04f 30ff 	mov.w	r0, #4294967295
 8013f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f30:	4407      	add	r7, r0
 8013f32:	eba8 0800 	sub.w	r8, r8, r0
 8013f36:	e7e7      	b.n	8013f08 <__sflush_r+0xd4>
 8013f38:	20400001 	.word	0x20400001

08013f3c <_fflush_r>:
 8013f3c:	b538      	push	{r3, r4, r5, lr}
 8013f3e:	690b      	ldr	r3, [r1, #16]
 8013f40:	4605      	mov	r5, r0
 8013f42:	460c      	mov	r4, r1
 8013f44:	b913      	cbnz	r3, 8013f4c <_fflush_r+0x10>
 8013f46:	2500      	movs	r5, #0
 8013f48:	4628      	mov	r0, r5
 8013f4a:	bd38      	pop	{r3, r4, r5, pc}
 8013f4c:	b118      	cbz	r0, 8013f56 <_fflush_r+0x1a>
 8013f4e:	6a03      	ldr	r3, [r0, #32]
 8013f50:	b90b      	cbnz	r3, 8013f56 <_fflush_r+0x1a>
 8013f52:	f7ff f955 	bl	8013200 <__sinit>
 8013f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d0f3      	beq.n	8013f46 <_fflush_r+0xa>
 8013f5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013f60:	07d0      	lsls	r0, r2, #31
 8013f62:	d404      	bmi.n	8013f6e <_fflush_r+0x32>
 8013f64:	0599      	lsls	r1, r3, #22
 8013f66:	d402      	bmi.n	8013f6e <_fflush_r+0x32>
 8013f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f6a:	f7ff fabc 	bl	80134e6 <__retarget_lock_acquire_recursive>
 8013f6e:	4628      	mov	r0, r5
 8013f70:	4621      	mov	r1, r4
 8013f72:	f7ff ff5f 	bl	8013e34 <__sflush_r>
 8013f76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013f78:	07da      	lsls	r2, r3, #31
 8013f7a:	4605      	mov	r5, r0
 8013f7c:	d4e4      	bmi.n	8013f48 <_fflush_r+0xc>
 8013f7e:	89a3      	ldrh	r3, [r4, #12]
 8013f80:	059b      	lsls	r3, r3, #22
 8013f82:	d4e1      	bmi.n	8013f48 <_fflush_r+0xc>
 8013f84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f86:	f7ff faaf 	bl	80134e8 <__retarget_lock_release_recursive>
 8013f8a:	e7dd      	b.n	8013f48 <_fflush_r+0xc>

08013f8c <fiprintf>:
 8013f8c:	b40e      	push	{r1, r2, r3}
 8013f8e:	b503      	push	{r0, r1, lr}
 8013f90:	4601      	mov	r1, r0
 8013f92:	ab03      	add	r3, sp, #12
 8013f94:	4805      	ldr	r0, [pc, #20]	@ (8013fac <fiprintf+0x20>)
 8013f96:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f9a:	6800      	ldr	r0, [r0, #0]
 8013f9c:	9301      	str	r3, [sp, #4]
 8013f9e:	f7ff fca5 	bl	80138ec <_vfiprintf_r>
 8013fa2:	b002      	add	sp, #8
 8013fa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8013fa8:	b003      	add	sp, #12
 8013faa:	4770      	bx	lr
 8013fac:	200000b0 	.word	0x200000b0

08013fb0 <__swbuf_r>:
 8013fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fb2:	460e      	mov	r6, r1
 8013fb4:	4614      	mov	r4, r2
 8013fb6:	4605      	mov	r5, r0
 8013fb8:	b118      	cbz	r0, 8013fc2 <__swbuf_r+0x12>
 8013fba:	6a03      	ldr	r3, [r0, #32]
 8013fbc:	b90b      	cbnz	r3, 8013fc2 <__swbuf_r+0x12>
 8013fbe:	f7ff f91f 	bl	8013200 <__sinit>
 8013fc2:	69a3      	ldr	r3, [r4, #24]
 8013fc4:	60a3      	str	r3, [r4, #8]
 8013fc6:	89a3      	ldrh	r3, [r4, #12]
 8013fc8:	071a      	lsls	r2, r3, #28
 8013fca:	d501      	bpl.n	8013fd0 <__swbuf_r+0x20>
 8013fcc:	6923      	ldr	r3, [r4, #16]
 8013fce:	b943      	cbnz	r3, 8013fe2 <__swbuf_r+0x32>
 8013fd0:	4621      	mov	r1, r4
 8013fd2:	4628      	mov	r0, r5
 8013fd4:	f000 f82a 	bl	801402c <__swsetup_r>
 8013fd8:	b118      	cbz	r0, 8013fe2 <__swbuf_r+0x32>
 8013fda:	f04f 37ff 	mov.w	r7, #4294967295
 8013fde:	4638      	mov	r0, r7
 8013fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013fe2:	6823      	ldr	r3, [r4, #0]
 8013fe4:	6922      	ldr	r2, [r4, #16]
 8013fe6:	1a98      	subs	r0, r3, r2
 8013fe8:	6963      	ldr	r3, [r4, #20]
 8013fea:	b2f6      	uxtb	r6, r6
 8013fec:	4283      	cmp	r3, r0
 8013fee:	4637      	mov	r7, r6
 8013ff0:	dc05      	bgt.n	8013ffe <__swbuf_r+0x4e>
 8013ff2:	4621      	mov	r1, r4
 8013ff4:	4628      	mov	r0, r5
 8013ff6:	f7ff ffa1 	bl	8013f3c <_fflush_r>
 8013ffa:	2800      	cmp	r0, #0
 8013ffc:	d1ed      	bne.n	8013fda <__swbuf_r+0x2a>
 8013ffe:	68a3      	ldr	r3, [r4, #8]
 8014000:	3b01      	subs	r3, #1
 8014002:	60a3      	str	r3, [r4, #8]
 8014004:	6823      	ldr	r3, [r4, #0]
 8014006:	1c5a      	adds	r2, r3, #1
 8014008:	6022      	str	r2, [r4, #0]
 801400a:	701e      	strb	r6, [r3, #0]
 801400c:	6962      	ldr	r2, [r4, #20]
 801400e:	1c43      	adds	r3, r0, #1
 8014010:	429a      	cmp	r2, r3
 8014012:	d004      	beq.n	801401e <__swbuf_r+0x6e>
 8014014:	89a3      	ldrh	r3, [r4, #12]
 8014016:	07db      	lsls	r3, r3, #31
 8014018:	d5e1      	bpl.n	8013fde <__swbuf_r+0x2e>
 801401a:	2e0a      	cmp	r6, #10
 801401c:	d1df      	bne.n	8013fde <__swbuf_r+0x2e>
 801401e:	4621      	mov	r1, r4
 8014020:	4628      	mov	r0, r5
 8014022:	f7ff ff8b 	bl	8013f3c <_fflush_r>
 8014026:	2800      	cmp	r0, #0
 8014028:	d0d9      	beq.n	8013fde <__swbuf_r+0x2e>
 801402a:	e7d6      	b.n	8013fda <__swbuf_r+0x2a>

0801402c <__swsetup_r>:
 801402c:	b538      	push	{r3, r4, r5, lr}
 801402e:	4b29      	ldr	r3, [pc, #164]	@ (80140d4 <__swsetup_r+0xa8>)
 8014030:	4605      	mov	r5, r0
 8014032:	6818      	ldr	r0, [r3, #0]
 8014034:	460c      	mov	r4, r1
 8014036:	b118      	cbz	r0, 8014040 <__swsetup_r+0x14>
 8014038:	6a03      	ldr	r3, [r0, #32]
 801403a:	b90b      	cbnz	r3, 8014040 <__swsetup_r+0x14>
 801403c:	f7ff f8e0 	bl	8013200 <__sinit>
 8014040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014044:	0719      	lsls	r1, r3, #28
 8014046:	d422      	bmi.n	801408e <__swsetup_r+0x62>
 8014048:	06da      	lsls	r2, r3, #27
 801404a:	d407      	bmi.n	801405c <__swsetup_r+0x30>
 801404c:	2209      	movs	r2, #9
 801404e:	602a      	str	r2, [r5, #0]
 8014050:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014054:	81a3      	strh	r3, [r4, #12]
 8014056:	f04f 30ff 	mov.w	r0, #4294967295
 801405a:	e033      	b.n	80140c4 <__swsetup_r+0x98>
 801405c:	0758      	lsls	r0, r3, #29
 801405e:	d512      	bpl.n	8014086 <__swsetup_r+0x5a>
 8014060:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014062:	b141      	cbz	r1, 8014076 <__swsetup_r+0x4a>
 8014064:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014068:	4299      	cmp	r1, r3
 801406a:	d002      	beq.n	8014072 <__swsetup_r+0x46>
 801406c:	4628      	mov	r0, r5
 801406e:	f7ff fa69 	bl	8013544 <_free_r>
 8014072:	2300      	movs	r3, #0
 8014074:	6363      	str	r3, [r4, #52]	@ 0x34
 8014076:	89a3      	ldrh	r3, [r4, #12]
 8014078:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801407c:	81a3      	strh	r3, [r4, #12]
 801407e:	2300      	movs	r3, #0
 8014080:	6063      	str	r3, [r4, #4]
 8014082:	6923      	ldr	r3, [r4, #16]
 8014084:	6023      	str	r3, [r4, #0]
 8014086:	89a3      	ldrh	r3, [r4, #12]
 8014088:	f043 0308 	orr.w	r3, r3, #8
 801408c:	81a3      	strh	r3, [r4, #12]
 801408e:	6923      	ldr	r3, [r4, #16]
 8014090:	b94b      	cbnz	r3, 80140a6 <__swsetup_r+0x7a>
 8014092:	89a3      	ldrh	r3, [r4, #12]
 8014094:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014098:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801409c:	d003      	beq.n	80140a6 <__swsetup_r+0x7a>
 801409e:	4621      	mov	r1, r4
 80140a0:	4628      	mov	r0, r5
 80140a2:	f000 f874 	bl	801418e <__smakebuf_r>
 80140a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80140aa:	f013 0201 	ands.w	r2, r3, #1
 80140ae:	d00a      	beq.n	80140c6 <__swsetup_r+0x9a>
 80140b0:	2200      	movs	r2, #0
 80140b2:	60a2      	str	r2, [r4, #8]
 80140b4:	6962      	ldr	r2, [r4, #20]
 80140b6:	4252      	negs	r2, r2
 80140b8:	61a2      	str	r2, [r4, #24]
 80140ba:	6922      	ldr	r2, [r4, #16]
 80140bc:	b942      	cbnz	r2, 80140d0 <__swsetup_r+0xa4>
 80140be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80140c2:	d1c5      	bne.n	8014050 <__swsetup_r+0x24>
 80140c4:	bd38      	pop	{r3, r4, r5, pc}
 80140c6:	0799      	lsls	r1, r3, #30
 80140c8:	bf58      	it	pl
 80140ca:	6962      	ldrpl	r2, [r4, #20]
 80140cc:	60a2      	str	r2, [r4, #8]
 80140ce:	e7f4      	b.n	80140ba <__swsetup_r+0x8e>
 80140d0:	2000      	movs	r0, #0
 80140d2:	e7f7      	b.n	80140c4 <__swsetup_r+0x98>
 80140d4:	200000b0 	.word	0x200000b0

080140d8 <abort>:
 80140d8:	b508      	push	{r3, lr}
 80140da:	2006      	movs	r0, #6
 80140dc:	f000 f8bc 	bl	8014258 <raise>
 80140e0:	2001      	movs	r0, #1
 80140e2:	f7ef f985 	bl	80033f0 <_exit>

080140e6 <_realloc_r>:
 80140e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140ea:	4607      	mov	r7, r0
 80140ec:	4614      	mov	r4, r2
 80140ee:	460d      	mov	r5, r1
 80140f0:	b921      	cbnz	r1, 80140fc <_realloc_r+0x16>
 80140f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80140f6:	4611      	mov	r1, r2
 80140f8:	f7fe bea8 	b.w	8012e4c <_malloc_r>
 80140fc:	b92a      	cbnz	r2, 801410a <_realloc_r+0x24>
 80140fe:	f7ff fa21 	bl	8013544 <_free_r>
 8014102:	4625      	mov	r5, r4
 8014104:	4628      	mov	r0, r5
 8014106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801410a:	f000 f8e3 	bl	80142d4 <_malloc_usable_size_r>
 801410e:	4284      	cmp	r4, r0
 8014110:	4606      	mov	r6, r0
 8014112:	d802      	bhi.n	801411a <_realloc_r+0x34>
 8014114:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014118:	d8f4      	bhi.n	8014104 <_realloc_r+0x1e>
 801411a:	4621      	mov	r1, r4
 801411c:	4638      	mov	r0, r7
 801411e:	f7fe fe95 	bl	8012e4c <_malloc_r>
 8014122:	4680      	mov	r8, r0
 8014124:	b908      	cbnz	r0, 801412a <_realloc_r+0x44>
 8014126:	4645      	mov	r5, r8
 8014128:	e7ec      	b.n	8014104 <_realloc_r+0x1e>
 801412a:	42b4      	cmp	r4, r6
 801412c:	4622      	mov	r2, r4
 801412e:	4629      	mov	r1, r5
 8014130:	bf28      	it	cs
 8014132:	4632      	movcs	r2, r6
 8014134:	f7ff f9d9 	bl	80134ea <memcpy>
 8014138:	4629      	mov	r1, r5
 801413a:	4638      	mov	r0, r7
 801413c:	f7ff fa02 	bl	8013544 <_free_r>
 8014140:	e7f1      	b.n	8014126 <_realloc_r+0x40>

08014142 <__swhatbuf_r>:
 8014142:	b570      	push	{r4, r5, r6, lr}
 8014144:	460c      	mov	r4, r1
 8014146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801414a:	2900      	cmp	r1, #0
 801414c:	b096      	sub	sp, #88	@ 0x58
 801414e:	4615      	mov	r5, r2
 8014150:	461e      	mov	r6, r3
 8014152:	da0d      	bge.n	8014170 <__swhatbuf_r+0x2e>
 8014154:	89a3      	ldrh	r3, [r4, #12]
 8014156:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801415a:	f04f 0100 	mov.w	r1, #0
 801415e:	bf14      	ite	ne
 8014160:	2340      	movne	r3, #64	@ 0x40
 8014162:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014166:	2000      	movs	r0, #0
 8014168:	6031      	str	r1, [r6, #0]
 801416a:	602b      	str	r3, [r5, #0]
 801416c:	b016      	add	sp, #88	@ 0x58
 801416e:	bd70      	pop	{r4, r5, r6, pc}
 8014170:	466a      	mov	r2, sp
 8014172:	f000 f879 	bl	8014268 <_fstat_r>
 8014176:	2800      	cmp	r0, #0
 8014178:	dbec      	blt.n	8014154 <__swhatbuf_r+0x12>
 801417a:	9901      	ldr	r1, [sp, #4]
 801417c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014180:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014184:	4259      	negs	r1, r3
 8014186:	4159      	adcs	r1, r3
 8014188:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801418c:	e7eb      	b.n	8014166 <__swhatbuf_r+0x24>

0801418e <__smakebuf_r>:
 801418e:	898b      	ldrh	r3, [r1, #12]
 8014190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014192:	079d      	lsls	r5, r3, #30
 8014194:	4606      	mov	r6, r0
 8014196:	460c      	mov	r4, r1
 8014198:	d507      	bpl.n	80141aa <__smakebuf_r+0x1c>
 801419a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801419e:	6023      	str	r3, [r4, #0]
 80141a0:	6123      	str	r3, [r4, #16]
 80141a2:	2301      	movs	r3, #1
 80141a4:	6163      	str	r3, [r4, #20]
 80141a6:	b003      	add	sp, #12
 80141a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80141aa:	ab01      	add	r3, sp, #4
 80141ac:	466a      	mov	r2, sp
 80141ae:	f7ff ffc8 	bl	8014142 <__swhatbuf_r>
 80141b2:	9f00      	ldr	r7, [sp, #0]
 80141b4:	4605      	mov	r5, r0
 80141b6:	4639      	mov	r1, r7
 80141b8:	4630      	mov	r0, r6
 80141ba:	f7fe fe47 	bl	8012e4c <_malloc_r>
 80141be:	b948      	cbnz	r0, 80141d4 <__smakebuf_r+0x46>
 80141c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141c4:	059a      	lsls	r2, r3, #22
 80141c6:	d4ee      	bmi.n	80141a6 <__smakebuf_r+0x18>
 80141c8:	f023 0303 	bic.w	r3, r3, #3
 80141cc:	f043 0302 	orr.w	r3, r3, #2
 80141d0:	81a3      	strh	r3, [r4, #12]
 80141d2:	e7e2      	b.n	801419a <__smakebuf_r+0xc>
 80141d4:	89a3      	ldrh	r3, [r4, #12]
 80141d6:	6020      	str	r0, [r4, #0]
 80141d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80141dc:	81a3      	strh	r3, [r4, #12]
 80141de:	9b01      	ldr	r3, [sp, #4]
 80141e0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80141e4:	b15b      	cbz	r3, 80141fe <__smakebuf_r+0x70>
 80141e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80141ea:	4630      	mov	r0, r6
 80141ec:	f000 f84e 	bl	801428c <_isatty_r>
 80141f0:	b128      	cbz	r0, 80141fe <__smakebuf_r+0x70>
 80141f2:	89a3      	ldrh	r3, [r4, #12]
 80141f4:	f023 0303 	bic.w	r3, r3, #3
 80141f8:	f043 0301 	orr.w	r3, r3, #1
 80141fc:	81a3      	strh	r3, [r4, #12]
 80141fe:	89a3      	ldrh	r3, [r4, #12]
 8014200:	431d      	orrs	r5, r3
 8014202:	81a5      	strh	r5, [r4, #12]
 8014204:	e7cf      	b.n	80141a6 <__smakebuf_r+0x18>

08014206 <_raise_r>:
 8014206:	291f      	cmp	r1, #31
 8014208:	b538      	push	{r3, r4, r5, lr}
 801420a:	4605      	mov	r5, r0
 801420c:	460c      	mov	r4, r1
 801420e:	d904      	bls.n	801421a <_raise_r+0x14>
 8014210:	2316      	movs	r3, #22
 8014212:	6003      	str	r3, [r0, #0]
 8014214:	f04f 30ff 	mov.w	r0, #4294967295
 8014218:	bd38      	pop	{r3, r4, r5, pc}
 801421a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801421c:	b112      	cbz	r2, 8014224 <_raise_r+0x1e>
 801421e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014222:	b94b      	cbnz	r3, 8014238 <_raise_r+0x32>
 8014224:	4628      	mov	r0, r5
 8014226:	f000 f853 	bl	80142d0 <_getpid_r>
 801422a:	4622      	mov	r2, r4
 801422c:	4601      	mov	r1, r0
 801422e:	4628      	mov	r0, r5
 8014230:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014234:	f000 b83a 	b.w	80142ac <_kill_r>
 8014238:	2b01      	cmp	r3, #1
 801423a:	d00a      	beq.n	8014252 <_raise_r+0x4c>
 801423c:	1c59      	adds	r1, r3, #1
 801423e:	d103      	bne.n	8014248 <_raise_r+0x42>
 8014240:	2316      	movs	r3, #22
 8014242:	6003      	str	r3, [r0, #0]
 8014244:	2001      	movs	r0, #1
 8014246:	e7e7      	b.n	8014218 <_raise_r+0x12>
 8014248:	2100      	movs	r1, #0
 801424a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801424e:	4620      	mov	r0, r4
 8014250:	4798      	blx	r3
 8014252:	2000      	movs	r0, #0
 8014254:	e7e0      	b.n	8014218 <_raise_r+0x12>
	...

08014258 <raise>:
 8014258:	4b02      	ldr	r3, [pc, #8]	@ (8014264 <raise+0xc>)
 801425a:	4601      	mov	r1, r0
 801425c:	6818      	ldr	r0, [r3, #0]
 801425e:	f7ff bfd2 	b.w	8014206 <_raise_r>
 8014262:	bf00      	nop
 8014264:	200000b0 	.word	0x200000b0

08014268 <_fstat_r>:
 8014268:	b538      	push	{r3, r4, r5, lr}
 801426a:	4d07      	ldr	r5, [pc, #28]	@ (8014288 <_fstat_r+0x20>)
 801426c:	2300      	movs	r3, #0
 801426e:	4604      	mov	r4, r0
 8014270:	4608      	mov	r0, r1
 8014272:	4611      	mov	r1, r2
 8014274:	602b      	str	r3, [r5, #0]
 8014276:	f7ef f90b 	bl	8003490 <_fstat>
 801427a:	1c43      	adds	r3, r0, #1
 801427c:	d102      	bne.n	8014284 <_fstat_r+0x1c>
 801427e:	682b      	ldr	r3, [r5, #0]
 8014280:	b103      	cbz	r3, 8014284 <_fstat_r+0x1c>
 8014282:	6023      	str	r3, [r4, #0]
 8014284:	bd38      	pop	{r3, r4, r5, pc}
 8014286:	bf00      	nop
 8014288:	20008c74 	.word	0x20008c74

0801428c <_isatty_r>:
 801428c:	b538      	push	{r3, r4, r5, lr}
 801428e:	4d06      	ldr	r5, [pc, #24]	@ (80142a8 <_isatty_r+0x1c>)
 8014290:	2300      	movs	r3, #0
 8014292:	4604      	mov	r4, r0
 8014294:	4608      	mov	r0, r1
 8014296:	602b      	str	r3, [r5, #0]
 8014298:	f7ef f90a 	bl	80034b0 <_isatty>
 801429c:	1c43      	adds	r3, r0, #1
 801429e:	d102      	bne.n	80142a6 <_isatty_r+0x1a>
 80142a0:	682b      	ldr	r3, [r5, #0]
 80142a2:	b103      	cbz	r3, 80142a6 <_isatty_r+0x1a>
 80142a4:	6023      	str	r3, [r4, #0]
 80142a6:	bd38      	pop	{r3, r4, r5, pc}
 80142a8:	20008c74 	.word	0x20008c74

080142ac <_kill_r>:
 80142ac:	b538      	push	{r3, r4, r5, lr}
 80142ae:	4d07      	ldr	r5, [pc, #28]	@ (80142cc <_kill_r+0x20>)
 80142b0:	2300      	movs	r3, #0
 80142b2:	4604      	mov	r4, r0
 80142b4:	4608      	mov	r0, r1
 80142b6:	4611      	mov	r1, r2
 80142b8:	602b      	str	r3, [r5, #0]
 80142ba:	f7ef f887 	bl	80033cc <_kill>
 80142be:	1c43      	adds	r3, r0, #1
 80142c0:	d102      	bne.n	80142c8 <_kill_r+0x1c>
 80142c2:	682b      	ldr	r3, [r5, #0]
 80142c4:	b103      	cbz	r3, 80142c8 <_kill_r+0x1c>
 80142c6:	6023      	str	r3, [r4, #0]
 80142c8:	bd38      	pop	{r3, r4, r5, pc}
 80142ca:	bf00      	nop
 80142cc:	20008c74 	.word	0x20008c74

080142d0 <_getpid_r>:
 80142d0:	f7ef b874 	b.w	80033bc <_getpid>

080142d4 <_malloc_usable_size_r>:
 80142d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80142d8:	1f18      	subs	r0, r3, #4
 80142da:	2b00      	cmp	r3, #0
 80142dc:	bfbc      	itt	lt
 80142de:	580b      	ldrlt	r3, [r1, r0]
 80142e0:	18c0      	addlt	r0, r0, r3
 80142e2:	4770      	bx	lr

080142e4 <sqrt>:
 80142e4:	b538      	push	{r3, r4, r5, lr}
 80142e6:	ed2d 8b02 	vpush	{d8}
 80142ea:	ec55 4b10 	vmov	r4, r5, d0
 80142ee:	f000 f873 	bl	80143d8 <__ieee754_sqrt>
 80142f2:	4622      	mov	r2, r4
 80142f4:	462b      	mov	r3, r5
 80142f6:	4620      	mov	r0, r4
 80142f8:	4629      	mov	r1, r5
 80142fa:	eeb0 8a40 	vmov.f32	s16, s0
 80142fe:	eef0 8a60 	vmov.f32	s17, s1
 8014302:	f7ec fc0b 	bl	8000b1c <__aeabi_dcmpun>
 8014306:	b990      	cbnz	r0, 801432e <sqrt+0x4a>
 8014308:	2200      	movs	r2, #0
 801430a:	2300      	movs	r3, #0
 801430c:	4620      	mov	r0, r4
 801430e:	4629      	mov	r1, r5
 8014310:	f7ec fbdc 	bl	8000acc <__aeabi_dcmplt>
 8014314:	b158      	cbz	r0, 801432e <sqrt+0x4a>
 8014316:	f7ff f8bb 	bl	8013490 <__errno>
 801431a:	2321      	movs	r3, #33	@ 0x21
 801431c:	6003      	str	r3, [r0, #0]
 801431e:	2200      	movs	r2, #0
 8014320:	2300      	movs	r3, #0
 8014322:	4610      	mov	r0, r2
 8014324:	4619      	mov	r1, r3
 8014326:	f7ec fa89 	bl	800083c <__aeabi_ddiv>
 801432a:	ec41 0b18 	vmov	d8, r0, r1
 801432e:	eeb0 0a48 	vmov.f32	s0, s16
 8014332:	eef0 0a68 	vmov.f32	s1, s17
 8014336:	ecbd 8b02 	vpop	{d8}
 801433a:	bd38      	pop	{r3, r4, r5, pc}

0801433c <fmax>:
 801433c:	b508      	push	{r3, lr}
 801433e:	ed2d 8b04 	vpush	{d8-d9}
 8014342:	eeb0 8a40 	vmov.f32	s16, s0
 8014346:	eef0 8a60 	vmov.f32	s17, s1
 801434a:	eeb0 9a41 	vmov.f32	s18, s2
 801434e:	eef0 9a61 	vmov.f32	s19, s3
 8014352:	f000 f81d 	bl	8014390 <__fpclassifyd>
 8014356:	b950      	cbnz	r0, 801436e <fmax+0x32>
 8014358:	eeb0 8a49 	vmov.f32	s16, s18
 801435c:	eef0 8a69 	vmov.f32	s17, s19
 8014360:	eeb0 0a48 	vmov.f32	s0, s16
 8014364:	eef0 0a68 	vmov.f32	s1, s17
 8014368:	ecbd 8b04 	vpop	{d8-d9}
 801436c:	bd08      	pop	{r3, pc}
 801436e:	eeb0 0a49 	vmov.f32	s0, s18
 8014372:	eef0 0a69 	vmov.f32	s1, s19
 8014376:	f000 f80b 	bl	8014390 <__fpclassifyd>
 801437a:	2800      	cmp	r0, #0
 801437c:	d0f0      	beq.n	8014360 <fmax+0x24>
 801437e:	ec53 2b19 	vmov	r2, r3, d9
 8014382:	ec51 0b18 	vmov	r0, r1, d8
 8014386:	f7ec fbbf 	bl	8000b08 <__aeabi_dcmpgt>
 801438a:	2800      	cmp	r0, #0
 801438c:	d0e4      	beq.n	8014358 <fmax+0x1c>
 801438e:	e7e7      	b.n	8014360 <fmax+0x24>

08014390 <__fpclassifyd>:
 8014390:	ec51 0b10 	vmov	r0, r1, d0
 8014394:	460b      	mov	r3, r1
 8014396:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 801439a:	b510      	push	{r4, lr}
 801439c:	d104      	bne.n	80143a8 <__fpclassifyd+0x18>
 801439e:	2800      	cmp	r0, #0
 80143a0:	bf0c      	ite	eq
 80143a2:	2002      	moveq	r0, #2
 80143a4:	2003      	movne	r0, #3
 80143a6:	bd10      	pop	{r4, pc}
 80143a8:	4a09      	ldr	r2, [pc, #36]	@ (80143d0 <__fpclassifyd+0x40>)
 80143aa:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 80143ae:	4294      	cmp	r4, r2
 80143b0:	d908      	bls.n	80143c4 <__fpclassifyd+0x34>
 80143b2:	4a08      	ldr	r2, [pc, #32]	@ (80143d4 <__fpclassifyd+0x44>)
 80143b4:	4213      	tst	r3, r2
 80143b6:	d007      	beq.n	80143c8 <__fpclassifyd+0x38>
 80143b8:	4291      	cmp	r1, r2
 80143ba:	d107      	bne.n	80143cc <__fpclassifyd+0x3c>
 80143bc:	fab0 f080 	clz	r0, r0
 80143c0:	0940      	lsrs	r0, r0, #5
 80143c2:	e7f0      	b.n	80143a6 <__fpclassifyd+0x16>
 80143c4:	2004      	movs	r0, #4
 80143c6:	e7ee      	b.n	80143a6 <__fpclassifyd+0x16>
 80143c8:	2003      	movs	r0, #3
 80143ca:	e7ec      	b.n	80143a6 <__fpclassifyd+0x16>
 80143cc:	2000      	movs	r0, #0
 80143ce:	e7ea      	b.n	80143a6 <__fpclassifyd+0x16>
 80143d0:	7fdfffff 	.word	0x7fdfffff
 80143d4:	7ff00000 	.word	0x7ff00000

080143d8 <__ieee754_sqrt>:
 80143d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143dc:	4a66      	ldr	r2, [pc, #408]	@ (8014578 <__ieee754_sqrt+0x1a0>)
 80143de:	ec55 4b10 	vmov	r4, r5, d0
 80143e2:	43aa      	bics	r2, r5
 80143e4:	462b      	mov	r3, r5
 80143e6:	4621      	mov	r1, r4
 80143e8:	d110      	bne.n	801440c <__ieee754_sqrt+0x34>
 80143ea:	4622      	mov	r2, r4
 80143ec:	4620      	mov	r0, r4
 80143ee:	4629      	mov	r1, r5
 80143f0:	f7ec f8fa 	bl	80005e8 <__aeabi_dmul>
 80143f4:	4602      	mov	r2, r0
 80143f6:	460b      	mov	r3, r1
 80143f8:	4620      	mov	r0, r4
 80143fa:	4629      	mov	r1, r5
 80143fc:	f7eb ff3e 	bl	800027c <__adddf3>
 8014400:	4604      	mov	r4, r0
 8014402:	460d      	mov	r5, r1
 8014404:	ec45 4b10 	vmov	d0, r4, r5
 8014408:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801440c:	2d00      	cmp	r5, #0
 801440e:	dc0e      	bgt.n	801442e <__ieee754_sqrt+0x56>
 8014410:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014414:	4322      	orrs	r2, r4
 8014416:	d0f5      	beq.n	8014404 <__ieee754_sqrt+0x2c>
 8014418:	b19d      	cbz	r5, 8014442 <__ieee754_sqrt+0x6a>
 801441a:	4622      	mov	r2, r4
 801441c:	4620      	mov	r0, r4
 801441e:	4629      	mov	r1, r5
 8014420:	f7eb ff2a 	bl	8000278 <__aeabi_dsub>
 8014424:	4602      	mov	r2, r0
 8014426:	460b      	mov	r3, r1
 8014428:	f7ec fa08 	bl	800083c <__aeabi_ddiv>
 801442c:	e7e8      	b.n	8014400 <__ieee754_sqrt+0x28>
 801442e:	152a      	asrs	r2, r5, #20
 8014430:	d115      	bne.n	801445e <__ieee754_sqrt+0x86>
 8014432:	2000      	movs	r0, #0
 8014434:	e009      	b.n	801444a <__ieee754_sqrt+0x72>
 8014436:	0acb      	lsrs	r3, r1, #11
 8014438:	3a15      	subs	r2, #21
 801443a:	0549      	lsls	r1, r1, #21
 801443c:	2b00      	cmp	r3, #0
 801443e:	d0fa      	beq.n	8014436 <__ieee754_sqrt+0x5e>
 8014440:	e7f7      	b.n	8014432 <__ieee754_sqrt+0x5a>
 8014442:	462a      	mov	r2, r5
 8014444:	e7fa      	b.n	801443c <__ieee754_sqrt+0x64>
 8014446:	005b      	lsls	r3, r3, #1
 8014448:	3001      	adds	r0, #1
 801444a:	02dc      	lsls	r4, r3, #11
 801444c:	d5fb      	bpl.n	8014446 <__ieee754_sqrt+0x6e>
 801444e:	1e44      	subs	r4, r0, #1
 8014450:	1b12      	subs	r2, r2, r4
 8014452:	f1c0 0420 	rsb	r4, r0, #32
 8014456:	fa21 f404 	lsr.w	r4, r1, r4
 801445a:	4323      	orrs	r3, r4
 801445c:	4081      	lsls	r1, r0
 801445e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014462:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8014466:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801446a:	07d2      	lsls	r2, r2, #31
 801446c:	bf5c      	itt	pl
 801446e:	005b      	lslpl	r3, r3, #1
 8014470:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8014474:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014478:	bf58      	it	pl
 801447a:	0049      	lslpl	r1, r1, #1
 801447c:	2600      	movs	r6, #0
 801447e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8014482:	107f      	asrs	r7, r7, #1
 8014484:	0049      	lsls	r1, r1, #1
 8014486:	2016      	movs	r0, #22
 8014488:	4632      	mov	r2, r6
 801448a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801448e:	1915      	adds	r5, r2, r4
 8014490:	429d      	cmp	r5, r3
 8014492:	bfde      	ittt	le
 8014494:	192a      	addle	r2, r5, r4
 8014496:	1b5b      	suble	r3, r3, r5
 8014498:	1936      	addle	r6, r6, r4
 801449a:	0fcd      	lsrs	r5, r1, #31
 801449c:	3801      	subs	r0, #1
 801449e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80144a2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80144a6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80144aa:	d1f0      	bne.n	801448e <__ieee754_sqrt+0xb6>
 80144ac:	4605      	mov	r5, r0
 80144ae:	2420      	movs	r4, #32
 80144b0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80144b4:	4293      	cmp	r3, r2
 80144b6:	eb0c 0e00 	add.w	lr, ip, r0
 80144ba:	dc02      	bgt.n	80144c2 <__ieee754_sqrt+0xea>
 80144bc:	d113      	bne.n	80144e6 <__ieee754_sqrt+0x10e>
 80144be:	458e      	cmp	lr, r1
 80144c0:	d811      	bhi.n	80144e6 <__ieee754_sqrt+0x10e>
 80144c2:	f1be 0f00 	cmp.w	lr, #0
 80144c6:	eb0e 000c 	add.w	r0, lr, ip
 80144ca:	da3f      	bge.n	801454c <__ieee754_sqrt+0x174>
 80144cc:	2800      	cmp	r0, #0
 80144ce:	db3d      	blt.n	801454c <__ieee754_sqrt+0x174>
 80144d0:	f102 0801 	add.w	r8, r2, #1
 80144d4:	1a9b      	subs	r3, r3, r2
 80144d6:	458e      	cmp	lr, r1
 80144d8:	bf88      	it	hi
 80144da:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80144de:	eba1 010e 	sub.w	r1, r1, lr
 80144e2:	4465      	add	r5, ip
 80144e4:	4642      	mov	r2, r8
 80144e6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80144ea:	3c01      	subs	r4, #1
 80144ec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80144f0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80144f4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80144f8:	d1dc      	bne.n	80144b4 <__ieee754_sqrt+0xdc>
 80144fa:	4319      	orrs	r1, r3
 80144fc:	d01b      	beq.n	8014536 <__ieee754_sqrt+0x15e>
 80144fe:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801457c <__ieee754_sqrt+0x1a4>
 8014502:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8014580 <__ieee754_sqrt+0x1a8>
 8014506:	e9da 0100 	ldrd	r0, r1, [sl]
 801450a:	e9db 2300 	ldrd	r2, r3, [fp]
 801450e:	f7eb feb3 	bl	8000278 <__aeabi_dsub>
 8014512:	e9da 8900 	ldrd	r8, r9, [sl]
 8014516:	4602      	mov	r2, r0
 8014518:	460b      	mov	r3, r1
 801451a:	4640      	mov	r0, r8
 801451c:	4649      	mov	r1, r9
 801451e:	f7ec fadf 	bl	8000ae0 <__aeabi_dcmple>
 8014522:	b140      	cbz	r0, 8014536 <__ieee754_sqrt+0x15e>
 8014524:	f1b5 3fff 	cmp.w	r5, #4294967295
 8014528:	e9da 0100 	ldrd	r0, r1, [sl]
 801452c:	e9db 2300 	ldrd	r2, r3, [fp]
 8014530:	d10e      	bne.n	8014550 <__ieee754_sqrt+0x178>
 8014532:	3601      	adds	r6, #1
 8014534:	4625      	mov	r5, r4
 8014536:	1073      	asrs	r3, r6, #1
 8014538:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801453c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8014540:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8014544:	086b      	lsrs	r3, r5, #1
 8014546:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801454a:	e759      	b.n	8014400 <__ieee754_sqrt+0x28>
 801454c:	4690      	mov	r8, r2
 801454e:	e7c1      	b.n	80144d4 <__ieee754_sqrt+0xfc>
 8014550:	f7eb fe94 	bl	800027c <__adddf3>
 8014554:	e9da 8900 	ldrd	r8, r9, [sl]
 8014558:	4602      	mov	r2, r0
 801455a:	460b      	mov	r3, r1
 801455c:	4640      	mov	r0, r8
 801455e:	4649      	mov	r1, r9
 8014560:	f7ec fab4 	bl	8000acc <__aeabi_dcmplt>
 8014564:	b120      	cbz	r0, 8014570 <__ieee754_sqrt+0x198>
 8014566:	1cab      	adds	r3, r5, #2
 8014568:	bf08      	it	eq
 801456a:	3601      	addeq	r6, #1
 801456c:	3502      	adds	r5, #2
 801456e:	e7e2      	b.n	8014536 <__ieee754_sqrt+0x15e>
 8014570:	1c6b      	adds	r3, r5, #1
 8014572:	f023 0501 	bic.w	r5, r3, #1
 8014576:	e7de      	b.n	8014536 <__ieee754_sqrt+0x15e>
 8014578:	7ff00000 	.word	0x7ff00000
 801457c:	080173a8 	.word	0x080173a8
 8014580:	080173a0 	.word	0x080173a0

08014584 <_init>:
 8014584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014586:	bf00      	nop
 8014588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801458a:	bc08      	pop	{r3}
 801458c:	469e      	mov	lr, r3
 801458e:	4770      	bx	lr

08014590 <_fini>:
 8014590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014592:	bf00      	nop
 8014594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014596:	bc08      	pop	{r3}
 8014598:	469e      	mov	lr, r3
 801459a:	4770      	bx	lr
