Classic Timing Analyzer report for shiyan2
Wed Nov 27 18:46:12 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.557 ns    ; d[5]  ; inst2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.559 ns   ; inst1 ; q[4]  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.563 ns    ; d[6]  ; inst5 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 2.557 ns   ; d[5] ; inst2 ; clk      ;
; N/A   ; None         ; 0.239 ns   ; d[1] ; inst  ; clk      ;
; N/A   ; None         ; 0.233 ns   ; d[2] ; inst3 ; clk      ;
; N/A   ; None         ; -0.148 ns  ; d[3] ; inst4 ; clk      ;
; N/A   ; None         ; -0.511 ns  ; d[4] ; inst1 ; clk      ;
; N/A   ; None         ; -0.511 ns  ; d[6] ; inst5 ; clk      ;
+-------+--------------+------------+------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 15.559 ns  ; inst1 ; q[4] ; clk        ;
; N/A   ; None         ; 15.520 ns  ; inst5 ; q[6] ; clk        ;
; N/A   ; None         ; 15.343 ns  ; inst4 ; q[3] ; clk        ;
; N/A   ; None         ; 12.217 ns  ; inst2 ; q[5] ; clk        ;
; N/A   ; None         ; 11.782 ns  ; inst3 ; q[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; inst  ; q[1] ; clk        ;
+-------+--------------+------------+-------+------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 0.563 ns  ; d[4] ; inst1 ; clk      ;
; N/A           ; None        ; 0.563 ns  ; d[6] ; inst5 ; clk      ;
; N/A           ; None        ; 0.200 ns  ; d[3] ; inst4 ; clk      ;
; N/A           ; None        ; -0.181 ns ; d[2] ; inst3 ; clk      ;
; N/A           ; None        ; -0.187 ns ; d[1] ; inst  ; clk      ;
; N/A           ; None        ; -2.505 ns ; d[5] ; inst2 ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Nov 27 18:46:11 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shiyan2 -c shiyan2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "inst2" (data pin = "d[5]", clock pin = "clk") is 2.557 ns
    Info: + Longest pin to register delay is 9.818 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_237; Fanout = 1; PIN Node = 'd[5]'
        Info: 2: + IC(8.034 ns) + CELL(0.309 ns) = 9.818 ns; Loc. = LC_X22_Y6_N2; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 1.784 ns ( 18.17 % )
        Info: Total interconnect delay = 8.034 ns ( 81.83 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.298 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(5.118 ns) + CELL(0.711 ns) = 7.298 ns; Loc. = LC_X22_Y6_N2; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 2.180 ns ( 29.87 % )
        Info: Total interconnect delay = 5.118 ns ( 70.13 % )
Info: tco from clock "clk" to destination pin "q[4]" through register "inst1" is 15.559 ns
    Info: + Longest clock path from clock "clk" to source register is 7.340 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(5.160 ns) + CELL(0.711 ns) = 7.340 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 2.180 ns ( 29.70 % )
        Info: Total interconnect delay = 5.160 ns ( 70.30 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 7.995 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'
        Info: 2: + IC(5.871 ns) + CELL(2.124 ns) = 7.995 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'q[4]'
        Info: Total cell delay = 2.124 ns ( 26.57 % )
        Info: Total interconnect delay = 5.871 ns ( 73.43 % )
Info: th for register "inst1" (data pin = "d[4]", clock pin = "clk") is 0.563 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.340 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(5.160 ns) + CELL(0.711 ns) = 7.340 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 2.180 ns ( 29.70 % )
        Info: Total interconnect delay = 5.160 ns ( 70.30 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.792 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_236; Fanout = 1; PIN Node = 'd[4]'
        Info: 2: + IC(5.008 ns) + CELL(0.309 ns) = 6.792 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 1.784 ns ( 26.27 % )
        Info: Total interconnect delay = 5.008 ns ( 73.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 133 megabytes
    Info: Processing ended: Wed Nov 27 18:46:12 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


