<stg><name>mvt_Pipeline_lprd_2</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %zext_ln19_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln6 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln18 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln18 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.inc26.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="7">
<![CDATA[
for.inc.split:0 %zext_ln19_2 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:1 %add_ln19 = add i12 %zext_ln19_read, i12 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:2 %zext_ln19_3 = zext i12 %add_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln19_3

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7">
<![CDATA[
for.inc.split:4 %trunc_ln18 = trunc i7 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %lshr_ln6_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln6_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:16 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:18 %br_ln19 = br i1 %tmp, void %arrayidx254.case.0, void %arrayidx254.case.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx254.case.0:0 %br_ln19 = br i1 %trunc_ln18, void %arrayidx254.case.014, void %arrayidx254.case.115

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx254.exit13:0 %br_ln19 = br void %arrayidx254.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx254.case.1:0 %br_ln19 = br i1 %trunc_ln18, void %arrayidx254.case.018, void %arrayidx254.case.119

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx254.exit17:0 %br_ln19 = br void %arrayidx254.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx254.exit:0 %store_ln6 = store i7 %add_ln18, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx254.exit:1 %br_ln18 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.inc26.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:5 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:6 %speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:7 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:9 %tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_read, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc.split:10 %tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_1, i5 %lshr_ln6_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:11 %zext_ln19_1 = zext i10 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="buff_A_2_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="buff_A_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split:16 %A_load = load i12 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:17 %bitcast_ln19 = bitcast i32 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx254.case.014:0 %store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx254.case.014:1 %br_ln19 = br void %arrayidx254.exit13

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx254.case.115:0 %store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx254.case.115:1 %br_ln19 = br void %arrayidx254.exit13

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx254.case.018:0 %store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx254.case.018:1 %br_ln19 = br void %arrayidx254.exit17

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx254.case.119:0 %store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx254.case.119:1 %br_ln19 = br void %arrayidx254.exit17

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="zext_ln19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln19"/></StgValue>
</port>
<port id="63" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="65" name="buff_A" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="buff_A_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="buff_A_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="buff_A_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="j" fromId="70" toId="5">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i1" to="tmp" fromId="72" toId="6">
</dataflow>
<dataflow id="74" from="empty" to="tmp" fromId="69" toId="6">
</dataflow>
<dataflow id="76" from="_ssdm_op_Read.ap_auto.i6" to="i_read" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="i" to="i_read" fromId="64" toId="7">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i12" to="zext_ln19_read" fromId="78" toId="8">
</dataflow>
<dataflow id="80" from="zext_ln19" to="zext_ln19_read" fromId="62" toId="8">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="83" from="A" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="85" from="empty" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="103" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="104" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln6" fromId="105" toId="10">
</dataflow>
<dataflow id="107" from="j" to="store_ln6" fromId="5" toId="10">
</dataflow>
<dataflow id="108" from="j" to="j_1" fromId="5" toId="12">
</dataflow>
<dataflow id="109" from="j_1" to="icmp_ln18" fromId="12" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln18" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="j_1" to="add_ln18" fromId="12" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln18" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="icmp_ln18" to="br_ln18" fromId="13" toId="15">
</dataflow>
<dataflow id="116" from="j_1" to="zext_ln19_2" fromId="12" toId="16">
</dataflow>
<dataflow id="117" from="zext_ln19_read" to="add_ln19" fromId="8" toId="17">
</dataflow>
<dataflow id="118" from="zext_ln19_2" to="add_ln19" fromId="16" toId="17">
</dataflow>
<dataflow id="119" from="add_ln19" to="zext_ln19_3" fromId="17" toId="18">
</dataflow>
<dataflow id="120" from="A" to="A_addr" fromId="63" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_121" to="A_addr" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="zext_ln19_3" to="A_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="124" from="j_1" to="trunc_ln18" fromId="12" toId="20">
</dataflow>
<dataflow id="126" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln6_4" fromId="125" toId="21">
</dataflow>
<dataflow id="127" from="j_1" to="lshr_ln6_4" fromId="12" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_70" to="lshr_ln6_4" fromId="70" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_129" to="lshr_ln6_4" fromId="129" toId="21">
</dataflow>
<dataflow id="131" from="A_addr" to="A_load" fromId="19" toId="22">
</dataflow>
<dataflow id="132" from="tmp" to="br_ln19" fromId="6" toId="23">
</dataflow>
<dataflow id="133" from="trunc_ln18" to="br_ln19" fromId="20" toId="24">
</dataflow>
<dataflow id="134" from="trunc_ln18" to="br_ln19" fromId="20" toId="26">
</dataflow>
<dataflow id="135" from="add_ln18" to="store_ln6" fromId="14" toId="28">
</dataflow>
<dataflow id="136" from="j" to="store_ln6" fromId="5" toId="28">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecPipeline" to="specpipeline_ln8" fromId="137" toId="30">
</dataflow>
<dataflow id="139" from="StgValue_91" to="specpipeline_ln8" fromId="91" toId="30">
</dataflow>
<dataflow id="140" from="StgValue_86" to="specpipeline_ln8" fromId="86" toId="30">
</dataflow>
<dataflow id="141" from="StgValue_86" to="specpipeline_ln8" fromId="86" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_86" to="specpipeline_ln8" fromId="86" toId="30">
</dataflow>
<dataflow id="143" from="empty_0" to="specpipeline_ln8" fromId="89" toId="30">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln6" fromId="144" toId="31">
</dataflow>
<dataflow id="147" from="StgValue_146" to="speclooptripcount_ln6" fromId="146" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_146" to="speclooptripcount_ln6" fromId="146" toId="31">
</dataflow>
<dataflow id="149" from="StgValue_146" to="speclooptripcount_ln6" fromId="146" toId="31">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="150" toId="32">
</dataflow>
<dataflow id="153" from="empty_4" to="specloopname_ln18" fromId="152" toId="32">
</dataflow>
<dataflow id="155" from="_ssdm_op_PartSelect.i5.i6.i32.i32" to="tmp_1" fromId="154" toId="33">
</dataflow>
<dataflow id="156" from="i_read" to="tmp_1" fromId="7" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_70" to="tmp_1" fromId="70" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_129" to="tmp_1" fromId="129" toId="33">
</dataflow>
<dataflow id="160" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_5" fromId="159" toId="34">
</dataflow>
<dataflow id="161" from="tmp_1" to="tmp_5" fromId="33" toId="34">
</dataflow>
<dataflow id="162" from="lshr_ln6_4" to="tmp_5" fromId="21" toId="34">
</dataflow>
<dataflow id="163" from="tmp_5" to="zext_ln19_1" fromId="34" toId="35">
</dataflow>
<dataflow id="164" from="buff_A" to="buff_A_addr" fromId="65" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_121" to="buff_A_addr" fromId="121" toId="36">
</dataflow>
<dataflow id="166" from="zext_ln19_1" to="buff_A_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="167" from="buff_A_1" to="buff_A_1_addr" fromId="66" toId="37">
</dataflow>
<dataflow id="168" from="StgValue_121" to="buff_A_1_addr" fromId="121" toId="37">
</dataflow>
<dataflow id="169" from="zext_ln19_1" to="buff_A_1_addr" fromId="35" toId="37">
</dataflow>
<dataflow id="170" from="buff_A_2" to="buff_A_2_addr" fromId="67" toId="38">
</dataflow>
<dataflow id="171" from="StgValue_121" to="buff_A_2_addr" fromId="121" toId="38">
</dataflow>
<dataflow id="172" from="zext_ln19_1" to="buff_A_2_addr" fromId="35" toId="38">
</dataflow>
<dataflow id="173" from="buff_A_3" to="buff_A_3_addr" fromId="68" toId="39">
</dataflow>
<dataflow id="174" from="StgValue_121" to="buff_A_3_addr" fromId="121" toId="39">
</dataflow>
<dataflow id="175" from="zext_ln19_1" to="buff_A_3_addr" fromId="35" toId="39">
</dataflow>
<dataflow id="176" from="A_addr" to="A_load" fromId="19" toId="40">
</dataflow>
<dataflow id="177" from="A_load" to="bitcast_ln19" fromId="40" toId="41">
</dataflow>
<dataflow id="178" from="bitcast_ln19" to="store_ln19" fromId="41" toId="42">
</dataflow>
<dataflow id="179" from="buff_A_addr" to="store_ln19" fromId="36" toId="42">
</dataflow>
<dataflow id="180" from="bitcast_ln19" to="store_ln19" fromId="41" toId="44">
</dataflow>
<dataflow id="181" from="buff_A_1_addr" to="store_ln19" fromId="37" toId="44">
</dataflow>
<dataflow id="182" from="bitcast_ln19" to="store_ln19" fromId="41" toId="46">
</dataflow>
<dataflow id="183" from="buff_A_2_addr" to="store_ln19" fromId="38" toId="46">
</dataflow>
<dataflow id="184" from="bitcast_ln19" to="store_ln19" fromId="41" toId="48">
</dataflow>
<dataflow id="185" from="buff_A_3_addr" to="store_ln19" fromId="39" toId="48">
</dataflow>
<dataflow id="186" from="icmp_ln18" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="187" from="tmp" to="StgValue_2" fromId="6" toId="2">
</dataflow>
<dataflow id="188" from="tmp" to="StgValue_3" fromId="6" toId="3">
</dataflow>
<dataflow id="189" from="trunc_ln18" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
