{"vcs1":{"timestamp_begin":1754274014.001349251, "rt":10.57, "ut":11.12, "st":0.58}}
{"vcselab":{"timestamp_begin":1754274024.761231467, "rt":0.46, "ut":0.35, "st":0.12}}
{"link":{"timestamp_begin":1754274025.354010820, "rt":0.70, "ut":0.44, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754274012.277252518}
{"VCS_COMP_START_TIME": 1754274012.277252518}
{"VCS_COMP_END_TIME": 1754274026.379616235}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 484712}}
{"vcselab": {"peak_mem": 182960}}
