Classic Timing Analyzer report for hardware
Sun Apr 15 16:35:40 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.546 ns                         ; reset                            ; controlador:ctrl|state[0]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 37.380 ns                        ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[31]               ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.802 ns                        ; reset                            ; controlador:ctrl|state[3]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 36.13 MHz ( period = 27.681 ns ) ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.13 MHz ( period = 27.681 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.679 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.470 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.655 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.443 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.653 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.448 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.646 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.433 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.646 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.433 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.644 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.438 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.644 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.438 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.641 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.422 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.639 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.427 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.574 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.369 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.572 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.374 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.425 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.196 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.423 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.201 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.418 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.187 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.403 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.182 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.403 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.182 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.401 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.187 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.401 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.187 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.395 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.171 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.395 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.171 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.393 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.176 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.393 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.176 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.392 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.165 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.385 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.168 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.385 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.168 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.383 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.173 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.383 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.173 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.383 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.155 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.383 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.155 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.378 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.144 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.158 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.152 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.163 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.157 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.365 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.129 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.360 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.146 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.360 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.146 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.358 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.151 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.358 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.151 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.137 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.137 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.137 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.142 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.142 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.142 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.348 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.132 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.339 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.107 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.330 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.120 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.330 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.120 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.330 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.097 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.330 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.097 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.125 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.125 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.325 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.086 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.324 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.104 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.324 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.104 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.324 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.104 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.324 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.108 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.324 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.108 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.109 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.109 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.109 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.113 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.113 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.110 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.320 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.111 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.116 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.313 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.313 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.311 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.091 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.089 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.074 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.288 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.077 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.286 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.082 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.052 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.269 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.042 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.269 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.042 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.264 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.031 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.241 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.036 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.225 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.989 ns               ;
; N/A                                     ; 36.74 MHz ( period = 27.215 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.984 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.199 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.967 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.197 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.978 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.191 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.955 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.957 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.957 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.189 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.185 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.946 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.952 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.952 ns               ;
; N/A                                     ; 36.80 MHz ( period = 27.175 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.941 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.165 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.933 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.162 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.918 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.923 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.156 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.923 ns               ;
; N/A                                     ; 36.83 MHz ( period = 27.153 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.918 ns               ;
; N/A                                     ; 36.83 MHz ( period = 27.151 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.912 ns               ;
; N/A                                     ; 36.85 MHz ( period = 27.140 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.904 ns               ;
; N/A                                     ; 36.85 MHz ( period = 27.140 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.904 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.132 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.893 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.132 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.893 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.127 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.896 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.122 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.890 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.122 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.890 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.893 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.886 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.886 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.113 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.875 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.109 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.860 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.108 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.888 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.108 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.880 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.106 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.874 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.097 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.868 ns               ;
; N/A                                     ; 36.90 MHz ( period = 27.097 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.868 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.859 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.859 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.859 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.863 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.087 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.846 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.087 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.846 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.084 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.859 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.079 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.835 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.079 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.843 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.079 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.835 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.072 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.841 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.070 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.849 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.070 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.849 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.069 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.832 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.069 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.832 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.067 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.842 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.067 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.842 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.062 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.838 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.062 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.838 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.061 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.826 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.061 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.826 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.061 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.826 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.061 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.830 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.061 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.830 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.057 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.833 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.055 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.822 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.053 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.816 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.053 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.821 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.052 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.835 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.052 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.835 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.048 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.805 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.046 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.822 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.046 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.819 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.044 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.810 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.044 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.810 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.044 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.811 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.044 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.811 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.039 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.801 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.039 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.801 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.039 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.801 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.039 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.800 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.038 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.825 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.037 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.809 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.037 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.809 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.036 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.819 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.032 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.798 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.030 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.815 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.030 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.815 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.820 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.820 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.027 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.813 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.027 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.813 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.026 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.791 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.026 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.791 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.025 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.799 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.804 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.804 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.804 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.780 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.780 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.014 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.784 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.014 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.784 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.768 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.768 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.768 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.772 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.772 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.777 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.777 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.997 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.787 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.997 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.787 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.994 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.767 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.992 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.761 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.771 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.771 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.771 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.987 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.778 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.983 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.755 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.983 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.755 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.746 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.746 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.546 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.118 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 1.112 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.050 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.050 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 37.380 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 37.378 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 37.117 ns  ; controlador:ctrl|state[2]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 37.064 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 37.047 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 37.003 ns  ; controlador:ctrl|state[3]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.924 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.914 ns  ; controlador:ctrl|state[4]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.890 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.852 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.778 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.771 ns  ; controlador:ctrl|state[0]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.761 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.759 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.498 ns  ; controlador:ctrl|state[2]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.493 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.445 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.428 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.384 ns  ; controlador:ctrl|state[3]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.380 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.378 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.305 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.295 ns  ; controlador:ctrl|state[4]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.279 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.271 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.233 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.159 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.152 ns  ; controlador:ctrl|state[0]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 36.117 ns  ; controlador:ctrl|state[2]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.111 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.064 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.057 ns  ; controlador:ctrl|state[1]        ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 36.047 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 36.003 ns  ; controlador:ctrl|state[3]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.939 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 35.924 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.914 ns  ; controlador:ctrl|state[4]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.890 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.874 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 35.852 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.778 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.771 ns  ; controlador:ctrl|state[0]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.660 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 35.493 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.492 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 35.438 ns  ; controlador:ctrl|state[1]        ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 35.320 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 35.279 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.192 ns  ; Registrador:PCreg|Saida[0]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 35.111 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 35.057 ns  ; controlador:ctrl|state[1]        ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 34.939 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 34.909 ns  ; Registrador:PCreg|Saida[1]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.834 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.832 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.744 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.742 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.594 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.592 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.573 ns  ; Registrador:PCreg|Saida[0]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.571 ns  ; controlador:ctrl|state[2]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.518 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.501 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.481 ns  ; controlador:ctrl|state[2]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.457 ns  ; controlador:ctrl|state[3]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.428 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.411 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.378 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.368 ns  ; controlador:ctrl|state[4]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.367 ns  ; controlador:ctrl|state[3]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.344 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.331 ns  ; controlador:ctrl|state[2]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.306 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.290 ns  ; Registrador:PCreg|Saida[1]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 34.288 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.278 ns  ; controlador:ctrl|state[4]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.278 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.261 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.254 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.232 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.225 ns  ; controlador:ctrl|state[0]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 34.217 ns  ; controlador:ctrl|state[3]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.216 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.192 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 34.184 ns  ; Registrador:B|Saida[3]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.142 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.138 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.135 ns  ; controlador:ctrl|state[0]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 34.128 ns  ; controlador:ctrl|state[4]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.104 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.086 ns  ; Registrador:A|Saida[1]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 34.066 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 34.052 ns  ; Registrador:A|Saida[0]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 33.992 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.985 ns  ; controlador:ctrl|state[0]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.950 ns  ; Registrador:PCreg|Saida[2]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 33.947 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.909 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.857 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 33.788 ns  ; Registrador:B|Saida[2]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 33.757 ns  ; Registrador:A|Saida[2]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 33.744 ns  ; Registrador:B|Saida[0]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 33.733 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.707 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.643 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 33.565 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.565 ns  ; Registrador:B|Saida[3]           ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.511 ns  ; controlador:ctrl|state[1]        ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.493 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.475 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 33.467 ns  ; Registrador:A|Saida[1]           ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.433 ns  ; Registrador:A|Saida[0]           ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.421 ns  ; controlador:ctrl|state[1]        ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 33.393 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 33.380 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.379 ns  ; Registrador:B|Saida[1]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 33.378 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.331 ns  ; Registrador:PCreg|Saida[2]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.325 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.318 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 33.316 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 33.303 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 33.271 ns  ; controlador:ctrl|state[1]        ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.233 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 33.184 ns  ; Registrador:B|Saida[3]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.169 ns  ; Registrador:B|Saida[2]           ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.153 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 33.144 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 33.142 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 33.138 ns  ; Registrador:A|Saida[2]           ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.125 ns  ; Registrador:B|Saida[0]           ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 33.117 ns  ; controlador:ctrl|state[2]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.086 ns  ; Registrador:A|Saida[1]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.064 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.063 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.061 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 33.055 ns  ; controlador:ctrl|state[2]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 33.052 ns  ; Registrador:A|Saida[0]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 33.047 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.003 ns  ; controlador:ctrl|state[3]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 33.002 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.985 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.970 ns  ; controlador:ctrl|state[2]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.950 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 32.941 ns  ; controlador:ctrl|state[3]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.934 ns  ; Registrador:B|Saida[7]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 32.924 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 32.917 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.914 ns  ; controlador:ctrl|state[4]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 32.900 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.890 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 32.881 ns  ; controlador:ctrl|state[2]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.876 ns  ; Registrador:B|Saida[5]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 32.862 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.856 ns  ; controlador:ctrl|state[3]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.852 ns  ; controlador:ctrl|state[4]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.852 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 32.843 ns  ; Registrador:PCreg|Saida[3]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 32.828 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.828 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.811 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.800 ns  ; controlador:ctrl|state[2]        ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.790 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.788 ns  ; Registrador:B|Saida[2]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 32.778 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 32.777 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.775 ns  ; Registrador:B|Saida[4]           ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 32.771 ns  ; controlador:ctrl|state[0]        ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 32.767 ns  ; controlador:ctrl|state[3]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.767 ns  ; controlador:ctrl|state[4]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.760 ns  ; Registrador:B|Saida[1]           ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 32.757 ns  ; Registrador:A|Saida[2]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 32.747 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.744 ns  ; Registrador:B|Saida[0]           ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 32.743 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.730 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.716 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.709 ns  ; controlador:ctrl|state[0]        ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 32.705 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.688 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.686 ns  ; controlador:ctrl|state[3]        ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.678 ns  ; controlador:ctrl|state[4]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.654 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.646 ns  ; Registrador:PCreg|Saida[0]       ; ZeroULA       ; clock      ;
; N/A                                     ; None                                                ; 32.631 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.624 ns  ; controlador:ctrl|state[0]        ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 32.616 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.607 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.603 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 32.597 ns  ; controlador:ctrl|state[4]        ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.573 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.556 ns  ; Registrador:PCreg|Saida[0]       ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 32.542 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.542 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 32.540 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 32.535 ns  ; controlador:ctrl|state[0]        ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 32.535 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; EntradaPC[24] ; clock      ;
; N/A                                     ; None                                                ; 32.493 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 32.461 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; EntradaPC[24] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.802 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.802 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.864 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.870 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -0.977 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 15 16:35:39 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 36.13 MHz between source register "Instr_Reg:inst_reg|Instr31_26[5]" and destination register "Registrador:PCreg|Saida[18]" (period= 27.681 ns)
    Info: + Longest register to register delay is 27.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y29_N25; Fanout = 6; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
        Info: 2: + IC(1.196 ns) + CELL(0.450 ns) = 1.646 ns; Loc. = LCCOMB_X59_Y29_N24; Fanout = 6; COMB Node = 'controlador:ctrl|Selector7~0'
        Info: 3: + IC(0.323 ns) + CELL(0.545 ns) = 2.514 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 1; COMB Node = 'controlador:ctrl|Selector7~1'
        Info: 4: + IC(0.288 ns) + CELL(0.177 ns) = 2.979 ns; Loc. = LCCOMB_X59_Y29_N0; Fanout = 5; COMB Node = 'controlador:ctrl|Selector7~2'
        Info: 5: + IC(0.550 ns) + CELL(0.322 ns) = 3.851 ns; Loc. = LCCOMB_X58_Y29_N4; Fanout = 28; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~2'
        Info: 6: + IC(0.569 ns) + CELL(0.322 ns) = 4.742 ns; Loc. = LCCOMB_X59_Y29_N22; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.319 ns) + CELL(0.178 ns) = 5.239 ns; Loc. = LCCOMB_X59_Y29_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~29'
        Info: 8: + IC(0.318 ns) + CELL(0.178 ns) = 5.735 ns; Loc. = LCCOMB_X59_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~30'
        Info: 9: + IC(0.320 ns) + CELL(0.178 ns) = 6.233 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~31'
        Info: 10: + IC(0.803 ns) + CELL(0.322 ns) = 7.358 ns; Loc. = LCCOMB_X60_Y28_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~36'
        Info: 11: + IC(0.535 ns) + CELL(0.319 ns) = 8.212 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~86'
        Info: 12: + IC(0.289 ns) + CELL(0.178 ns) = 8.679 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[6]~39'
        Info: 13: + IC(0.329 ns) + CELL(0.278 ns) = 9.286 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[8]~87'
        Info: 14: + IC(0.290 ns) + CELL(0.178 ns) = 9.754 ns; Loc. = LCCOMB_X59_Y28_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[8]~43'
        Info: 15: + IC(0.574 ns) + CELL(0.545 ns) = 10.873 ns; Loc. = LCCOMB_X60_Y28_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~48'
        Info: 16: + IC(0.296 ns) + CELL(0.178 ns) = 11.347 ns; Loc. = LCCOMB_X60_Y28_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[10]~49'
        Info: 17: + IC(0.314 ns) + CELL(0.322 ns) = 11.983 ns; Loc. = LCCOMB_X60_Y28_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~55'
        Info: 18: + IC(0.294 ns) + CELL(0.178 ns) = 12.455 ns; Loc. = LCCOMB_X60_Y28_N14; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~56'
        Info: 19: + IC(0.302 ns) + CELL(0.322 ns) = 13.079 ns; Loc. = LCCOMB_X60_Y28_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~57'
        Info: 20: + IC(0.298 ns) + CELL(0.178 ns) = 13.555 ns; Loc. = LCCOMB_X60_Y28_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~58'
        Info: 21: + IC(0.817 ns) + CELL(0.178 ns) = 14.550 ns; Loc. = LCCOMB_X62_Y28_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[16]~90'
        Info: 22: + IC(0.873 ns) + CELL(0.178 ns) = 15.601 ns; Loc. = LCCOMB_X62_Y27_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[18]~91'
        Info: 23: + IC(0.293 ns) + CELL(0.178 ns) = 16.072 ns; Loc. = LCCOMB_X62_Y27_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[18]~62'
        Info: 24: + IC(0.317 ns) + CELL(0.278 ns) = 16.667 ns; Loc. = LCCOMB_X62_Y27_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~92'
        Info: 25: + IC(0.290 ns) + CELL(0.178 ns) = 17.135 ns; Loc. = LCCOMB_X62_Y27_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[20]~66'
        Info: 26: + IC(0.301 ns) + CELL(0.521 ns) = 17.957 ns; Loc. = LCCOMB_X62_Y27_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~71'
        Info: 27: + IC(0.527 ns) + CELL(0.178 ns) = 18.662 ns; Loc. = LCCOMB_X63_Y27_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[22]~72'
        Info: 28: + IC(0.805 ns) + CELL(0.178 ns) = 19.645 ns; Loc. = LCCOMB_X61_Y27_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~75'
        Info: 29: + IC(0.300 ns) + CELL(0.178 ns) = 20.123 ns; Loc. = LCCOMB_X61_Y27_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[24]~76'
        Info: 30: + IC(0.315 ns) + CELL(0.322 ns) = 20.760 ns; Loc. = LCCOMB_X61_Y27_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[26]~79'
        Info: 31: + IC(0.298 ns) + CELL(0.178 ns) = 21.236 ns; Loc. = LCCOMB_X61_Y27_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~80'
        Info: 32: + IC(0.303 ns) + CELL(0.178 ns) = 21.717 ns; Loc. = LCCOMB_X61_Y27_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~81'
        Info: 33: + IC(0.318 ns) + CELL(0.322 ns) = 22.357 ns; Loc. = LCCOMB_X61_Y27_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~83'
        Info: 34: + IC(0.308 ns) + CELL(0.521 ns) = 23.186 ns; Loc. = LCCOMB_X61_Y27_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~84'
        Info: 35: + IC(0.305 ns) + CELL(0.178 ns) = 23.669 ns; Loc. = LCCOMB_X61_Y27_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[30]~85'
        Info: 36: + IC(0.299 ns) + CELL(0.178 ns) = 24.146 ns; Loc. = LCCOMB_X61_Y27_N8; Fanout = 4; COMB Node = 'Ula32:ULA|Mux0~2'
        Info: 37: + IC(0.556 ns) + CELL(0.322 ns) = 25.024 ns; Loc. = LCCOMB_X60_Y27_N12; Fanout = 2; COMB Node = 'Ula32:ULA|Equal0~12'
        Info: 38: + IC(0.298 ns) + CELL(0.178 ns) = 25.500 ns; Loc. = LCCOMB_X60_Y27_N22; Fanout = 32; COMB Node = 'comb~0'
        Info: 39: + IC(1.207 ns) + CELL(0.758 ns) = 27.465 ns; Loc. = LCFF_X62_Y29_N25; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[18]'
        Info: Total cell delay = 10.528 ns ( 38.33 % )
        Info: Total interconnect delay = 16.937 ns ( 61.67 % )
    Info: - Smallest clock skew is 0.023 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.099 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.347 ns) + CELL(0.602 ns) = 3.099 ns; Loc. = LCFF_X62_Y29_N25; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[18]'
            Info: Total cell delay = 1.628 ns ( 52.53 % )
            Info: Total interconnect delay = 1.471 ns ( 47.47 % )
        Info: - Longest clock path from clock "clock" to source register is 3.076 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X54_Y29_N25; Fanout = 6; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
            Info: Total cell delay = 1.628 ns ( 52.93 % )
            Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[0]" (data pin = "reset", clock pin = "clock") is 1.546 ns
    Info: + Longest pin to register delay is 4.675 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.664 ns) + CELL(0.422 ns) = 4.112 ns; Loc. = LCCOMB_X57_Y29_N10; Fanout = 1; COMB Node = 'controlador:ctrl|state~2'
        Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 4.579 ns; Loc. = LCCOMB_X57_Y29_N2; Fanout = 1; COMB Node = 'controlador:ctrl|state~9'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.675 ns; Loc. = LCFF_X57_Y29_N3; Fanout = 32; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.722 ns ( 36.83 % )
        Info: Total interconnect delay = 2.953 ns ( 63.17 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.091 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.339 ns) + CELL(0.602 ns) = 3.091 ns; Loc. = LCFF_X57_Y29_N3; Fanout = 32; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 52.67 % )
        Info: Total interconnect delay = 1.463 ns ( 47.33 % )
Info: tco from clock "clock" to destination pin "EntradaPC[31]" through register "Instr_Reg:inst_reg|Instr31_26[5]" is 37.380 ns
    Info: + Longest clock path from clock "clock" to source register is 3.076 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X54_Y29_N25; Fanout = 6; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
        Info: Total cell delay = 1.628 ns ( 52.93 % )
        Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 34.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y29_N25; Fanout = 6; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
        Info: 2: + IC(1.196 ns) + CELL(0.450 ns) = 1.646 ns; Loc. = LCCOMB_X59_Y29_N24; Fanout = 6; COMB Node = 'controlador:ctrl|Selector7~0'
        Info: 3: + IC(0.323 ns) + CELL(0.545 ns) = 2.514 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 1; COMB Node = 'controlador:ctrl|Selector7~1'
        Info: 4: + IC(0.288 ns) + CELL(0.177 ns) = 2.979 ns; Loc. = LCCOMB_X59_Y29_N0; Fanout = 5; COMB Node = 'controlador:ctrl|Selector7~2'
        Info: 5: + IC(0.550 ns) + CELL(0.322 ns) = 3.851 ns; Loc. = LCCOMB_X58_Y29_N4; Fanout = 28; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~2'
        Info: 6: + IC(0.569 ns) + CELL(0.322 ns) = 4.742 ns; Loc. = LCCOMB_X59_Y29_N22; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.319 ns) + CELL(0.178 ns) = 5.239 ns; Loc. = LCCOMB_X59_Y29_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~29'
        Info: 8: + IC(0.318 ns) + CELL(0.178 ns) = 5.735 ns; Loc. = LCCOMB_X59_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~30'
        Info: 9: + IC(0.320 ns) + CELL(0.178 ns) = 6.233 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~31'
        Info: 10: + IC(0.803 ns) + CELL(0.322 ns) = 7.358 ns; Loc. = LCCOMB_X60_Y28_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~36'
        Info: 11: + IC(0.535 ns) + CELL(0.319 ns) = 8.212 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~86'
        Info: 12: + IC(0.289 ns) + CELL(0.178 ns) = 8.679 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[6]~39'
        Info: 13: + IC(0.329 ns) + CELL(0.278 ns) = 9.286 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[8]~87'
        Info: 14: + IC(0.290 ns) + CELL(0.178 ns) = 9.754 ns; Loc. = LCCOMB_X59_Y28_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[8]~43'
        Info: 15: + IC(0.574 ns) + CELL(0.545 ns) = 10.873 ns; Loc. = LCCOMB_X60_Y28_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~48'
        Info: 16: + IC(0.296 ns) + CELL(0.178 ns) = 11.347 ns; Loc. = LCCOMB_X60_Y28_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[10]~49'
        Info: 17: + IC(0.314 ns) + CELL(0.322 ns) = 11.983 ns; Loc. = LCCOMB_X60_Y28_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~55'
        Info: 18: + IC(0.294 ns) + CELL(0.178 ns) = 12.455 ns; Loc. = LCCOMB_X60_Y28_N14; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~56'
        Info: 19: + IC(0.302 ns) + CELL(0.322 ns) = 13.079 ns; Loc. = LCCOMB_X60_Y28_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~57'
        Info: 20: + IC(0.298 ns) + CELL(0.178 ns) = 13.555 ns; Loc. = LCCOMB_X60_Y28_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~58'
        Info: 21: + IC(0.817 ns) + CELL(0.178 ns) = 14.550 ns; Loc. = LCCOMB_X62_Y28_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[16]~90'
        Info: 22: + IC(0.873 ns) + CELL(0.178 ns) = 15.601 ns; Loc. = LCCOMB_X62_Y27_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[18]~91'
        Info: 23: + IC(0.293 ns) + CELL(0.178 ns) = 16.072 ns; Loc. = LCCOMB_X62_Y27_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[18]~62'
        Info: 24: + IC(0.317 ns) + CELL(0.278 ns) = 16.667 ns; Loc. = LCCOMB_X62_Y27_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~92'
        Info: 25: + IC(0.290 ns) + CELL(0.178 ns) = 17.135 ns; Loc. = LCCOMB_X62_Y27_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[20]~66'
        Info: 26: + IC(0.301 ns) + CELL(0.521 ns) = 17.957 ns; Loc. = LCCOMB_X62_Y27_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~71'
        Info: 27: + IC(0.527 ns) + CELL(0.178 ns) = 18.662 ns; Loc. = LCCOMB_X63_Y27_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[22]~72'
        Info: 28: + IC(0.805 ns) + CELL(0.178 ns) = 19.645 ns; Loc. = LCCOMB_X61_Y27_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~75'
        Info: 29: + IC(0.300 ns) + CELL(0.178 ns) = 20.123 ns; Loc. = LCCOMB_X61_Y27_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[24]~76'
        Info: 30: + IC(0.315 ns) + CELL(0.322 ns) = 20.760 ns; Loc. = LCCOMB_X61_Y27_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[26]~79'
        Info: 31: + IC(0.298 ns) + CELL(0.178 ns) = 21.236 ns; Loc. = LCCOMB_X61_Y27_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~80'
        Info: 32: + IC(0.303 ns) + CELL(0.178 ns) = 21.717 ns; Loc. = LCCOMB_X61_Y27_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~81'
        Info: 33: + IC(0.318 ns) + CELL(0.322 ns) = 22.357 ns; Loc. = LCCOMB_X61_Y27_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~83'
        Info: 34: + IC(0.308 ns) + CELL(0.521 ns) = 23.186 ns; Loc. = LCCOMB_X61_Y27_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~84'
        Info: 35: + IC(0.305 ns) + CELL(0.178 ns) = 23.669 ns; Loc. = LCCOMB_X61_Y27_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[30]~85'
        Info: 36: + IC(0.299 ns) + CELL(0.178 ns) = 24.146 ns; Loc. = LCCOMB_X61_Y27_N8; Fanout = 4; COMB Node = 'Ula32:ULA|Mux0~2'
        Info: 37: + IC(1.154 ns) + CELL(0.178 ns) = 25.478 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 2; COMB Node = 'mux4entradas32bits:FontePCSelection|Mux0~0'
        Info: 38: + IC(5.719 ns) + CELL(2.830 ns) = 34.027 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'EntradaPC[31]'
        Info: Total cell delay = 12.278 ns ( 36.08 % )
        Info: Total interconnect delay = 21.749 ns ( 63.92 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -0.802 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.090 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.338 ns) + CELL(0.602 ns) = 3.090 ns; Loc. = LCFF_X56_Y29_N17; Fanout = 33; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.69 % )
        Info: Total interconnect delay = 1.462 ns ( 47.31 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.178 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.572 ns) + CELL(0.580 ns) = 4.178 ns; Loc. = LCFF_X56_Y29_N17; Fanout = 33; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 38.44 % )
        Info: Total interconnect delay = 2.572 ns ( 61.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Sun Apr 15 16:35:40 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


