0.7
2020.1
May 27 2020
20:09:33
C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.sim/sim_3/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sim_3/new/addsub2_test.sv,1601351321,systemVerilog,,,,addsub2_test,,,,,,,,
C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sim_3/new/as_test.sv,1601354148,systemVerilog,,,,as_test,,,,,,,,
C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/addsub.sv,1601345918,systemVerilog,,C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sim_3/new/addsub2_test.sv,,addsub,,,,,,,,
C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/addsub3.sv,1601354773,systemVerilog,,C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sim_3/new/as_test.sv,,addsub3,,,,,,,,
C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/fulladder.sv,1601344268,systemVerilog,,C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/addsub3.sv,,fulladder,,,,,,,,
C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/halfadder.sv,1600984204,systemVerilog,,C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/fulladder.sv,,halfadder,,,,,,,,
