sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_0_mux1_ctrl = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_0_mux2_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_0_mux3_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_0_immediate = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_0_opcode = 8
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_1_mux1_ctrl = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_1_mux2_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_1_mux3_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_1_immediate = 9
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_0_1_opcode = 15
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_0_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_10_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_11_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_12_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_13_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_1_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_2_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_3_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_4_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_5_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_6_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_7_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_8_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Mux3_9_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Opt_0_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Opt_1_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Opt_2_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Opt_3_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Opt_4_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Opt_5_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_Opt_6_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_arith_op_0_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_arith_op_1_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_arith_op_2_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_arith_op_3_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_0_global = 4
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_10_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_1_global = 8
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_2_global = 8
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_3_global = 5
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_4_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_5_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_6_global = 7
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_7_global = 8
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_8_global = 7
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_const_9_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_output_mux_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_rel_op_0_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_rel_op_1_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_0_0_rel_op_2_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_0_mux1_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_0_mux2_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_0_mux3_ctrl = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_0_immediate = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_0_opcode = 11
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_1_mux1_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_1_mux2_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_1_mux3_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_1_immediate = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateless_alu_1_1_opcode = 4
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_0_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_10_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_11_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_12_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_13_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_1_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_2_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_3_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_4_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_5_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_6_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_7_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_8_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Mux3_9_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Opt_0_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Opt_1_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Opt_2_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Opt_3_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Opt_4_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Opt_5_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_Opt_6_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_arith_op_0_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_arith_op_1_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_arith_op_2_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_arith_op_3_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_0_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_10_global = 8
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_1_global = 9
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_2_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_3_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_4_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_5_global = 4
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_6_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_7_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_8_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_const_9_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_output_mux_global = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_rel_op_0_global = 3
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_rel_op_1_global = 2
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_alu_1_0_rel_op_2_global = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_operand_mux_0_0_0_ctrl = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_operand_mux_0_0_1_ctrl = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_operand_mux_1_0_0_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_stateful_operand_mux_1_0_1_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_output_mux_phv_0_0_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_output_mux_phv_0_1_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_output_mux_phv_1_0_ctrl = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_output_mux_phv_1_1_ctrl = 0
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_salu_config_0_0 = 1
sampling_revised_nested_ifs_stateless_alu_arith_rel_cond_2_2_salu_config_1_0 = 0
