

================================================================
== Vivado HLS Report for 'cordic_atan'
================================================================
* Date:           Tue Dec  2 14:27:29 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.73|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 7.70ns
ST_1: y_V_read [1/1] 0.00ns
entry_ifconv:0  %y_V_read = call i32 @_ssdm_op_WireRead.i32(i32 %y_V) nounwind ; <i32> [#uses=2]

ST_1: x_V_read [1/1] 0.00ns
entry_ifconv:1  %x_V_read = call i32 @_ssdm_op_WireRead.i32(i32 %x_V) nounwind ; <i32> [#uses=3]

ST_1: tmp [1/1] 2.52ns
entry_ifconv:2  %tmp = icmp sgt i32 %x_V_read, 0                ; <i1> [#uses=2]

ST_1: x_iteration_V [1/1] 2.44ns
entry_ifconv:3  %x_iteration_V = sub i32 0, %x_V_read           ; <i32> [#uses=1]

ST_1: y_iteration_V [1/1] 2.44ns
entry_ifconv:4  %y_iteration_V = sub i32 0, %y_V_read           ; <i32> [#uses=1]

ST_1: y_iteration_V_59 [1/1] 1.37ns
entry_ifconv:5  %y_iteration_V_59 = select i1 %tmp, i32 %y_V_read, i32 %y_iteration_V ; <i32> [#uses=4]

ST_1: x_iteration_V_67 [1/1] 1.37ns
entry_ifconv:6  %x_iteration_V_67 = select i1 %tmp, i32 %x_V_read, i32 %x_iteration_V ; <i32> [#uses=3]

ST_1: tmp_109 [1/1] 0.00ns
entry_ifconv:7  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_59, i32 31) ; <i1> [#uses=4]

ST_1: x_iteration_V_13 [1/1] 2.44ns
entry_ifconv:8  %x_iteration_V_13 = sub i32 %x_iteration_V_67, %y_iteration_V_59 ; <i32> [#uses=1]

ST_1: y_iteration_V_60 [1/1] 2.44ns
entry_ifconv:9  %y_iteration_V_60 = add i32 %x_iteration_V_67, %y_iteration_V_59 ; <i32> [#uses=2]

ST_1: y_iteration_V_3 [1/1] 2.44ns
entry_ifconv:10  %y_iteration_V_3 = sub i32 %y_iteration_V_59, %x_iteration_V_67 ; <i32> [#uses=1]

ST_1: y_iteration_V_61 [1/1] 1.37ns
entry_ifconv:11  %y_iteration_V_61 = select i1 %tmp_109, i32 %y_iteration_V_60, i32 %y_iteration_V_3 ; <i32> [#uses=4]

ST_1: x_iteration_V_68 [1/1] 1.37ns
entry_ifconv:12  %x_iteration_V_68 = select i1 %tmp_109, i32 %x_iteration_V_13, i32 %y_iteration_V_60 ; <i32> [#uses=3]

ST_1: tmp_110 [1/1] 0.00ns
entry_ifconv:13  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_61, i32 31) ; <i1> [#uses=3]

ST_1: tmp_s [1/1] 0.00ns
entry_ifconv:14  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_iteration_V_61, i32 1, i32 31) ; <i31> [#uses=2]

ST_1: tmp_52 [1/1] 0.00ns
entry_ifconv:17  %tmp_52 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_iteration_V_68, i32 1, i32 31) ; <i31> [#uses=1]


 <State 2>: 7.62ns
ST_2: r_V [1/1] 0.00ns
entry_ifconv:15  %r_V = sext i31 %tmp_s to i32                   ; <i32> [#uses=1]

ST_2: x_iteration_V_16 [1/1] 2.44ns
entry_ifconv:16  %x_iteration_V_16 = sub i32 %x_iteration_V_68, %r_V ; <i32> [#uses=1]

ST_2: r_V_149 [1/1] 0.00ns
entry_ifconv:18  %r_V_149 = sext i31 %tmp_52 to i32              ; <i32> [#uses=2]

ST_2: y_iteration_V_5 [1/1] 2.44ns
entry_ifconv:19  %y_iteration_V_5 = add i32 %y_iteration_V_61, %r_V_149 ; <i32> [#uses=1]

ST_2: r_V_150 [1/1] 0.00ns
entry_ifconv:21  %r_V_150 = zext i31 %tmp_s to i32               ; <i32> [#uses=1]

ST_2: x_iteration_V_17 [1/1] 2.44ns
entry_ifconv:22  %x_iteration_V_17 = add i32 %x_iteration_V_68, %r_V_150 ; <i32> [#uses=1]

ST_2: y_iteration_V_6 [1/1] 2.44ns
entry_ifconv:23  %y_iteration_V_6 = sub i32 %y_iteration_V_61, %r_V_149 ; <i32> [#uses=1]

ST_2: y_iteration_V_62 [1/1] 1.37ns
entry_ifconv:25  %y_iteration_V_62 = select i1 %tmp_110, i32 %y_iteration_V_5, i32 %y_iteration_V_6 ; <i32> [#uses=4]

ST_2: x_iteration_V_69 [1/1] 1.37ns
entry_ifconv:27  %x_iteration_V_69 = select i1 %tmp_110, i32 %x_iteration_V_16, i32 %x_iteration_V_17 ; <i32> [#uses=3]

ST_2: tmp_111 [1/1] 0.00ns
entry_ifconv:28  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_62, i32 31) ; <i1> [#uses=3]

ST_2: tmp_53 [1/1] 0.00ns
entry_ifconv:29  %tmp_53 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y_iteration_V_62, i32 2, i32 31) ; <i30> [#uses=2]

ST_2: r_V_151 [1/1] 0.00ns
entry_ifconv:30  %r_V_151 = sext i30 %tmp_53 to i32              ; <i32> [#uses=1]

ST_2: x_iteration_V_19 [1/1] 2.44ns
entry_ifconv:31  %x_iteration_V_19 = sub i32 %x_iteration_V_69, %r_V_151 ; <i32> [#uses=1]

ST_2: tmp_54 [1/1] 0.00ns
entry_ifconv:32  %tmp_54 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_iteration_V_69, i32 2, i32 31) ; <i30> [#uses=1]

ST_2: r_V_152 [1/1] 0.00ns
entry_ifconv:33  %r_V_152 = sext i30 %tmp_54 to i32              ; <i32> [#uses=2]

ST_2: y_iteration_V_8 [1/1] 2.44ns
entry_ifconv:34  %y_iteration_V_8 = add i32 %y_iteration_V_62, %r_V_152 ; <i32> [#uses=1]

ST_2: r_V_153 [1/1] 0.00ns
entry_ifconv:35  %r_V_153 = zext i30 %tmp_53 to i32              ; <i32> [#uses=1]

ST_2: x_iteration_V_20 [1/1] 2.44ns
entry_ifconv:36  %x_iteration_V_20 = add i32 %x_iteration_V_69, %r_V_153 ; <i32> [#uses=1]

ST_2: y_iteration_V_9 [1/1] 2.44ns
entry_ifconv:37  %y_iteration_V_9 = sub i32 %y_iteration_V_62, %r_V_152 ; <i32> [#uses=1]

ST_2: y_iteration_V_63 [1/1] 1.37ns
entry_ifconv:38  %y_iteration_V_63 = select i1 %tmp_111, i32 %y_iteration_V_8, i32 %y_iteration_V_9 ; <i32> [#uses=4]

ST_2: x_iteration_V_70 [1/1] 1.37ns
entry_ifconv:40  %x_iteration_V_70 = select i1 %tmp_111, i32 %x_iteration_V_19, i32 %x_iteration_V_20 ; <i32> [#uses=3]

ST_2: tmp_112 [1/1] 0.00ns
entry_ifconv:41  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_63, i32 31) ; <i1> [#uses=3]

ST_2: tmp_55 [1/1] 0.00ns
entry_ifconv:42  %tmp_55 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %y_iteration_V_63, i32 3, i32 31) ; <i29> [#uses=2]

ST_2: tmp_56 [1/1] 0.00ns
entry_ifconv:45  %tmp_56 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_iteration_V_70, i32 3, i32 31) ; <i29> [#uses=1]


 <State 3>: 7.62ns
ST_3: r_V_154 [1/1] 0.00ns
entry_ifconv:43  %r_V_154 = sext i29 %tmp_55 to i32              ; <i32> [#uses=1]

ST_3: x_iteration_V_22 [1/1] 2.44ns
entry_ifconv:44  %x_iteration_V_22 = sub i32 %x_iteration_V_70, %r_V_154 ; <i32> [#uses=1]

ST_3: r_V_155 [1/1] 0.00ns
entry_ifconv:46  %r_V_155 = sext i29 %tmp_56 to i32              ; <i32> [#uses=2]

ST_3: y_iteration_V_11 [1/1] 2.44ns
entry_ifconv:47  %y_iteration_V_11 = add i32 %y_iteration_V_63, %r_V_155 ; <i32> [#uses=1]

ST_3: r_V_156 [1/1] 0.00ns
entry_ifconv:48  %r_V_156 = zext i29 %tmp_55 to i32              ; <i32> [#uses=1]

ST_3: x_iteration_V_23 [1/1] 2.44ns
entry_ifconv:49  %x_iteration_V_23 = add i32 %x_iteration_V_70, %r_V_156 ; <i32> [#uses=1]

ST_3: y_iteration_V_12 [1/1] 2.44ns
entry_ifconv:50  %y_iteration_V_12 = sub i32 %y_iteration_V_63, %r_V_155 ; <i32> [#uses=1]

ST_3: y_iteration_V_64 [1/1] 1.37ns
entry_ifconv:51  %y_iteration_V_64 = select i1 %tmp_112, i32 %y_iteration_V_11, i32 %y_iteration_V_12 ; <i32> [#uses=4]

ST_3: x_iteration_V_71 [1/1] 1.37ns
entry_ifconv:53  %x_iteration_V_71 = select i1 %tmp_112, i32 %x_iteration_V_22, i32 %x_iteration_V_23 ; <i32> [#uses=3]

ST_3: tmp_113 [1/1] 0.00ns
entry_ifconv:54  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_64, i32 31) ; <i1> [#uses=3]

ST_3: tmp_57 [1/1] 0.00ns
entry_ifconv:55  %tmp_57 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_iteration_V_64, i32 4, i32 31) ; <i28> [#uses=2]

ST_3: r_V_157 [1/1] 0.00ns
entry_ifconv:56  %r_V_157 = sext i28 %tmp_57 to i32              ; <i32> [#uses=1]

ST_3: x_iteration_V_25 [1/1] 2.44ns
entry_ifconv:57  %x_iteration_V_25 = sub i32 %x_iteration_V_71, %r_V_157 ; <i32> [#uses=1]

ST_3: tmp_58 [1/1] 0.00ns
entry_ifconv:58  %tmp_58 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %x_iteration_V_71, i32 4, i32 31) ; <i28> [#uses=1]

ST_3: r_V_158 [1/1] 0.00ns
entry_ifconv:59  %r_V_158 = sext i28 %tmp_58 to i32              ; <i32> [#uses=2]

ST_3: y_iteration_V_14 [1/1] 2.44ns
entry_ifconv:60  %y_iteration_V_14 = add i32 %y_iteration_V_64, %r_V_158 ; <i32> [#uses=1]

ST_3: r_V_159 [1/1] 0.00ns
entry_ifconv:61  %r_V_159 = zext i28 %tmp_57 to i32              ; <i32> [#uses=1]

ST_3: x_iteration_V_26 [1/1] 2.44ns
entry_ifconv:62  %x_iteration_V_26 = add i32 %x_iteration_V_71, %r_V_159 ; <i32> [#uses=1]

ST_3: y_iteration_V_15 [1/1] 2.44ns
entry_ifconv:63  %y_iteration_V_15 = sub i32 %y_iteration_V_64, %r_V_158 ; <i32> [#uses=1]

ST_3: y_iteration_V_65 [1/1] 1.37ns
entry_ifconv:64  %y_iteration_V_65 = select i1 %tmp_113, i32 %y_iteration_V_14, i32 %y_iteration_V_15 ; <i32> [#uses=4]

ST_3: x_iteration_V_72 [1/1] 1.37ns
entry_ifconv:66  %x_iteration_V_72 = select i1 %tmp_113, i32 %x_iteration_V_25, i32 %x_iteration_V_26 ; <i32> [#uses=3]

ST_3: tmp_114 [1/1] 0.00ns
entry_ifconv:67  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_65, i32 31) ; <i1> [#uses=3]

ST_3: tmp_59 [1/1] 0.00ns
entry_ifconv:68  %tmp_59 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %y_iteration_V_65, i32 5, i32 31) ; <i27> [#uses=2]

ST_3: tmp_60 [1/1] 0.00ns
entry_ifconv:71  %tmp_60 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %x_iteration_V_72, i32 5, i32 31) ; <i27> [#uses=1]


 <State 4>: 7.62ns
ST_4: r_V_160 [1/1] 0.00ns
entry_ifconv:69  %r_V_160 = sext i27 %tmp_59 to i32              ; <i32> [#uses=1]

ST_4: x_iteration_V_28 [1/1] 2.44ns
entry_ifconv:70  %x_iteration_V_28 = sub i32 %x_iteration_V_72, %r_V_160 ; <i32> [#uses=1]

ST_4: r_V_161 [1/1] 0.00ns
entry_ifconv:72  %r_V_161 = sext i27 %tmp_60 to i32              ; <i32> [#uses=2]

ST_4: y_iteration_V_17 [1/1] 2.44ns
entry_ifconv:73  %y_iteration_V_17 = add i32 %y_iteration_V_65, %r_V_161 ; <i32> [#uses=1]

ST_4: r_V_162 [1/1] 0.00ns
entry_ifconv:74  %r_V_162 = zext i27 %tmp_59 to i32              ; <i32> [#uses=1]

ST_4: x_iteration_V_29 [1/1] 2.44ns
entry_ifconv:75  %x_iteration_V_29 = add i32 %x_iteration_V_72, %r_V_162 ; <i32> [#uses=1]

ST_4: y_iteration_V_18 [1/1] 2.44ns
entry_ifconv:76  %y_iteration_V_18 = sub i32 %y_iteration_V_65, %r_V_161 ; <i32> [#uses=1]

ST_4: y_iteration_V_66 [1/1] 1.37ns
entry_ifconv:77  %y_iteration_V_66 = select i1 %tmp_114, i32 %y_iteration_V_17, i32 %y_iteration_V_18 ; <i32> [#uses=4]

ST_4: x_iteration_V_73 [1/1] 1.37ns
entry_ifconv:79  %x_iteration_V_73 = select i1 %tmp_114, i32 %x_iteration_V_28, i32 %x_iteration_V_29 ; <i32> [#uses=3]

ST_4: tmp_115 [1/1] 0.00ns
entry_ifconv:80  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_66, i32 31) ; <i1> [#uses=3]

ST_4: tmp_61 [1/1] 0.00ns
entry_ifconv:81  %tmp_61 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %y_iteration_V_66, i32 6, i32 31) ; <i26> [#uses=2]

ST_4: r_V_163 [1/1] 0.00ns
entry_ifconv:82  %r_V_163 = sext i26 %tmp_61 to i32              ; <i32> [#uses=1]

ST_4: x_iteration_V_31 [1/1] 2.44ns
entry_ifconv:83  %x_iteration_V_31 = sub i32 %x_iteration_V_73, %r_V_163 ; <i32> [#uses=1]

ST_4: tmp_62 [1/1] 0.00ns
entry_ifconv:84  %tmp_62 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %x_iteration_V_73, i32 6, i32 31) ; <i26> [#uses=1]

ST_4: r_V_164 [1/1] 0.00ns
entry_ifconv:85  %r_V_164 = sext i26 %tmp_62 to i32              ; <i32> [#uses=2]

ST_4: y_iteration_V_20 [1/1] 2.44ns
entry_ifconv:86  %y_iteration_V_20 = add i32 %y_iteration_V_66, %r_V_164 ; <i32> [#uses=1]

ST_4: r_V_165 [1/1] 0.00ns
entry_ifconv:87  %r_V_165 = zext i26 %tmp_61 to i32              ; <i32> [#uses=1]

ST_4: x_iteration_V_32 [1/1] 2.44ns
entry_ifconv:88  %x_iteration_V_32 = add i32 %x_iteration_V_73, %r_V_165 ; <i32> [#uses=1]

ST_4: y_iteration_V_21 [1/1] 2.44ns
entry_ifconv:89  %y_iteration_V_21 = sub i32 %y_iteration_V_66, %r_V_164 ; <i32> [#uses=1]

ST_4: y_iteration_V_67 [1/1] 1.37ns
entry_ifconv:90  %y_iteration_V_67 = select i1 %tmp_115, i32 %y_iteration_V_20, i32 %y_iteration_V_21 ; <i32> [#uses=4]

ST_4: x_iteration_V_74 [1/1] 1.37ns
entry_ifconv:92  %x_iteration_V_74 = select i1 %tmp_115, i32 %x_iteration_V_31, i32 %x_iteration_V_32 ; <i32> [#uses=3]

ST_4: tmp_116 [1/1] 0.00ns
entry_ifconv:93  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_67, i32 31) ; <i1> [#uses=3]

ST_4: tmp_63 [1/1] 0.00ns
entry_ifconv:94  %tmp_63 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %y_iteration_V_67, i32 7, i32 31) ; <i25> [#uses=2]

ST_4: tmp_64 [1/1] 0.00ns
entry_ifconv:97  %tmp_64 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %x_iteration_V_74, i32 7, i32 31) ; <i25> [#uses=1]


 <State 5>: 7.62ns
ST_5: r_V_166 [1/1] 0.00ns
entry_ifconv:95  %r_V_166 = sext i25 %tmp_63 to i32              ; <i32> [#uses=1]

ST_5: x_iteration_V_34 [1/1] 2.44ns
entry_ifconv:96  %x_iteration_V_34 = sub i32 %x_iteration_V_74, %r_V_166 ; <i32> [#uses=1]

ST_5: r_V_167 [1/1] 0.00ns
entry_ifconv:98  %r_V_167 = sext i25 %tmp_64 to i32              ; <i32> [#uses=2]

ST_5: y_iteration_V_23 [1/1] 2.44ns
entry_ifconv:99  %y_iteration_V_23 = add i32 %y_iteration_V_67, %r_V_167 ; <i32> [#uses=1]

ST_5: r_V_168 [1/1] 0.00ns
entry_ifconv:100  %r_V_168 = zext i25 %tmp_63 to i32              ; <i32> [#uses=1]

ST_5: x_iteration_V_35 [1/1] 2.44ns
entry_ifconv:101  %x_iteration_V_35 = add i32 %x_iteration_V_74, %r_V_168 ; <i32> [#uses=1]

ST_5: y_iteration_V_24 [1/1] 2.44ns
entry_ifconv:102  %y_iteration_V_24 = sub i32 %y_iteration_V_67, %r_V_167 ; <i32> [#uses=1]

ST_5: y_iteration_V_68 [1/1] 1.37ns
entry_ifconv:103  %y_iteration_V_68 = select i1 %tmp_116, i32 %y_iteration_V_23, i32 %y_iteration_V_24 ; <i32> [#uses=4]

ST_5: x_iteration_V_75 [1/1] 1.37ns
entry_ifconv:105  %x_iteration_V_75 = select i1 %tmp_116, i32 %x_iteration_V_34, i32 %x_iteration_V_35 ; <i32> [#uses=3]

ST_5: tmp_117 [1/1] 0.00ns
entry_ifconv:106  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_68, i32 31) ; <i1> [#uses=3]

ST_5: tmp_65 [1/1] 0.00ns
entry_ifconv:107  %tmp_65 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_iteration_V_68, i32 8, i32 31) ; <i24> [#uses=2]

ST_5: r_V_169 [1/1] 0.00ns
entry_ifconv:108  %r_V_169 = sext i24 %tmp_65 to i32              ; <i32> [#uses=1]

ST_5: x_iteration_V_37 [1/1] 2.44ns
entry_ifconv:109  %x_iteration_V_37 = sub i32 %x_iteration_V_75, %r_V_169 ; <i32> [#uses=1]

ST_5: tmp_66 [1/1] 0.00ns
entry_ifconv:110  %tmp_66 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_iteration_V_75, i32 8, i32 31) ; <i24> [#uses=1]

ST_5: r_V_170 [1/1] 0.00ns
entry_ifconv:111  %r_V_170 = sext i24 %tmp_66 to i32              ; <i32> [#uses=2]

ST_5: y_iteration_V_26 [1/1] 2.44ns
entry_ifconv:112  %y_iteration_V_26 = add i32 %y_iteration_V_68, %r_V_170 ; <i32> [#uses=1]

ST_5: r_V_171 [1/1] 0.00ns
entry_ifconv:113  %r_V_171 = zext i24 %tmp_65 to i32              ; <i32> [#uses=1]

ST_5: x_iteration_V_38 [1/1] 2.44ns
entry_ifconv:114  %x_iteration_V_38 = add i32 %x_iteration_V_75, %r_V_171 ; <i32> [#uses=1]

ST_5: y_iteration_V_27 [1/1] 2.44ns
entry_ifconv:115  %y_iteration_V_27 = sub i32 %y_iteration_V_68, %r_V_170 ; <i32> [#uses=1]

ST_5: y_iteration_V_69 [1/1] 1.37ns
entry_ifconv:116  %y_iteration_V_69 = select i1 %tmp_117, i32 %y_iteration_V_26, i32 %y_iteration_V_27 ; <i32> [#uses=4]

ST_5: x_iteration_V_76 [1/1] 1.37ns
entry_ifconv:118  %x_iteration_V_76 = select i1 %tmp_117, i32 %x_iteration_V_37, i32 %x_iteration_V_38 ; <i32> [#uses=3]

ST_5: tmp_118 [1/1] 0.00ns
entry_ifconv:119  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_69, i32 31) ; <i1> [#uses=3]

ST_5: tmp_67 [1/1] 0.00ns
entry_ifconv:120  %tmp_67 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %y_iteration_V_69, i32 9, i32 31) ; <i23> [#uses=2]

ST_5: tmp_68 [1/1] 0.00ns
entry_ifconv:123  %tmp_68 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %x_iteration_V_76, i32 9, i32 31) ; <i23> [#uses=1]


 <State 6>: 7.62ns
ST_6: r_V_172 [1/1] 0.00ns
entry_ifconv:121  %r_V_172 = sext i23 %tmp_67 to i32              ; <i32> [#uses=1]

ST_6: x_iteration_V_40 [1/1] 2.44ns
entry_ifconv:122  %x_iteration_V_40 = sub i32 %x_iteration_V_76, %r_V_172 ; <i32> [#uses=1]

ST_6: r_V_173 [1/1] 0.00ns
entry_ifconv:124  %r_V_173 = sext i23 %tmp_68 to i32              ; <i32> [#uses=2]

ST_6: y_iteration_V_29 [1/1] 2.44ns
entry_ifconv:125  %y_iteration_V_29 = add i32 %y_iteration_V_69, %r_V_173 ; <i32> [#uses=1]

ST_6: r_V_174 [1/1] 0.00ns
entry_ifconv:126  %r_V_174 = zext i23 %tmp_67 to i32              ; <i32> [#uses=1]

ST_6: x_iteration_V_41 [1/1] 2.44ns
entry_ifconv:127  %x_iteration_V_41 = add i32 %x_iteration_V_76, %r_V_174 ; <i32> [#uses=1]

ST_6: y_iteration_V_30 [1/1] 2.44ns
entry_ifconv:128  %y_iteration_V_30 = sub i32 %y_iteration_V_69, %r_V_173 ; <i32> [#uses=1]

ST_6: y_iteration_V_70 [1/1] 1.37ns
entry_ifconv:129  %y_iteration_V_70 = select i1 %tmp_118, i32 %y_iteration_V_29, i32 %y_iteration_V_30 ; <i32> [#uses=4]

ST_6: x_iteration_V_77 [1/1] 1.37ns
entry_ifconv:131  %x_iteration_V_77 = select i1 %tmp_118, i32 %x_iteration_V_40, i32 %x_iteration_V_41 ; <i32> [#uses=3]

ST_6: tmp_119 [1/1] 0.00ns
entry_ifconv:132  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_70, i32 31) ; <i1> [#uses=3]

ST_6: tmp_69 [1/1] 0.00ns
entry_ifconv:133  %tmp_69 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %y_iteration_V_70, i32 10, i32 31) ; <i22> [#uses=2]

ST_6: r_V_175 [1/1] 0.00ns
entry_ifconv:134  %r_V_175 = sext i22 %tmp_69 to i32              ; <i32> [#uses=1]

ST_6: x_iteration_V_43 [1/1] 2.44ns
entry_ifconv:135  %x_iteration_V_43 = sub i32 %x_iteration_V_77, %r_V_175 ; <i32> [#uses=1]

ST_6: tmp_70 [1/1] 0.00ns
entry_ifconv:136  %tmp_70 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %x_iteration_V_77, i32 10, i32 31) ; <i22> [#uses=1]

ST_6: r_V_176 [1/1] 0.00ns
entry_ifconv:137  %r_V_176 = sext i22 %tmp_70 to i32              ; <i32> [#uses=2]

ST_6: y_iteration_V_32 [1/1] 2.44ns
entry_ifconv:138  %y_iteration_V_32 = add i32 %y_iteration_V_70, %r_V_176 ; <i32> [#uses=1]

ST_6: r_V_177 [1/1] 0.00ns
entry_ifconv:139  %r_V_177 = zext i22 %tmp_69 to i32              ; <i32> [#uses=1]

ST_6: x_iteration_V_44 [1/1] 2.44ns
entry_ifconv:140  %x_iteration_V_44 = add i32 %x_iteration_V_77, %r_V_177 ; <i32> [#uses=1]

ST_6: y_iteration_V_33 [1/1] 2.44ns
entry_ifconv:141  %y_iteration_V_33 = sub i32 %y_iteration_V_70, %r_V_176 ; <i32> [#uses=1]

ST_6: y_iteration_V_71 [1/1] 1.37ns
entry_ifconv:142  %y_iteration_V_71 = select i1 %tmp_119, i32 %y_iteration_V_32, i32 %y_iteration_V_33 ; <i32> [#uses=4]

ST_6: x_iteration_V_78 [1/1] 1.37ns
entry_ifconv:144  %x_iteration_V_78 = select i1 %tmp_119, i32 %x_iteration_V_43, i32 %x_iteration_V_44 ; <i32> [#uses=3]

ST_6: tmp_120 [1/1] 0.00ns
entry_ifconv:145  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_71, i32 31) ; <i1> [#uses=3]

ST_6: tmp_71 [1/1] 0.00ns
entry_ifconv:146  %tmp_71 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %y_iteration_V_71, i32 11, i32 31) ; <i21> [#uses=2]

ST_6: tmp_72 [1/1] 0.00ns
entry_ifconv:149  %tmp_72 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %x_iteration_V_78, i32 11, i32 31) ; <i21> [#uses=1]


 <State 7>: 7.62ns
ST_7: r_V_178 [1/1] 0.00ns
entry_ifconv:147  %r_V_178 = sext i21 %tmp_71 to i32              ; <i32> [#uses=1]

ST_7: x_iteration_V_46 [1/1] 2.44ns
entry_ifconv:148  %x_iteration_V_46 = sub i32 %x_iteration_V_78, %r_V_178 ; <i32> [#uses=1]

ST_7: r_V_179 [1/1] 0.00ns
entry_ifconv:150  %r_V_179 = sext i21 %tmp_72 to i32              ; <i32> [#uses=2]

ST_7: y_iteration_V_35 [1/1] 2.44ns
entry_ifconv:151  %y_iteration_V_35 = add i32 %y_iteration_V_71, %r_V_179 ; <i32> [#uses=1]

ST_7: r_V_180 [1/1] 0.00ns
entry_ifconv:152  %r_V_180 = zext i21 %tmp_71 to i32              ; <i32> [#uses=1]

ST_7: x_iteration_V_47 [1/1] 2.44ns
entry_ifconv:153  %x_iteration_V_47 = add i32 %x_iteration_V_78, %r_V_180 ; <i32> [#uses=1]

ST_7: y_iteration_V_36 [1/1] 2.44ns
entry_ifconv:154  %y_iteration_V_36 = sub i32 %y_iteration_V_71, %r_V_179 ; <i32> [#uses=1]

ST_7: y_iteration_V_72 [1/1] 1.37ns
entry_ifconv:155  %y_iteration_V_72 = select i1 %tmp_120, i32 %y_iteration_V_35, i32 %y_iteration_V_36 ; <i32> [#uses=4]

ST_7: x_iteration_V_79 [1/1] 1.37ns
entry_ifconv:157  %x_iteration_V_79 = select i1 %tmp_120, i32 %x_iteration_V_46, i32 %x_iteration_V_47 ; <i32> [#uses=3]

ST_7: tmp_121 [1/1] 0.00ns
entry_ifconv:158  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_72, i32 31) ; <i1> [#uses=3]

ST_7: tmp_73 [1/1] 0.00ns
entry_ifconv:159  %tmp_73 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %y_iteration_V_72, i32 12, i32 31) ; <i20> [#uses=2]

ST_7: r_V_181 [1/1] 0.00ns
entry_ifconv:160  %r_V_181 = sext i20 %tmp_73 to i32              ; <i32> [#uses=1]

ST_7: x_iteration_V_49 [1/1] 2.44ns
entry_ifconv:161  %x_iteration_V_49 = sub i32 %x_iteration_V_79, %r_V_181 ; <i32> [#uses=1]

ST_7: tmp_74 [1/1] 0.00ns
entry_ifconv:162  %tmp_74 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %x_iteration_V_79, i32 12, i32 31) ; <i20> [#uses=1]

ST_7: r_V_182 [1/1] 0.00ns
entry_ifconv:163  %r_V_182 = sext i20 %tmp_74 to i32              ; <i32> [#uses=2]

ST_7: y_iteration_V_38 [1/1] 2.44ns
entry_ifconv:164  %y_iteration_V_38 = add i32 %y_iteration_V_72, %r_V_182 ; <i32> [#uses=1]

ST_7: r_V_183 [1/1] 0.00ns
entry_ifconv:165  %r_V_183 = zext i20 %tmp_73 to i32              ; <i32> [#uses=1]

ST_7: x_iteration_V_50 [1/1] 2.44ns
entry_ifconv:166  %x_iteration_V_50 = add i32 %x_iteration_V_79, %r_V_183 ; <i32> [#uses=1]

ST_7: y_iteration_V_39 [1/1] 2.44ns
entry_ifconv:167  %y_iteration_V_39 = sub i32 %y_iteration_V_72, %r_V_182 ; <i32> [#uses=1]

ST_7: y_iteration_V_73 [1/1] 1.37ns
entry_ifconv:168  %y_iteration_V_73 = select i1 %tmp_121, i32 %y_iteration_V_38, i32 %y_iteration_V_39 ; <i32> [#uses=4]

ST_7: x_iteration_V_80 [1/1] 1.37ns
entry_ifconv:170  %x_iteration_V_80 = select i1 %tmp_121, i32 %x_iteration_V_49, i32 %x_iteration_V_50 ; <i32> [#uses=3]

ST_7: tmp_122 [1/1] 0.00ns
entry_ifconv:171  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_73, i32 31) ; <i1> [#uses=3]

ST_7: tmp_75 [1/1] 0.00ns
entry_ifconv:172  %tmp_75 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %y_iteration_V_73, i32 13, i32 31) ; <i19> [#uses=2]

ST_7: tmp_76 [1/1] 0.00ns
entry_ifconv:175  %tmp_76 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %x_iteration_V_80, i32 13, i32 31) ; <i19> [#uses=1]


 <State 8>: 7.62ns
ST_8: r_V_184 [1/1] 0.00ns
entry_ifconv:173  %r_V_184 = sext i19 %tmp_75 to i32              ; <i32> [#uses=1]

ST_8: x_iteration_V_52 [1/1] 2.44ns
entry_ifconv:174  %x_iteration_V_52 = sub i32 %x_iteration_V_80, %r_V_184 ; <i32> [#uses=1]

ST_8: r_V_185 [1/1] 0.00ns
entry_ifconv:176  %r_V_185 = sext i19 %tmp_76 to i32              ; <i32> [#uses=2]

ST_8: y_iteration_V_41 [1/1] 2.44ns
entry_ifconv:177  %y_iteration_V_41 = add i32 %y_iteration_V_73, %r_V_185 ; <i32> [#uses=1]

ST_8: r_V_186 [1/1] 0.00ns
entry_ifconv:178  %r_V_186 = zext i19 %tmp_75 to i32              ; <i32> [#uses=1]

ST_8: x_iteration_V_53 [1/1] 2.44ns
entry_ifconv:179  %x_iteration_V_53 = add i32 %x_iteration_V_80, %r_V_186 ; <i32> [#uses=1]

ST_8: y_iteration_V_42 [1/1] 2.44ns
entry_ifconv:180  %y_iteration_V_42 = sub i32 %y_iteration_V_73, %r_V_185 ; <i32> [#uses=1]

ST_8: y_iteration_V_74 [1/1] 1.37ns
entry_ifconv:181  %y_iteration_V_74 = select i1 %tmp_122, i32 %y_iteration_V_41, i32 %y_iteration_V_42 ; <i32> [#uses=4]

ST_8: x_iteration_V_81 [1/1] 1.37ns
entry_ifconv:183  %x_iteration_V_81 = select i1 %tmp_122, i32 %x_iteration_V_52, i32 %x_iteration_V_53 ; <i32> [#uses=3]

ST_8: tmp_123 [1/1] 0.00ns
entry_ifconv:184  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_74, i32 31) ; <i1> [#uses=3]

ST_8: tmp_77 [1/1] 0.00ns
entry_ifconv:185  %tmp_77 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %y_iteration_V_74, i32 14, i32 31) ; <i18> [#uses=2]

ST_8: r_V_187 [1/1] 0.00ns
entry_ifconv:186  %r_V_187 = sext i18 %tmp_77 to i32              ; <i32> [#uses=1]

ST_8: x_iteration_V_55 [1/1] 2.44ns
entry_ifconv:187  %x_iteration_V_55 = sub i32 %x_iteration_V_81, %r_V_187 ; <i32> [#uses=1]

ST_8: tmp_78 [1/1] 0.00ns
entry_ifconv:188  %tmp_78 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %x_iteration_V_81, i32 14, i32 31) ; <i18> [#uses=1]

ST_8: r_V_188 [1/1] 0.00ns
entry_ifconv:189  %r_V_188 = sext i18 %tmp_78 to i32              ; <i32> [#uses=2]

ST_8: y_iteration_V_44 [1/1] 2.44ns
entry_ifconv:190  %y_iteration_V_44 = add i32 %y_iteration_V_74, %r_V_188 ; <i32> [#uses=1]

ST_8: r_V_189 [1/1] 0.00ns
entry_ifconv:191  %r_V_189 = zext i18 %tmp_77 to i32              ; <i32> [#uses=1]

ST_8: x_iteration_V_56 [1/1] 2.44ns
entry_ifconv:192  %x_iteration_V_56 = add i32 %x_iteration_V_81, %r_V_189 ; <i32> [#uses=1]

ST_8: y_iteration_V_45 [1/1] 2.44ns
entry_ifconv:193  %y_iteration_V_45 = sub i32 %y_iteration_V_74, %r_V_188 ; <i32> [#uses=1]

ST_8: y_iteration_V_75 [1/1] 1.37ns
entry_ifconv:194  %y_iteration_V_75 = select i1 %tmp_123, i32 %y_iteration_V_44, i32 %y_iteration_V_45 ; <i32> [#uses=4]

ST_8: x_iteration_V_82 [1/1] 1.37ns
entry_ifconv:196  %x_iteration_V_82 = select i1 %tmp_123, i32 %x_iteration_V_55, i32 %x_iteration_V_56 ; <i32> [#uses=3]

ST_8: tmp_124 [1/1] 0.00ns
entry_ifconv:197  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_75, i32 31) ; <i1> [#uses=3]

ST_8: tmp_79 [1/1] 0.00ns
entry_ifconv:198  %tmp_79 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %y_iteration_V_75, i32 15, i32 31) ; <i17> [#uses=2]

ST_8: tmp_80 [1/1] 0.00ns
entry_ifconv:201  %tmp_80 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %x_iteration_V_82, i32 15, i32 31) ; <i17> [#uses=1]


 <State 9>: 7.62ns
ST_9: r_V_190 [1/1] 0.00ns
entry_ifconv:199  %r_V_190 = sext i17 %tmp_79 to i32              ; <i32> [#uses=1]

ST_9: x_iteration_V_58 [1/1] 2.44ns
entry_ifconv:200  %x_iteration_V_58 = sub i32 %x_iteration_V_82, %r_V_190 ; <i32> [#uses=1]

ST_9: r_V_191 [1/1] 0.00ns
entry_ifconv:202  %r_V_191 = sext i17 %tmp_80 to i32              ; <i32> [#uses=2]

ST_9: y_iteration_V_47 [1/1] 2.44ns
entry_ifconv:203  %y_iteration_V_47 = add i32 %y_iteration_V_75, %r_V_191 ; <i32> [#uses=1]

ST_9: r_V_192 [1/1] 0.00ns
entry_ifconv:204  %r_V_192 = zext i17 %tmp_79 to i32              ; <i32> [#uses=1]

ST_9: x_iteration_V_59 [1/1] 2.44ns
entry_ifconv:205  %x_iteration_V_59 = add i32 %x_iteration_V_82, %r_V_192 ; <i32> [#uses=1]

ST_9: y_iteration_V_48 [1/1] 2.44ns
entry_ifconv:206  %y_iteration_V_48 = sub i32 %y_iteration_V_75, %r_V_191 ; <i32> [#uses=1]

ST_9: y_iteration_V_76 [1/1] 1.37ns
entry_ifconv:207  %y_iteration_V_76 = select i1 %tmp_124, i32 %y_iteration_V_47, i32 %y_iteration_V_48 ; <i32> [#uses=4]

ST_9: x_iteration_V_83 [1/1] 1.37ns
entry_ifconv:209  %x_iteration_V_83 = select i1 %tmp_124, i32 %x_iteration_V_58, i32 %x_iteration_V_59 ; <i32> [#uses=3]

ST_9: tmp_125 [1/1] 0.00ns
entry_ifconv:210  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_76, i32 31) ; <i1> [#uses=3]

ST_9: tmp_81 [1/1] 0.00ns
entry_ifconv:211  %tmp_81 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %y_iteration_V_76, i32 16, i32 31) ; <i16> [#uses=2]

ST_9: r_V_193 [1/1] 0.00ns
entry_ifconv:212  %r_V_193 = sext i16 %tmp_81 to i32              ; <i32> [#uses=1]

ST_9: x_iteration_V_61 [1/1] 2.44ns
entry_ifconv:213  %x_iteration_V_61 = sub i32 %x_iteration_V_83, %r_V_193 ; <i32> [#uses=1]

ST_9: tmp_82 [1/1] 0.00ns
entry_ifconv:214  %tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %x_iteration_V_83, i32 16, i32 31) ; <i16> [#uses=1]

ST_9: r_V_194 [1/1] 0.00ns
entry_ifconv:215  %r_V_194 = sext i16 %tmp_82 to i32              ; <i32> [#uses=2]

ST_9: y_iteration_V_50 [1/1] 2.44ns
entry_ifconv:216  %y_iteration_V_50 = add i32 %y_iteration_V_76, %r_V_194 ; <i32> [#uses=1]

ST_9: r_V_195 [1/1] 0.00ns
entry_ifconv:217  %r_V_195 = zext i16 %tmp_81 to i32              ; <i32> [#uses=1]

ST_9: x_iteration_V_62 [1/1] 2.44ns
entry_ifconv:218  %x_iteration_V_62 = add i32 %x_iteration_V_83, %r_V_195 ; <i32> [#uses=1]

ST_9: y_iteration_V_51 [1/1] 2.44ns
entry_ifconv:219  %y_iteration_V_51 = sub i32 %y_iteration_V_76, %r_V_194 ; <i32> [#uses=1]

ST_9: y_iteration_V_77 [1/1] 1.37ns
entry_ifconv:220  %y_iteration_V_77 = select i1 %tmp_125, i32 %y_iteration_V_50, i32 %y_iteration_V_51 ; <i32> [#uses=4]

ST_9: x_iteration_V_84 [1/1] 1.37ns
entry_ifconv:222  %x_iteration_V_84 = select i1 %tmp_125, i32 %x_iteration_V_61, i32 %x_iteration_V_62 ; <i32> [#uses=3]

ST_9: tmp_126 [1/1] 0.00ns
entry_ifconv:223  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_77, i32 31) ; <i1> [#uses=3]

ST_9: tmp_83 [1/1] 0.00ns
entry_ifconv:224  %tmp_83 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %y_iteration_V_77, i32 17, i32 31) ; <i15> [#uses=2]

ST_9: tmp_84 [1/1] 0.00ns
entry_ifconv:227  %tmp_84 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %x_iteration_V_84, i32 17, i32 31) ; <i15> [#uses=1]


 <State 10>: 7.62ns
ST_10: r_V_196 [1/1] 0.00ns
entry_ifconv:225  %r_V_196 = sext i15 %tmp_83 to i32              ; <i32> [#uses=1]

ST_10: x_iteration_V_64 [1/1] 2.44ns
entry_ifconv:226  %x_iteration_V_64 = sub i32 %x_iteration_V_84, %r_V_196 ; <i32> [#uses=1]

ST_10: r_V_197 [1/1] 0.00ns
entry_ifconv:228  %r_V_197 = sext i15 %tmp_84 to i32              ; <i32> [#uses=2]

ST_10: y_iteration_V_53 [1/1] 2.44ns
entry_ifconv:229  %y_iteration_V_53 = add i32 %y_iteration_V_77, %r_V_197 ; <i32> [#uses=1]

ST_10: r_V_198 [1/1] 0.00ns
entry_ifconv:230  %r_V_198 = zext i15 %tmp_83 to i32              ; <i32> [#uses=1]

ST_10: x_iteration_V_65 [1/1] 2.44ns
entry_ifconv:231  %x_iteration_V_65 = add i32 %x_iteration_V_84, %r_V_198 ; <i32> [#uses=1]

ST_10: y_iteration_V_54 [1/1] 2.44ns
entry_ifconv:232  %y_iteration_V_54 = sub i32 %y_iteration_V_77, %r_V_197 ; <i32> [#uses=1]

ST_10: y_iteration_V_78 [1/1] 1.37ns
entry_ifconv:233  %y_iteration_V_78 = select i1 %tmp_126, i32 %y_iteration_V_53, i32 %y_iteration_V_54 ; <i32> [#uses=3]

ST_10: x_iteration_V_85 [1/1] 1.37ns
entry_ifconv:235  %x_iteration_V_85 = select i1 %tmp_126, i32 %x_iteration_V_64, i32 %x_iteration_V_65 ; <i32> [#uses=1]

ST_10: tmp_127 [1/1] 0.00ns
entry_ifconv:236  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_78, i32 31) ; <i1> [#uses=2]

ST_10: tmp_85 [1/1] 0.00ns
entry_ifconv:237  %tmp_85 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %x_iteration_V_85, i32 18, i32 31) ; <i14> [#uses=1]

ST_10: r_V_199 [1/1] 0.00ns
entry_ifconv:238  %r_V_199 = sext i14 %tmp_85 to i32              ; <i32> [#uses=2]

ST_10: y_iteration_V_56 [1/1] 2.44ns
entry_ifconv:239  %y_iteration_V_56 = add i32 %y_iteration_V_78, %r_V_199 ; <i32> [#uses=1]

ST_10: y_iteration_V_57 [1/1] 2.44ns
entry_ifconv:240  %y_iteration_V_57 = sub i32 %y_iteration_V_78, %r_V_199 ; <i32> [#uses=1]

ST_10: y_iteration_V_79 [1/1] 1.37ns
entry_ifconv:241  %y_iteration_V_79 = select i1 %tmp_127, i32 %y_iteration_V_56, i32 %y_iteration_V_57 ; <i32> [#uses=1]

ST_10: tmp_128 [1/1] 0.00ns
entry_ifconv:243  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_79, i32 31) ; <i1> [#uses=1]


 <State 11>: 8.73ns
ST_11: r_V_162_1 [1/1] 1.37ns
entry_ifconv:20  %r_V_162_1 = select i1 %tmp_109, i22 -1309718, i22 337380 ; <i22> [#uses=1]

ST_11: r_V_167_1 [1/1] 1.37ns
entry_ifconv:24  %r_V_167_1 = select i1 %tmp_109, i22 -337380, i22 1309718 ; <i22> [#uses=1]

ST_11: p_Val2_295 [1/1] 1.37ns
entry_ifconv:26  %p_Val2_295 = select i1 %tmp_110, i22 %r_V_162_1, i22 %r_V_167_1 ; <i22> [#uses=1]

ST_11: p_Val2_447_v_cast_cast [1/1] 1.37ns
entry_ifconv:39  %p_Val2_447_v_cast_cast = select i1 %tmp_111, i22 -256878, i22 256878 ; <i22> [#uses=1]

ST_11: p_Val2_454_v_cast_cast [1/1] 1.37ns
entry_ifconv:52  %p_Val2_454_v_cast_cast = select i1 %tmp_112, i19 -130395, i19 130395 ; <i19> [#uses=1]

ST_11: p_Val2_461_v_cast_cast [1/1] 1.37ns
entry_ifconv:65  %p_Val2_461_v_cast_cast = select i1 %tmp_113, i19 -65450, i19 65450 ; <i19> [#uses=1]

ST_11: p_Val2_468_v_cast_cast [1/1] 1.37ns
entry_ifconv:78  %p_Val2_468_v_cast_cast = select i1 %tmp_114, i17 -32757, i17 32757 ; <i17> [#uses=1]

ST_11: p_Val2_475_v_cast_cast [1/1] 1.37ns
entry_ifconv:91  %p_Val2_475_v_cast_cast = select i1 %tmp_115, i17 -16382, i17 16382 ; <i17> [#uses=1]

ST_11: p_Val2_482_v_cast_cast [1/1] 1.37ns
entry_ifconv:104  %p_Val2_482_v_cast_cast = select i1 %tmp_116, i15 -8191, i15 8191 ; <i15> [#uses=1]

ST_11: p_Val2_489_v_cast_cast [1/1] 1.37ns
entry_ifconv:117  %p_Val2_489_v_cast_cast = select i1 %tmp_117, i14 -4095, i14 4095 ; <i14> [#uses=1]

ST_11: p_Val2_496_v_cast_cast [1/1] 1.37ns
entry_ifconv:130  %p_Val2_496_v_cast_cast = select i1 %tmp_118, i14 -2047, i14 2047 ; <i14> [#uses=1]

ST_11: p_Val2_503_v_cast_cast [1/1] 1.37ns
entry_ifconv:143  %p_Val2_503_v_cast_cast = select i1 %tmp_119, i12 -1023, i12 1023 ; <i12> [#uses=1]

ST_11: p_Val2_510_v_cast_cast [1/1] 1.37ns
entry_ifconv:156  %p_Val2_510_v_cast_cast = select i1 %tmp_120, i12 -511, i12 511 ; <i12> [#uses=1]

ST_11: p_Val2_517_v_cast_cast [1/1] 1.37ns
entry_ifconv:169  %p_Val2_517_v_cast_cast = select i1 %tmp_121, i10 -255, i10 255 ; <i10> [#uses=1]

ST_11: p_Val2_524_v_cast_cast [1/1] 1.37ns
entry_ifconv:182  %p_Val2_524_v_cast_cast = select i1 %tmp_122, i9 -127, i9 127 ; <i9> [#uses=1]

ST_11: p_Val2_531_v_cast_cast [1/1] 1.37ns
entry_ifconv:195  %p_Val2_531_v_cast_cast = select i1 %tmp_123, i9 -63, i9 63 ; <i9> [#uses=1]

ST_11: p_Val2_538_v_cast_cast [1/1] 1.37ns
entry_ifconv:208  %p_Val2_538_v_cast_cast = select i1 %tmp_124, i7 -31, i7 31 ; <i7> [#uses=1]

ST_11: p_Val2_545_v_cast_cast [1/1] 1.37ns
entry_ifconv:221  %p_Val2_545_v_cast_cast = select i1 %tmp_125, i7 -15, i7 15 ; <i7> [#uses=1]

ST_11: p_Val2_552_v_cast_cast [1/1] 1.37ns
entry_ifconv:234  %p_Val2_552_v_cast_cast = select i1 %tmp_126, i5 -7, i5 7 ; <i5> [#uses=1]

ST_11: p_Val2_559_v_cast_cast [1/1] 1.37ns
entry_ifconv:242  %p_Val2_559_v_cast_cast = select i1 %tmp_127, i4 -3, i4 3 ; <i4> [#uses=1]

ST_11: p_Val2_562_v_cast_cast [1/1] 1.37ns
entry_ifconv:244  %p_Val2_562_v_cast_cast = select i1 %tmp_128, i4 -1, i4 1 ; <i4> [#uses=1]

ST_11: tmp3 [1/1] 2.20ns
entry_ifconv:245  %tmp3 = add i22 %p_Val2_295, %p_Val2_447_v_cast_cast ; <i22> [#uses=1]

ST_11: tmp4 [1/1] 2.08ns
entry_ifconv:246  %tmp4 = add i19 %p_Val2_454_v_cast_cast, %p_Val2_461_v_cast_cast ; <i19> [#uses=1]

ST_11: tmp4_cast [1/1] 0.00ns
entry_ifconv:247  %tmp4_cast = sext i19 %tmp4 to i22              ; <i22> [#uses=1]

ST_11: tmp2 [1/1] 2.20ns
entry_ifconv:248  %tmp2 = add i22 %tmp4_cast, %tmp3               ; <i22> [#uses=1]

ST_11: tmp6 [1/1] 2.08ns
entry_ifconv:249  %tmp6 = add i17 %p_Val2_468_v_cast_cast, %p_Val2_475_v_cast_cast ; <i17> [#uses=1]

ST_11: tmp8 [1/1] 1.96ns
entry_ifconv:250  %tmp8 = add i14 %p_Val2_489_v_cast_cast, %p_Val2_496_v_cast_cast ; <i14> [#uses=1]

ST_11: tmp8_cast [1/1] 0.00ns
entry_ifconv:251  %tmp8_cast = sext i14 %tmp8 to i15              ; <i15> [#uses=1]

ST_11: tmp7 [1/1] 1.96ns
entry_ifconv:252  %tmp7 = add i15 %tmp8_cast, %p_Val2_482_v_cast_cast ; <i15> [#uses=1]

ST_11: tmp7_cast [1/1] 0.00ns
entry_ifconv:253  %tmp7_cast = sext i15 %tmp7 to i17              ; <i17> [#uses=1]

ST_11: tmp5 [1/1] 2.08ns
entry_ifconv:254  %tmp5 = add i17 %tmp7_cast, %tmp6               ; <i17> [#uses=1]

ST_11: tmp11 [1/1] 1.84ns
entry_ifconv:257  %tmp11 = add i12 %p_Val2_503_v_cast_cast, %p_Val2_510_v_cast_cast ; <i12> [#uses=1]

ST_11: tmp13 [1/1] 1.84ns
entry_ifconv:258  %tmp13 = add i9 %p_Val2_524_v_cast_cast, %p_Val2_531_v_cast_cast ; <i9> [#uses=1]

ST_11: tmp13_cast [1/1] 0.00ns
entry_ifconv:259  %tmp13_cast = sext i9 %tmp13 to i10             ; <i10> [#uses=1]

ST_11: tmp12 [1/1] 1.84ns
entry_ifconv:260  %tmp12 = add i10 %tmp13_cast, %p_Val2_517_v_cast_cast ; <i10> [#uses=1]

ST_11: tmp12_cast [1/1] 0.00ns
entry_ifconv:261  %tmp12_cast = sext i10 %tmp12 to i12            ; <i12> [#uses=1]

ST_11: tmp10 [1/1] 1.84ns
entry_ifconv:262  %tmp10 = add i12 %tmp12_cast, %tmp11            ; <i12> [#uses=1]

ST_11: tmp15 [1/1] 1.72ns
entry_ifconv:263  %tmp15 = add i7 %p_Val2_538_v_cast_cast, %p_Val2_545_v_cast_cast ; <i7> [#uses=1]

ST_11: tmp17 [1/1] 0.80ns
entry_ifconv:264  %tmp17 = add i4 %p_Val2_559_v_cast_cast, %p_Val2_562_v_cast_cast ; <i4> [#uses=1]

ST_11: tmp17_cast [1/1] 0.00ns
entry_ifconv:265  %tmp17_cast = sext i4 %tmp17 to i5              ; <i5> [#uses=1]

ST_11: tmp16 [1/1] 1.72ns
entry_ifconv:266  %tmp16 = add i5 %tmp17_cast, %p_Val2_552_v_cast_cast ; <i5> [#uses=1]

ST_11: tmp16_cast [1/1] 0.00ns
entry_ifconv:267  %tmp16_cast = sext i5 %tmp16 to i7              ; <i7> [#uses=1]

ST_11: tmp14 [1/1] 1.72ns
entry_ifconv:268  %tmp14 = add i7 %tmp16_cast, %tmp15             ; <i7> [#uses=1]

ST_11: tmp14_cast [1/1] 0.00ns
entry_ifconv:269  %tmp14_cast = sext i7 %tmp14 to i12             ; <i12> [#uses=1]

ST_11: tmp9 [1/1] 1.84ns
entry_ifconv:270  %tmp9 = add i12 %tmp14_cast, %tmp10             ; <i12> [#uses=1]


 <State 12>: 4.40ns
ST_12: tmp5_cast [1/1] 0.00ns
entry_ifconv:255  %tmp5_cast = sext i17 %tmp5 to i22              ; <i22> [#uses=1]

ST_12: tmp1 [1/1] 2.20ns
entry_ifconv:256  %tmp1 = add i22 %tmp5_cast, %tmp2               ; <i22> [#uses=1]

ST_12: tmp9_cast [1/1] 0.00ns
entry_ifconv:271  %tmp9_cast = sext i12 %tmp9 to i22              ; <i22> [#uses=1]

ST_12: p_Val2_393 [1/1] 2.20ns
entry_ifconv:272  %p_Val2_393 = add i22 %tmp9_cast, %tmp1         ; <i22> [#uses=1]

ST_12: stg_286 [1/1] 0.00ns
entry_ifconv:273  ret i22 %p_Val2_393



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
