 
                              IC Compiler II (TM)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/student/.synopsys_icc2_gui/preferences.tcl
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
icc2_shell> source scripts/floorplan.tcl
Information: Reading Verilog into new design 'full_adder_8bit_v' in library 'FULL_ADDER_8BIT_LIB'. (VR-012)
Loading verilog file '/home/student/Documents/RTL2GDSII/DC/results/full_adder_8bit.mapped.v'
Number of modules read: 1
Top level ports: 27
Total ports in all modules: 27
Total nets in all modules: 138
Total instances in all modules: 103
Elapsed = 00:00:00.00, CPU = 00:00:00.00
[icc2-lic Thu Jun  5 11:05:10 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Thu Jun  5 11:05:10 2025] Sending authorization request for 'ICCompilerII'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII' failed (-5)
[icc2-lic Thu Jun  5 11:05:11 2025] Sending authorization request for 'ICCompilerII-4'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII-4' failed (-5)
[icc2-lic Thu Jun  5 11:05:11 2025] Sending authorization request for 'ICCompilerII-8'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII-8' succeeded
[icc2-lic Thu Jun  5 11:05:11 2025] Sending authorization request for 'ICCompilerII-NX'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII-NX' succeeded
[icc2-lic Thu Jun  5 11:05:11 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:11 2025] Count request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:11 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:11 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:11 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:11 2025] Count request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
Using libraries: FULL_ADDER_8BIT_LIB saed32rvt_c
Linking block FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'full_adder_8bit' was successfully linked.
Removing existing floorplan objects
Creating core...
Core utilization ratio = 84.32%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
[icc2-lic Thu Jun  5 11:05:12 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Jun  5 11:05:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 393 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block full_adder_8bit on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block full_adder_8bit on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block full_adder_8bit on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block full_adder_8bit on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 27
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 27
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 394 MB (FLW-8100)
[icc2-lic Thu Jun  5 11:05:12 2025] Command 'create_placement' requires licenses
[icc2-lic Thu Jun  5 11:05:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 394 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ict-chipin.sot.pdpu.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort high
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for full_adder_8bit_v, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Thu Jun  5 11:05:12 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Jun  5 11:05:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:05:12 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design full_adder_8bit_v: 769.405 microns.
  wire length in design full_adder_8bit_v (see through blk pins): 769.405 microns.
  ------------------
  Total wire length: 769.405 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design full_adder_8bit_v:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design full_adder_8bit_v:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design full_adder_8bit_v: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view full_adder_8bit_v_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.29. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.19. (DPUI-903)
Information: Peak memory usage for create_placement : 501 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 502 MB (FLW-8100)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'
Saving library 'FULL_ADDER_8BIT_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design' to 'FULL_ADDER_8BIT_LIB:FULL_ADD_8BIT_Floorplan.design'. (DES-028)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Saving library 'FULL_ADDER_8BIT_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
icc2_shell> start_gui
icc2_shell> report_qor
[icc2-lic Thu Jun  5 11:05:29 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Jun  5 11:05:29 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:29 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:29 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:29 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:29 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:29 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:29 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:05:29 2025
****************************************
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(EARLY) (NEX-018)
Warning: no valid parasitic for (all corners) corner((both specs)) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Warning: The extractor can not be initialized for block 'full_adder_8bit_v'. (TIM-103)
Warning: The extractor can not be initialized for design 'full_adder_8bit'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "full_adder_8bit"
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************



Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    103
Buf/Inv Cell Count:                   0
Buf Cell Count:                       0
Inv Cell Count:                       0
Combinational Cell Count:            77
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               26
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       26
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              129.36
Noncombinational Area:           179.43
Buf/Inv Area:                      0.00
Total Buffer Area:                 0.00
Total Inverter Area:               0.00
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     486.05
Net YLength:                     407.51
----------------------------------------
Cell Area (netlist):                            308.78
Cell Area (netlist and physical only):          308.79
Net Length:                      893.55


Design Rules
----------------------------------------
Total Number of Nets:               138
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_timing
[icc2-lic Thu Jun  5 11:05:36 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Jun  5 11:05:36 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:36 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:36 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:36 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:36 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:36 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:36 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:05:36 2025
****************************************
No paths.
1
icc2_shell> 