INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Salvadorcoscab/Documents/vhdlPracticas/project_1/project_1.sim/sim_1/synth/func/xsim/aluP_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluP
INFO: [VRFC 10-311] analyzing module glbl
