Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
201014040,38.00,24,62.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
201014051,36.00,23,59.00,D,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110004,47.00,32,79.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110172,42.00,28,70.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110350,38.00,32,70.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110372,48.00,30,78.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110385,44.00,28,72.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110398,38.00,19,57.00,D,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110399,42.00,28,70.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110401,46.00,35,81.00,S,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110404,43.00,30,73.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110411,44.00,29,73.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110412,44.00,36,80.00,S,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110418,45.00,31,76.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110421,40.00,26,66.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110429,39.00,33,72.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110439,39.00,27,66.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110440,43.00,28,71.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110441,43.00,29,72.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110442,45.00,30,75.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110445,46.00,31,77.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110447,42.00,26,68.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110453,41.00,34,75.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110455,40.00,28,68.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110457,45.00,29,74.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110460,39.00,30,69.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110462,39.00,30,69.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110464,38.00,25,63.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110472,44.00,30,74.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110473,42.00,26,68.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110476,42.00,33,75.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110477,40.00,32,72.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110478,39.00,31,70.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110483,45.00,32,77.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110485,40.00,32,72.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110486,41.00,22,63.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110501,44.00,34,78.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110508,42.00,27,69.00,B,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110509,41.00,25,66.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110527,41.00,24,65.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20110616,46.00,36,82.00,S,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20111105,40.00,27,67.00,C,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
20121761,47.00,29,76.00,A,NOV_DEC,2012,NORMAL,IT308,1.5,DIGITAL CIRCUITS AND LOGIC DESIGN LABORATORY,80.000000,74.000000,68.000000,62.000000,56.000000,50.000000,NOV_DEC_2012,0,0,0,2,44
