Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:42:41 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/dout_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.334ns (43.382%)  route 1.741ns (56.618%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 5.887 - 2.500 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X23Y257        net (fo=11405, unset)        1.337     3.800    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y257        FDRE (Prop_fdre_C_Q)         0.216     4.016    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/dout_2_reg[4]/Q
    SLICE_X24Y254        net (fo=19, unset)           0.616     4.632    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I4[4]
    SLICE_X24Y254        LUT2 (Prop_lut2_I1_O)        0.053     4.685    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__23/O
    SLICE_X25Y255        net (fo=1, unset)            0.348     5.033    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__23
    SLICE_X25Y255        LUT6 (Prop_lut6_I3_O)        0.131     5.164    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__23/O
    SLICE_X25Y255        net (fo=1, routed)           0.000     5.164    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__23
    SLICE_X25Y255        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.421    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__23/CO[3]
    SLICE_X25Y256        net (fo=1, unset)            0.000     5.421    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__23
    SLICE_X25Y256        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.528    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__23/CO[2]
    SLICE_X25Y257        net (fo=3, unset)            0.248     5.776    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O12[0]
    SLICE_X25Y257        LUT4 (Prop_lut4_I3_O)        0.123     5.899    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_12__23/O
    SLICE_X25Y257        net (fo=2, unset)            0.264     6.163    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_12__23
    SLICE_X25Y257        LUT6 (Prop_lut6_I5_O)        0.043     6.206    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_4__23/O
    SLICE_X24Y257        net (fo=2, unset)            0.265     6.471    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_4__23
    SLICE_X24Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.514    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_8__23/O
    SLICE_X24Y257        net (fo=1, routed)           0.000     6.514    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_8__23
    SLICE_X24Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.771    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__23/CO[3]
    SLICE_X24Y258        net (fo=1, unset)            0.000     6.771    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__23
    SLICE_X24Y258        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.875    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__23/O[0]
    SLICE_X24Y258        net (fo=1, routed)           0.000     6.875    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y258        net (fo=11405, unset)        1.134     5.887    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.097    
                         clock uncertainty           -0.035     6.061    
    SLICE_X24Y258        FDRE (Setup_fdre_C_D)        0.048     6.109    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 -0.765    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.228ns (40.144%)  route 1.831ns (59.856%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X74Y253        net (fo=11405, unset)        1.279     3.742    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y253        FDRE (Prop_fdre_C_Q)         0.254     3.996    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/Q
    SLICE_X73Y247        net (fo=18, unset)           0.618     4.614    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/O25[3]
    SLICE_X73Y247        LUT6 (Prop_lut6_I0_O)        0.043     4.657    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[2]_i_2__39/O
    SLICE_X73Y248        net (fo=2, unset)            0.244     4.901    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/n_0_lrexrre_reg[2]_i_2__39
    SLICE_X73Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg_reg[2]_i_1__39/CO[3]
    SLICE_X73Y249        net (fo=1, unset)            0.000     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I683[0]
    SLICE_X73Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/CO[3]
    SLICE_X73Y250        net (fo=1, unset)            0.000     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__39
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.287    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/O[1]
    SLICE_X78Y256        net (fo=4, unset)            0.459     5.746    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I23[0]
    SLICE_X78Y256        LUT4 (Prop_lut4_I2_O)        0.119     5.865    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/O
    SLICE_X79Y256        net (fo=1, unset)            0.180     6.045    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I742
    SLICE_X79Y256        LUT6 (Prop_lut6_I5_O)        0.043     6.088    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/O
    SLICE_X81Y253        net (fo=2, unset)            0.330     6.418    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__39
    SLICE_X81Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/O
    SLICE_X81Y253        net (fo=1, routed)           0.000     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__39
    SLICE_X81Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/CO[3]
    SLICE_X81Y254        net (fo=1, unset)            0.000     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__39
    SLICE_X81Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.697    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/CO[3]
    SLICE_X81Y255        net (fo=1, unset)            0.000     6.697    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__39
    SLICE_X81Y255        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.801    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__39/O[0]
    SLICE_X81Y255        net (fo=1, routed)           0.000     6.801    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/I6[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y255        net (fo=11405, unset)        1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.045    
                         clock uncertainty           -0.035     6.009    
    SLICE_X81Y255        FDRE (Setup_fdre_C_D)        0.048     6.057    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 1.227ns (40.124%)  route 1.831ns (59.876%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X74Y253        net (fo=11405, unset)        1.279     3.742    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y253        FDRE (Prop_fdre_C_Q)         0.254     3.996    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/Q
    SLICE_X73Y247        net (fo=18, unset)           0.618     4.614    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/O25[3]
    SLICE_X73Y247        LUT6 (Prop_lut6_I0_O)        0.043     4.657    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[2]_i_2__39/O
    SLICE_X73Y248        net (fo=2, unset)            0.244     4.901    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/n_0_lrexrre_reg[2]_i_2__39
    SLICE_X73Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg_reg[2]_i_1__39/CO[3]
    SLICE_X73Y249        net (fo=1, unset)            0.000     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I683[0]
    SLICE_X73Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/CO[3]
    SLICE_X73Y250        net (fo=1, unset)            0.000     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__39
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.287    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/O[1]
    SLICE_X78Y256        net (fo=4, unset)            0.459     5.746    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I23[0]
    SLICE_X78Y256        LUT4 (Prop_lut4_I2_O)        0.119     5.865    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/O
    SLICE_X79Y256        net (fo=1, unset)            0.180     6.045    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I742
    SLICE_X79Y256        LUT6 (Prop_lut6_I5_O)        0.043     6.088    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/O
    SLICE_X81Y253        net (fo=2, unset)            0.330     6.418    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__39
    SLICE_X81Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/O
    SLICE_X81Y253        net (fo=1, routed)           0.000     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__39
    SLICE_X81Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/CO[3]
    SLICE_X81Y254        net (fo=1, unset)            0.000     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__39
    SLICE_X81Y254        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.800    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/O[1]
    SLICE_X81Y254        net (fo=1, routed)           0.000     6.800    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/I6[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y254        net (fo=11405, unset)        1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.045    
                         clock uncertainty           -0.035     6.009    
    SLICE_X81Y254        FDRE (Setup_fdre_C_D)        0.048     6.057    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 1.280ns (42.752%)  route 1.714ns (57.248%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 5.823 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/Q
    SLICE_X47Y261        net (fo=136, unset)          0.634     4.636    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O292
    SLICE_X47Y261        LUT2 (Prop_lut2_I0_O)        0.051     4.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__31/O
    SLICE_X46Y261        net (fo=1, unset)            0.267     4.954    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__31
    SLICE_X46Y261        LUT6 (Prop_lut6_I3_O)        0.129     5.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__31/O
    SLICE_X46Y261        net (fo=1, routed)           0.000     5.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__31
    SLICE_X46Y261        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.329    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__31/CO[3]
    SLICE_X46Y262        net (fo=1, unset)            0.000     5.329    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__31
    SLICE_X46Y262        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.436    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__31/CO[2]
    SLICE_X44Y263        net (fo=3, unset)            0.276     5.712    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_11/I16[0]
    SLICE_X44Y263        LUT4 (Prop_lut4_I2_O)        0.122     5.834    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_11/limxrim_reg[14]_i_16__31/O
    SLICE_X44Y263        net (fo=1, unset)            0.267     6.101    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I374
    SLICE_X44Y263        LUT6 (Prop_lut6_I5_O)        0.043     6.144    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_5__31/O
    SLICE_X45Y263        net (fo=2, unset)            0.270     6.414    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_5__31
    SLICE_X45Y263        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.676    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__31/CO[3]
    SLICE_X45Y264        net (fo=1, unset)            0.000     6.676    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__31
    SLICE_X45Y264        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.780    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__31/O[0]
    SLICE_X45Y264        net (fo=1, routed)           0.000     6.780    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y264        net (fo=11405, unset)        1.070     5.823    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.033    
                         clock uncertainty           -0.035     5.997    
    SLICE_X45Y264        FDRE (Setup_fdre_C_D)        0.048     6.045    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.219ns (39.967%)  route 1.831ns (60.033%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X74Y253        net (fo=11405, unset)        1.279     3.742    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y253        FDRE (Prop_fdre_C_Q)         0.254     3.996    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/Q
    SLICE_X73Y247        net (fo=18, unset)           0.618     4.614    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/O25[3]
    SLICE_X73Y247        LUT6 (Prop_lut6_I0_O)        0.043     4.657    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[2]_i_2__39/O
    SLICE_X73Y248        net (fo=2, unset)            0.244     4.901    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/n_0_lrexrre_reg[2]_i_2__39
    SLICE_X73Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg_reg[2]_i_1__39/CO[3]
    SLICE_X73Y249        net (fo=1, unset)            0.000     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I683[0]
    SLICE_X73Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/CO[3]
    SLICE_X73Y250        net (fo=1, unset)            0.000     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__39
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.287    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/O[1]
    SLICE_X78Y256        net (fo=4, unset)            0.459     5.746    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I23[0]
    SLICE_X78Y256        LUT4 (Prop_lut4_I2_O)        0.119     5.865    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/O
    SLICE_X79Y256        net (fo=1, unset)            0.180     6.045    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I742
    SLICE_X79Y256        LUT6 (Prop_lut6_I5_O)        0.043     6.088    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/O
    SLICE_X81Y253        net (fo=2, unset)            0.330     6.418    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__39
    SLICE_X81Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/O
    SLICE_X81Y253        net (fo=1, routed)           0.000     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__39
    SLICE_X81Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/CO[3]
    SLICE_X81Y254        net (fo=1, unset)            0.000     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__39
    SLICE_X81Y254        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.792    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/O[3]
    SLICE_X81Y254        net (fo=1, routed)           0.000     6.792    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/I6[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y254        net (fo=11405, unset)        1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.045    
                         clock uncertainty           -0.035     6.009    
    SLICE_X81Y254        FDRE (Setup_fdre_C_D)        0.048     6.057    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_8/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.325ns (43.485%)  route 1.722ns (56.515%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 5.878 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/Q
    SLICE_X32Y265        net (fo=136, unset)          0.641     4.643    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O292
    SLICE_X32Y265        LUT2 (Prop_lut2_I0_O)        0.052     4.695    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_19__28/O
    SLICE_X33Y265        net (fo=1, unset)            0.185     4.880    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_8/I19
    SLICE_X33Y265        LUT6 (Prop_lut6_I3_O)        0.129     5.009    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_8/limxrim_reg[6]_i_15__28/O
    SLICE_X33Y265        net (fo=1, routed)           0.000     5.009    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I184[0]
    SLICE_X33Y265        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.260    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__28/CO[3]
    SLICE_X33Y266        net (fo=1, unset)            0.000     5.260    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__28
    SLICE_X33Y266        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.367    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__28/CO[2]
    SLICE_X30Y269        net (fo=3, unset)            0.367     5.734    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O30[0]
    SLICE_X30Y269        LUT4 (Prop_lut4_I3_O)        0.123     5.857    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_12__28/O
    SLICE_X30Y269        net (fo=2, unset)            0.265     6.122    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_12__28
    SLICE_X30Y269        LUT6 (Prop_lut6_I5_O)        0.043     6.165    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_4__28/O
    SLICE_X28Y269        net (fo=2, unset)            0.264     6.429    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_4__28
    SLICE_X28Y269        LUT6 (Prop_lut6_I0_O)        0.043     6.472    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_8__28/O
    SLICE_X28Y269        net (fo=1, routed)           0.000     6.472    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_8__28
    SLICE_X28Y269        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.729    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__28/CO[3]
    SLICE_X28Y270        net (fo=1, unset)            0.000     6.729    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__28
    SLICE_X28Y270        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.833    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__28/O[0]
    SLICE_X28Y270        net (fo=1, routed)           0.000     6.833    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_8/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X28Y270        net (fo=11405, unset)        1.125     5.878    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.088    
                         clock uncertainty           -0.035     6.052    
    SLICE_X28Y270        FDRE (Setup_fdre_C_D)        0.048     6.100    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_8/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.100    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.731ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 1.333ns (43.878%)  route 1.705ns (56.122%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 5.885 - 2.500 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X22Y255        net (fo=11405, unset)        1.338     3.801    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y255        FDRE (Prop_fdre_C_Q)         0.254     4.055    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep__0/Q
    SLICE_X26Y257        net (fo=85, unset)           0.701     4.756    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O245
    SLICE_X26Y257        LUT2 (Prop_lut2_I0_O)        0.050     4.806    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_19__24/O
    SLICE_X27Y258        net (fo=1, unset)            0.241     5.047    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/I20
    SLICE_X27Y258        LUT6 (Prop_lut6_I3_O)        0.126     5.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/limxrim_reg[6]_i_15__24/O
    SLICE_X27Y258        net (fo=1, routed)           0.000     5.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I134[0]
    SLICE_X27Y258        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.424    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__24/CO[3]
    SLICE_X27Y259        net (fo=1, unset)            0.000     5.424    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__24
    SLICE_X27Y259        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.577    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__24/O[1]
    SLICE_X29Y260        net (fo=4, unset)            0.242     5.819    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/O[0]
    SLICE_X29Y260        LUT4 (Prop_lut4_I2_O)        0.119     5.938    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/limxrim_reg[10]_i_11__24/O
    SLICE_X27Y260        net (fo=1, unset)            0.256     6.194    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I360
    SLICE_X27Y260        LUT6 (Prop_lut6_I5_O)        0.043     6.237    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_2__24/O
    SLICE_X25Y259        net (fo=2, unset)            0.265     6.502    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_2__24
    SLICE_X25Y259        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.686    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[10]_i_1__24/CO[3]
    SLICE_X25Y260        net (fo=1, unset)            0.000     6.686    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[10]_i_1__24
    SLICE_X25Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.735    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__24/CO[3]
    SLICE_X25Y261        net (fo=1, unset)            0.000     6.735    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__24
    SLICE_X25Y261        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.839    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__24/O[0]
    SLICE_X25Y261        net (fo=1, routed)           0.000     6.839    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X25Y261        net (fo=11405, unset)        1.132     5.885    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.095    
                         clock uncertainty           -0.035     6.059    
    SLICE_X25Y261        FDRE (Setup_fdre_C_D)        0.048     6.107    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 -0.731    

Slack (VIOLATED) :        -0.729ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 1.332ns (43.859%)  route 1.705ns (56.141%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 5.886 - 2.500 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X22Y255        net (fo=11405, unset)        1.338     3.801    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y255        FDRE (Prop_fdre_C_Q)         0.254     4.055    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep__0/Q
    SLICE_X26Y257        net (fo=85, unset)           0.701     4.756    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O245
    SLICE_X26Y257        LUT2 (Prop_lut2_I0_O)        0.050     4.806    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_19__24/O
    SLICE_X27Y258        net (fo=1, unset)            0.241     5.047    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/I20
    SLICE_X27Y258        LUT6 (Prop_lut6_I3_O)        0.126     5.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/limxrim_reg[6]_i_15__24/O
    SLICE_X27Y258        net (fo=1, routed)           0.000     5.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I134[0]
    SLICE_X27Y258        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.424    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__24/CO[3]
    SLICE_X27Y259        net (fo=1, unset)            0.000     5.424    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__24
    SLICE_X27Y259        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.577    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__24/O[1]
    SLICE_X29Y260        net (fo=4, unset)            0.242     5.819    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/O[0]
    SLICE_X29Y260        LUT4 (Prop_lut4_I2_O)        0.119     5.938    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/limxrim_reg[10]_i_11__24/O
    SLICE_X27Y260        net (fo=1, unset)            0.256     6.194    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I360
    SLICE_X27Y260        LUT6 (Prop_lut6_I5_O)        0.043     6.237    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_2__24/O
    SLICE_X25Y259        net (fo=2, unset)            0.265     6.502    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_2__24
    SLICE_X25Y259        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.686    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[10]_i_1__24/CO[3]
    SLICE_X25Y260        net (fo=1, unset)            0.000     6.686    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[10]_i_1__24
    SLICE_X25Y260        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.838    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__24/O[1]
    SLICE_X25Y260        net (fo=1, routed)           0.000     6.838    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X25Y260        net (fo=11405, unset)        1.133     5.886    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.096    
                         clock uncertainty           -0.035     6.060    
    SLICE_X25Y260        FDRE (Setup_fdre_C_D)        0.048     6.108    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.108    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 -0.729    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/dout_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.314ns (42.251%)  route 1.796ns (57.749%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 5.802 - 2.500 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X36Y203        net (fo=11405, unset)        1.173     3.636    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y203        FDRE (Prop_fdre_C_Q)         0.216     3.852    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/dout_2_reg[3]/Q
    SLICE_X34Y199        net (fo=18, unset)           0.598     4.450    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I22[3]
    SLICE_X34Y199        LUT2 (Prop_lut2_I1_O)        0.050     4.500    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_19__49/O
    SLICE_X35Y200        net (fo=1, unset)            0.401     4.901    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I16
    SLICE_X35Y200        LUT6 (Prop_lut6_I3_O)        0.126     5.027    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/limxrim_reg[6]_i_15__49/O
    SLICE_X35Y200        net (fo=1, routed)           0.000     5.027    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I134[0]
    SLICE_X35Y200        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.278    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__49/CO[3]
    SLICE_X35Y201        net (fo=1, unset)            0.000     5.278    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__49
    SLICE_X35Y201        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.385    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__49/CO[2]
    SLICE_X35Y202        net (fo=3, unset)            0.259     5.644    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I13[0]
    SLICE_X35Y202        LUT4 (Prop_lut4_I2_O)        0.123     5.767    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/limxrim_reg[14]_i_16__49/O
    SLICE_X35Y202        net (fo=1, unset)            0.262     6.029    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I174
    SLICE_X35Y202        LUT6 (Prop_lut6_I5_O)        0.043     6.072    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_5__49/O
    SLICE_X37Y202        net (fo=2, unset)            0.276     6.348    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_5__49
    SLICE_X37Y202        LUT5 (Prop_lut5_I0_O)        0.043     6.391    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_9__49/O
    SLICE_X37Y202        net (fo=1, routed)           0.000     6.391    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_9__49
    SLICE_X37Y202        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     6.642    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__49/CO[3]
    SLICE_X37Y203        net (fo=1, unset)            0.000     6.642    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__49
    SLICE_X37Y203        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.746    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__49/O[0]
    SLICE_X37Y203        net (fo=1, routed)           0.000     6.746    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y203        net (fo=11405, unset)        1.049     5.802    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.012    
                         clock uncertainty           -0.035     5.976    
    SLICE_X37Y203        FDRE (Setup_fdre_C_D)        0.048     6.024    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.324ns (43.711%)  route 1.705ns (56.289%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 5.886 - 2.500 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X22Y255        net (fo=11405, unset)        1.338     3.801    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y255        FDRE (Prop_fdre_C_Q)         0.254     4.055    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep__0/Q
    SLICE_X26Y257        net (fo=85, unset)           0.701     4.756    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O245
    SLICE_X26Y257        LUT2 (Prop_lut2_I0_O)        0.050     4.806    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_19__24/O
    SLICE_X27Y258        net (fo=1, unset)            0.241     5.047    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/I20
    SLICE_X27Y258        LUT6 (Prop_lut6_I3_O)        0.126     5.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/limxrim_reg[6]_i_15__24/O
    SLICE_X27Y258        net (fo=1, routed)           0.000     5.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I134[0]
    SLICE_X27Y258        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.424    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__24/CO[3]
    SLICE_X27Y259        net (fo=1, unset)            0.000     5.424    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__24
    SLICE_X27Y259        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.577    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__24/O[1]
    SLICE_X29Y260        net (fo=4, unset)            0.242     5.819    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/O[0]
    SLICE_X29Y260        LUT4 (Prop_lut4_I2_O)        0.119     5.938    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/limxrim_reg[10]_i_11__24/O
    SLICE_X27Y260        net (fo=1, unset)            0.256     6.194    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I360
    SLICE_X27Y260        LUT6 (Prop_lut6_I5_O)        0.043     6.237    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_2__24/O
    SLICE_X25Y259        net (fo=2, unset)            0.265     6.502    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_2__24
    SLICE_X25Y259        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.686    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[10]_i_1__24/CO[3]
    SLICE_X25Y260        net (fo=1, unset)            0.000     6.686    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[10]_i_1__24
    SLICE_X25Y260        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.830    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__24/O[3]
    SLICE_X25Y260        net (fo=1, routed)           0.000     6.830    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X25Y260        net (fo=11405, unset)        1.133     5.886    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.096    
                         clock uncertainty           -0.035     6.060    
    SLICE_X25Y260        FDRE (Setup_fdre_C_D)        0.048     6.108    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_4/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.108    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 1.301ns (42.824%)  route 1.737ns (57.176%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 5.881 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/Q
    SLICE_X30Y265        net (fo=136, unset)          0.624     4.626    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O292
    SLICE_X30Y265        LUT2 (Prop_lut2_I0_O)        0.050     4.676    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__26/O
    SLICE_X28Y265        net (fo=1, unset)            0.264     4.940    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__26
    SLICE_X28Y265        LUT6 (Prop_lut6_I3_O)        0.126     5.066    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__26/O
    SLICE_X28Y265        net (fo=1, routed)           0.000     5.066    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__26
    SLICE_X28Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.323    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__26/CO[3]
    SLICE_X28Y266        net (fo=1, unset)            0.000     5.323    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__26
    SLICE_X28Y266        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.476    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__26/O[1]
    SLICE_X24Y268        net (fo=4, unset)            0.335     5.811    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/O[1]
    SLICE_X24Y268        LUT4 (Prop_lut4_I2_O)        0.119     5.930    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg[10]_i_10__26/O
    SLICE_X25Y266        net (fo=1, unset)            0.243     6.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg[10]_i_10__26
    SLICE_X25Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.216    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg[10]_i_2__26/O
    SLICE_X24Y265        net (fo=2, unset)            0.271     6.487    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg[10]_i_2__26
    SLICE_X24Y265        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.671    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg_reg[10]_i_1__26/CO[3]
    SLICE_X24Y266        net (fo=1, unset)            0.000     6.671    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg_reg[10]_i_1__26
    SLICE_X24Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.720    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg_reg[14]_i_1__26/CO[3]
    SLICE_X24Y267        net (fo=1, unset)            0.000     6.720    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg_reg[14]_i_1__26
    SLICE_X24Y267        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.824    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg_reg[15]_i_1__26/O[0]
    SLICE_X24Y267        net (fo=1, routed)           0.000     6.824    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y267        net (fo=11405, unset)        1.128     5.881    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.091    
                         clock uncertainty           -0.035     6.055    
    SLICE_X24Y267        FDRE (Setup_fdre_C_D)        0.048     6.103    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 1.300ns (42.805%)  route 1.737ns (57.195%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 5.882 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/Q
    SLICE_X30Y265        net (fo=136, unset)          0.624     4.626    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O292
    SLICE_X30Y265        LUT2 (Prop_lut2_I0_O)        0.050     4.676    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__26/O
    SLICE_X28Y265        net (fo=1, unset)            0.264     4.940    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__26
    SLICE_X28Y265        LUT6 (Prop_lut6_I3_O)        0.126     5.066    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__26/O
    SLICE_X28Y265        net (fo=1, routed)           0.000     5.066    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__26
    SLICE_X28Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.323    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__26/CO[3]
    SLICE_X28Y266        net (fo=1, unset)            0.000     5.323    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__26
    SLICE_X28Y266        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.476    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__26/O[1]
    SLICE_X24Y268        net (fo=4, unset)            0.335     5.811    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/O[1]
    SLICE_X24Y268        LUT4 (Prop_lut4_I2_O)        0.119     5.930    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg[10]_i_10__26/O
    SLICE_X25Y266        net (fo=1, unset)            0.243     6.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg[10]_i_10__26
    SLICE_X25Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.216    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg[10]_i_2__26/O
    SLICE_X24Y265        net (fo=2, unset)            0.271     6.487    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg[10]_i_2__26
    SLICE_X24Y265        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.671    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg_reg[10]_i_1__26/CO[3]
    SLICE_X24Y266        net (fo=1, unset)            0.000     6.671    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg_reg[10]_i_1__26
    SLICE_X24Y266        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.823    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg_reg[14]_i_1__26/O[1]
    SLICE_X24Y266        net (fo=1, routed)           0.000     6.823    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y266        net (fo=11405, unset)        1.129     5.882    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.092    
                         clock uncertainty           -0.035     6.056    
    SLICE_X24Y266        FDRE (Setup_fdre_C_D)        0.048     6.104    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.104    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_5/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 1.128ns (37.117%)  route 1.911ns (62.883%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 5.886 - 2.500 ) 
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y255        net (fo=11405, unset)        1.325     3.788    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDRE (Prop_fdre_C_Q)         0.232     4.020    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[5]_rep/Q
    SLICE_X31Y257        net (fo=128, unset)          0.693     4.713    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O540
    SLICE_X31Y257        LUT6 (Prop_lut6_I0_O)        0.119     4.832    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_22__25/O
    SLICE_X30Y257        net (fo=2, unset)            0.318     5.150    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_22__25
    SLICE_X30Y257        LUT6 (Prop_lut6_I0_O)        0.043     5.193    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_26__25/O
    SLICE_X30Y257        net (fo=1, routed)           0.000     5.193    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_26__25
    SLICE_X30Y257        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.173     5.366    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__25/O[3]
    SLICE_X30Y254        net (fo=3, unset)            0.328     5.694    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_5/I37[2]
    SLICE_X30Y254        LUT4 (Prop_lut4_I3_O)        0.120     5.814    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_5/lrexrre_reg[14]_i_16__25/O
    SLICE_X29Y254        net (fo=1, unset)            0.242     6.056    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I720
    SLICE_X29Y254        LUT6 (Prop_lut6_I5_O)        0.043     6.099    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_5__25/O
    SLICE_X29Y258        net (fo=2, unset)            0.330     6.429    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_5__25
    SLICE_X29Y258        LUT5 (Prop_lut5_I0_O)        0.043     6.472    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_9__25/O
    SLICE_X29Y258        net (fo=1, routed)           0.000     6.472    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_9__25
    SLICE_X29Y258        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     6.723    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__25/CO[3]
    SLICE_X29Y259        net (fo=1, unset)            0.000     6.723    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__25
    SLICE_X29Y259        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.827    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__25/O[0]
    SLICE_X29Y259        net (fo=1, routed)           0.000     6.827    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_5/I6[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y259        net (fo=11405, unset)        1.133     5.886    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.096    
                         clock uncertainty           -0.035     6.060    
    SLICE_X29Y259        FDRE (Setup_fdre_C_D)        0.048     6.108    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_5/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.108    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.156ns (38.164%)  route 1.873ns (61.836%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 5.826 - 2.500 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y254        net (fo=11405, unset)        1.271     3.734    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y254        FDRE (Prop_fdre_C_Q)         0.254     3.988    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X42Y256        net (fo=128, unset)          0.571     4.559    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O535
    SLICE_X42Y256        LUT6 (Prop_lut6_I0_O)        0.043     4.602    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_10__30/O
    SLICE_X43Y255        net (fo=2, unset)            0.292     4.894    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_10__30
    SLICE_X43Y255        LUT6 (Prop_lut6_I0_O)        0.043     4.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__30/O
    SLICE_X43Y255        net (fo=1, routed)           0.000     4.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_14__30
    SLICE_X43Y255        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     5.208    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__30/O[2]
    SLICE_X46Y257        net (fo=5, unset)            0.394     5.602    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O130[2]
    SLICE_X46Y257        LUT4 (Prop_lut4_I0_O)        0.118     5.720    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_12__55/O
    SLICE_X46Y257        net (fo=1, unset)            0.306     6.026    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_12__55
    SLICE_X46Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.069    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_3__30/O
    SLICE_X45Y257        net (fo=2, unset)            0.310     6.379    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_3__30
    SLICE_X45Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.422    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_7__30/O
    SLICE_X45Y257        net (fo=1, routed)           0.000     6.422    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_7__30
    SLICE_X45Y257        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.610    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__30/CO[3]
    SLICE_X45Y258        net (fo=1, unset)            0.000     6.610    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__30
    SLICE_X45Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.659    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__30/CO[3]
    SLICE_X45Y259        net (fo=1, unset)            0.000     6.659    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__30
    SLICE_X45Y259        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.763    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__30/O[0]
    SLICE_X45Y259        net (fo=1, routed)           0.000     6.763    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/I6[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y259        net (fo=11405, unset)        1.073     5.826    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.036    
                         clock uncertainty           -0.035     6.000    
    SLICE_X45Y259        FDRE (Setup_fdre_C_D)        0.048     6.048    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                 -0.714    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.155ns (38.144%)  route 1.873ns (61.856%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 5.826 - 2.500 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y254        net (fo=11405, unset)        1.271     3.734    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y254        FDRE (Prop_fdre_C_Q)         0.254     3.988    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X42Y256        net (fo=128, unset)          0.571     4.559    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O535
    SLICE_X42Y256        LUT6 (Prop_lut6_I0_O)        0.043     4.602    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_10__30/O
    SLICE_X43Y255        net (fo=2, unset)            0.292     4.894    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_10__30
    SLICE_X43Y255        LUT6 (Prop_lut6_I0_O)        0.043     4.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__30/O
    SLICE_X43Y255        net (fo=1, routed)           0.000     4.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_14__30
    SLICE_X43Y255        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     5.208    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__30/O[2]
    SLICE_X46Y257        net (fo=5, unset)            0.394     5.602    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O130[2]
    SLICE_X46Y257        LUT4 (Prop_lut4_I0_O)        0.118     5.720    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_12__55/O
    SLICE_X46Y257        net (fo=1, unset)            0.306     6.026    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_12__55
    SLICE_X46Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.069    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_3__30/O
    SLICE_X45Y257        net (fo=2, unset)            0.310     6.379    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_3__30
    SLICE_X45Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.422    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_7__30/O
    SLICE_X45Y257        net (fo=1, routed)           0.000     6.422    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_7__30
    SLICE_X45Y257        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.610    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__30/CO[3]
    SLICE_X45Y258        net (fo=1, unset)            0.000     6.610    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__30
    SLICE_X45Y258        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.762    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__30/O[1]
    SLICE_X45Y258        net (fo=1, routed)           0.000     6.762    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/I6[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y258        net (fo=11405, unset)        1.073     5.826    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.036    
                         clock uncertainty           -0.035     6.000    
    SLICE_X45Y258        FDRE (Setup_fdre_C_D)        0.048     6.048    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 -0.713    

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.292ns (42.654%)  route 1.737ns (57.346%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 5.882 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/Q
    SLICE_X30Y265        net (fo=136, unset)          0.624     4.626    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O292
    SLICE_X30Y265        LUT2 (Prop_lut2_I0_O)        0.050     4.676    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__26/O
    SLICE_X28Y265        net (fo=1, unset)            0.264     4.940    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__26
    SLICE_X28Y265        LUT6 (Prop_lut6_I3_O)        0.126     5.066    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__26/O
    SLICE_X28Y265        net (fo=1, routed)           0.000     5.066    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__26
    SLICE_X28Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.323    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__26/CO[3]
    SLICE_X28Y266        net (fo=1, unset)            0.000     5.323    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__26
    SLICE_X28Y266        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.476    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__26/O[1]
    SLICE_X24Y268        net (fo=4, unset)            0.335     5.811    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/O[1]
    SLICE_X24Y268        LUT4 (Prop_lut4_I2_O)        0.119     5.930    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg[10]_i_10__26/O
    SLICE_X25Y266        net (fo=1, unset)            0.243     6.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg[10]_i_10__26
    SLICE_X25Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.216    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg[10]_i_2__26/O
    SLICE_X24Y265        net (fo=2, unset)            0.271     6.487    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg[10]_i_2__26
    SLICE_X24Y265        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.671    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg_reg[10]_i_1__26/CO[3]
    SLICE_X24Y266        net (fo=1, unset)            0.000     6.671    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/n_0_limxrim_reg_reg[10]_i_1__26
    SLICE_X24Y266        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.815    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_6/limxrim_reg_reg[14]_i_1__26/O[3]
    SLICE_X24Y266        net (fo=1, routed)           0.000     6.815    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y266        net (fo=11405, unset)        1.129     5.882    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.092    
                         clock uncertainty           -0.035     6.056    
    SLICE_X24Y266        FDRE (Setup_fdre_C_D)        0.048     6.104    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_6/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.104    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 -0.710    

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.215ns (40.950%)  route 1.752ns (59.050%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 5.824 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/Q
    SLICE_X47Y261        net (fo=136, unset)          0.634     4.636    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O292
    SLICE_X47Y261        LUT2 (Prop_lut2_I0_O)        0.051     4.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__31/O
    SLICE_X46Y261        net (fo=1, unset)            0.267     4.954    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__31
    SLICE_X46Y261        LUT6 (Prop_lut6_I3_O)        0.129     5.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__31/O
    SLICE_X46Y261        net (fo=1, routed)           0.000     5.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__31
    SLICE_X46Y261        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     5.350    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__31/O[2]
    SLICE_X46Y264        net (fo=5, unset)            0.332     5.682    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O42[2]
    SLICE_X46Y264        LUT4 (Prop_lut4_I0_O)        0.126     5.808    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_12__55/O
    SLICE_X44Y264        net (fo=1, unset)            0.232     6.040    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_12__55
    SLICE_X44Y264        LUT6 (Prop_lut6_I0_O)        0.043     6.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_3__31/O
    SLICE_X45Y262        net (fo=2, unset)            0.287     6.370    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_3__31
    SLICE_X45Y262        LUT6 (Prop_lut6_I0_O)        0.043     6.413    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_7__31/O
    SLICE_X45Y262        net (fo=1, routed)           0.000     6.413    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_7__31
    SLICE_X45Y262        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.601    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[10]_i_1__31/CO[3]
    SLICE_X45Y263        net (fo=1, unset)            0.000     6.601    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[10]_i_1__31
    SLICE_X45Y263        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.753    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__31/O[1]
    SLICE_X45Y263        net (fo=1, routed)           0.000     6.753    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y263        net (fo=11405, unset)        1.071     5.824    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.034    
                         clock uncertainty           -0.035     5.998    
    SLICE_X45Y263        FDRE (Setup_fdre_C_D)        0.048     6.046    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 -0.706    

Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.147ns (37.980%)  route 1.873ns (62.020%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 5.826 - 2.500 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y254        net (fo=11405, unset)        1.271     3.734    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y254        FDRE (Prop_fdre_C_Q)         0.254     3.988    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X42Y256        net (fo=128, unset)          0.571     4.559    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O535
    SLICE_X42Y256        LUT6 (Prop_lut6_I0_O)        0.043     4.602    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_10__30/O
    SLICE_X43Y255        net (fo=2, unset)            0.292     4.894    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_10__30
    SLICE_X43Y255        LUT6 (Prop_lut6_I0_O)        0.043     4.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__30/O
    SLICE_X43Y255        net (fo=1, routed)           0.000     4.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_14__30
    SLICE_X43Y255        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     5.208    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__30/O[2]
    SLICE_X46Y257        net (fo=5, unset)            0.394     5.602    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O130[2]
    SLICE_X46Y257        LUT4 (Prop_lut4_I0_O)        0.118     5.720    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_12__55/O
    SLICE_X46Y257        net (fo=1, unset)            0.306     6.026    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_12__55
    SLICE_X46Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.069    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_3__30/O
    SLICE_X45Y257        net (fo=2, unset)            0.310     6.379    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_3__30
    SLICE_X45Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.422    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_7__30/O
    SLICE_X45Y257        net (fo=1, routed)           0.000     6.422    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_7__30
    SLICE_X45Y257        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.610    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__30/CO[3]
    SLICE_X45Y258        net (fo=1, unset)            0.000     6.610    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__30
    SLICE_X45Y258        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.754    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__30/O[3]
    SLICE_X45Y258        net (fo=1, routed)           0.000     6.754    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/I6[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y258        net (fo=11405, unset)        1.073     5.826    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.036    
                         clock uncertainty           -0.035     6.000    
    SLICE_X45Y258        FDRE (Setup_fdre_C_D)        0.048     6.048    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_10/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                 -0.705    

Slack (VIOLATED) :        -0.703ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/dout_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.273ns (42.236%)  route 1.741ns (57.764%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 5.888 - 2.500 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X23Y257        net (fo=11405, unset)        1.337     3.800    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y257        FDRE (Prop_fdre_C_Q)         0.216     4.016    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/dout_2_reg[4]/Q
    SLICE_X24Y254        net (fo=19, unset)           0.616     4.632    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I4[4]
    SLICE_X24Y254        LUT2 (Prop_lut2_I1_O)        0.053     4.685    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__23/O
    SLICE_X25Y255        net (fo=1, unset)            0.348     5.033    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__23
    SLICE_X25Y255        LUT6 (Prop_lut6_I3_O)        0.131     5.164    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__23/O
    SLICE_X25Y255        net (fo=1, routed)           0.000     5.164    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__23
    SLICE_X25Y255        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.421    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__23/CO[3]
    SLICE_X25Y256        net (fo=1, unset)            0.000     5.421    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__23
    SLICE_X25Y256        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.528    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__23/CO[2]
    SLICE_X25Y257        net (fo=3, unset)            0.248     5.776    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O12[0]
    SLICE_X25Y257        LUT4 (Prop_lut4_I3_O)        0.123     5.899    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_12__23/O
    SLICE_X25Y257        net (fo=2, unset)            0.264     6.163    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_12__23
    SLICE_X25Y257        LUT6 (Prop_lut6_I5_O)        0.043     6.206    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_4__23/O
    SLICE_X24Y257        net (fo=2, unset)            0.265     6.471    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_4__23
    SLICE_X24Y257        LUT6 (Prop_lut6_I0_O)        0.043     6.514    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_8__23/O
    SLICE_X24Y257        net (fo=1, routed)           0.000     6.514    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_8__23
    SLICE_X24Y257        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300     6.814    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__23/O[3]
    SLICE_X24Y257        net (fo=1, routed)           0.000     6.814    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y257        net (fo=11405, unset)        1.135     5.888    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.098    
                         clock uncertainty           -0.035     6.062    
    SLICE_X24Y257        FDRE (Setup_fdre_C_D)        0.048     6.110    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                 -0.703    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.207ns (40.791%)  route 1.752ns (59.209%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 5.824 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]_rep/Q
    SLICE_X47Y261        net (fo=136, unset)          0.634     4.636    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O292
    SLICE_X47Y261        LUT2 (Prop_lut2_I0_O)        0.051     4.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_18__31/O
    SLICE_X46Y261        net (fo=1, unset)            0.267     4.954    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_18__31
    SLICE_X46Y261        LUT6 (Prop_lut6_I3_O)        0.129     5.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__31/O
    SLICE_X46Y261        net (fo=1, routed)           0.000     5.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__31
    SLICE_X46Y261        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     5.350    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__31/O[2]
    SLICE_X46Y264        net (fo=5, unset)            0.332     5.682    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O42[2]
    SLICE_X46Y264        LUT4 (Prop_lut4_I0_O)        0.126     5.808    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_12__55/O
    SLICE_X44Y264        net (fo=1, unset)            0.232     6.040    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_12__55
    SLICE_X44Y264        LUT6 (Prop_lut6_I0_O)        0.043     6.083    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_3__31/O
    SLICE_X45Y262        net (fo=2, unset)            0.287     6.370    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_3__31
    SLICE_X45Y262        LUT6 (Prop_lut6_I0_O)        0.043     6.413    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_7__31/O
    SLICE_X45Y262        net (fo=1, routed)           0.000     6.413    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_7__31
    SLICE_X45Y262        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.601    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[10]_i_1__31/CO[3]
    SLICE_X45Y263        net (fo=1, unset)            0.000     6.601    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[10]_i_1__31
    SLICE_X45Y263        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.745    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__31/O[3]
    SLICE_X45Y263        net (fo=1, routed)           0.000     6.745    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y263        net (fo=11405, unset)        1.071     5.824    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.034    
                         clock uncertainty           -0.035     5.998    
    SLICE_X45Y263        FDRE (Setup_fdre_C_D)        0.048     6.046    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_11/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.182ns (39.230%)  route 1.831ns (60.770%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X74Y253        net (fo=11405, unset)        1.279     3.742    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y253        FDRE (Prop_fdre_C_Q)         0.254     3.996    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/Q
    SLICE_X73Y247        net (fo=18, unset)           0.618     4.614    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/O25[3]
    SLICE_X73Y247        LUT6 (Prop_lut6_I0_O)        0.043     4.657    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[2]_i_2__39/O
    SLICE_X73Y248        net (fo=2, unset)            0.244     4.901    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/n_0_lrexrre_reg[2]_i_2__39
    SLICE_X73Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg_reg[2]_i_1__39/CO[3]
    SLICE_X73Y249        net (fo=1, unset)            0.000     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I683[0]
    SLICE_X73Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/CO[3]
    SLICE_X73Y250        net (fo=1, unset)            0.000     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__39
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.287    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/O[1]
    SLICE_X78Y256        net (fo=4, unset)            0.459     5.746    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I23[0]
    SLICE_X78Y256        LUT4 (Prop_lut4_I2_O)        0.119     5.865    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/O
    SLICE_X79Y256        net (fo=1, unset)            0.180     6.045    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I742
    SLICE_X79Y256        LUT6 (Prop_lut6_I5_O)        0.043     6.088    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/O
    SLICE_X81Y253        net (fo=2, unset)            0.330     6.418    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__39
    SLICE_X81Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/O
    SLICE_X81Y253        net (fo=1, routed)           0.000     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__39
    SLICE_X81Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/CO[3]
    SLICE_X81Y254        net (fo=1, unset)            0.000     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__39
    SLICE_X81Y254        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.755    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/O[2]
    SLICE_X81Y254        net (fo=1, routed)           0.000     6.755    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/I6[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y254        net (fo=11405, unset)        1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.045    
                         clock uncertainty           -0.035     6.009    
    SLICE_X81Y254        FDRE (Setup_fdre_C_D)        0.048     6.057    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 1.154ns (37.986%)  route 1.884ns (62.014%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 5.891 - 2.500 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X23Y256        net (fo=11405, unset)        1.337     3.800    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y256        FDRE (Prop_fdre_C_Q)         0.216     4.016    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[2]_rep__0/Q
    SLICE_X18Y254        net (fo=80, unset)           0.667     4.683    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O244
    SLICE_X18Y254        LUT6 (Prop_lut6_I0_O)        0.043     4.726    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_9__22/O
    SLICE_X19Y255        net (fo=2, unset)            0.317     5.043    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_9__22
    SLICE_X19Y255        LUT6 (Prop_lut6_I0_O)        0.043     5.086    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_13__22/O
    SLICE_X19Y255        net (fo=1, routed)           0.000     5.086    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_13__22
    SLICE_X19Y255        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     5.274    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__22/CO[3]
    SLICE_X19Y256        net (fo=1, unset)            0.000     5.274    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[6]_i_3__22
    SLICE_X19Y256        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.381    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_14__22/CO[2]
    SLICE_X21Y261        net (fo=3, unset)            0.388     5.769    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O7[0]
    SLICE_X21Y261        LUT4 (Prop_lut4_I3_O)        0.123     5.892    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_12__22/O
    SLICE_X22Y261        net (fo=2, unset)            0.272     6.164    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_12__22
    SLICE_X22Y261        LUT6 (Prop_lut6_I5_O)        0.043     6.207    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_4__22/O
    SLICE_X22Y259        net (fo=2, unset)            0.240     6.447    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_4__22
    SLICE_X22Y259        LUT6 (Prop_lut6_I0_O)        0.043     6.490    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_8__22/O
    SLICE_X22Y259        net (fo=1, routed)           0.000     6.490    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[14]_i_8__22
    SLICE_X22Y259        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.736    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__22/CO[3]
    SLICE_X22Y260        net (fo=1, unset)            0.000     6.736    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__22
    SLICE_X22Y260        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.838    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__22/O[0]
    SLICE_X22Y260        net (fo=1, routed)           0.000     6.838    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X22Y260        net (fo=11405, unset)        1.138     5.891    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.101    
                         clock uncertainty           -0.035     6.065    
    SLICE_X22Y260        FDRE (Setup_fdre_C_D)        0.076     6.141    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.695ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.249ns (40.539%)  route 1.832ns (59.461%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 5.802 - 2.500 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X20Y215        net (fo=11405, unset)        1.176     3.639    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y215        FDRE (Prop_fdre_C_Q)         0.254     3.893    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[3]/Q
    SLICE_X23Y216        net (fo=17, unset)           0.498     4.391    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/O1[3]
    SLICE_X23Y216        LUT6 (Prop_lut6_I0_O)        0.043     4.434    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[3]_i_3__72/O
    SLICE_X21Y218        net (fo=2, unset)            0.335     4.769    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[3]_i_3__72
    SLICE_X21Y218        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.953    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[3]_i_2__72/CO[3]
    SLICE_X21Y219        net (fo=1, unset)            0.000     4.953    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/I109[0]
    SLICE_X21Y219        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.106    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_13__72/O[1]
    SLICE_X24Y217        net (fo=3, unset)            0.437     5.543    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/O128[1]
    SLICE_X24Y217        LUT4 (Prop_lut4_I3_O)        0.119     5.662    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_12__21/O
    SLICE_X24Y217        net (fo=2, unset)            0.267     5.929    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_12__21
    SLICE_X24Y217        LUT6 (Prop_lut6_I3_O)        0.043     5.972    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_4__72/O
    SLICE_X23Y218        net (fo=2, unset)            0.295     6.267    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_4__72
    SLICE_X23Y218        LUT5 (Prop_lut5_I0_O)        0.043     6.310    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_8__72/O
    SLICE_X23Y218        net (fo=1, routed)           0.000     6.310    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_8__72
    SLICE_X23Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.567    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[10]_i_1__72/CO[3]
    SLICE_X23Y219        net (fo=1, unset)            0.000     6.567    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg_reg[10]_i_1__72
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.616    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[14]_i_1__72/CO[3]
    SLICE_X23Y220        net (fo=1, unset)            0.000     6.616    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg_reg[14]_i_1__72
    SLICE_X23Y220        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.720    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[15]_i_1__72/O[0]
    SLICE_X23Y220        net (fo=1, routed)           0.000     6.720    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/I4[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X23Y220        net (fo=11405, unset)        1.049     5.802    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.012    
                         clock uncertainty           -0.035     5.976    
    SLICE_X23Y220        FDRE (Setup_fdre_C_D)        0.048     6.024    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 -0.695    

Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 1.179ns (39.169%)  route 1.831ns (60.831%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X74Y253        net (fo=11405, unset)        1.279     3.742    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y253        FDRE (Prop_fdre_C_Q)         0.254     3.996    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[3]/Q
    SLICE_X73Y247        net (fo=18, unset)           0.618     4.614    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/O25[3]
    SLICE_X73Y247        LUT6 (Prop_lut6_I0_O)        0.043     4.657    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[2]_i_2__39/O
    SLICE_X73Y248        net (fo=2, unset)            0.244     4.901    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/n_0_lrexrre_reg[2]_i_2__39
    SLICE_X73Y248        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg_reg[2]_i_1__39/CO[3]
    SLICE_X73Y249        net (fo=1, unset)            0.000     5.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I683[0]
    SLICE_X73Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/CO[3]
    SLICE_X73Y250        net (fo=1, unset)            0.000     5.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__39
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.287    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/O[1]
    SLICE_X78Y256        net (fo=4, unset)            0.459     5.746    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I23[0]
    SLICE_X78Y256        LUT4 (Prop_lut4_I2_O)        0.119     5.865    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/O
    SLICE_X79Y256        net (fo=1, unset)            0.180     6.045    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I742
    SLICE_X79Y256        LUT6 (Prop_lut6_I5_O)        0.043     6.088    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/O
    SLICE_X81Y253        net (fo=2, unset)            0.330     6.418    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__39
    SLICE_X81Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/O
    SLICE_X81Y253        net (fo=1, routed)           0.000     6.461    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__39
    SLICE_X81Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/CO[3]
    SLICE_X81Y254        net (fo=1, unset)            0.000     6.648    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__39
    SLICE_X81Y254        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.752    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/O[0]
    SLICE_X81Y254        net (fo=1, routed)           0.000     6.752    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/I6[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y254        net (fo=11405, unset)        1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.045    
                         clock uncertainty           -0.035     6.009    
    SLICE_X81Y254        FDRE (Setup_fdre_C_D)        0.048     6.057    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 -0.694    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.248ns (40.519%)  route 1.832ns (59.481%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 5.803 - 2.500 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X20Y215        net (fo=11405, unset)        1.176     3.639    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y215        FDRE (Prop_fdre_C_Q)         0.254     3.893    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[3]/Q
    SLICE_X23Y216        net (fo=17, unset)           0.498     4.391    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/O1[3]
    SLICE_X23Y216        LUT6 (Prop_lut6_I0_O)        0.043     4.434    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[3]_i_3__72/O
    SLICE_X21Y218        net (fo=2, unset)            0.335     4.769    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[3]_i_3__72
    SLICE_X21Y218        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.953    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[3]_i_2__72/CO[3]
    SLICE_X21Y219        net (fo=1, unset)            0.000     4.953    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/I109[0]
    SLICE_X21Y219        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.106    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_13__72/O[1]
    SLICE_X24Y217        net (fo=3, unset)            0.437     5.543    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/O128[1]
    SLICE_X24Y217        LUT4 (Prop_lut4_I3_O)        0.119     5.662    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_12__21/O
    SLICE_X24Y217        net (fo=2, unset)            0.267     5.929    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_12__21
    SLICE_X24Y217        LUT6 (Prop_lut6_I3_O)        0.043     5.972    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_4__72/O
    SLICE_X23Y218        net (fo=2, unset)            0.295     6.267    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_4__72
    SLICE_X23Y218        LUT5 (Prop_lut5_I0_O)        0.043     6.310    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_8__72/O
    SLICE_X23Y218        net (fo=1, routed)           0.000     6.310    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_8__72
    SLICE_X23Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.567    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[10]_i_1__72/CO[3]
    SLICE_X23Y219        net (fo=1, unset)            0.000     6.567    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg_reg[10]_i_1__72
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.719    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[14]_i_1__72/O[1]
    SLICE_X23Y219        net (fo=1, routed)           0.000     6.719    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/I4[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X23Y219        net (fo=11405, unset)        1.050     5.803    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.013    
                         clock uncertainty           -0.035     5.977    
    SLICE_X23Y219        FDRE (Setup_fdre_C_D)        0.048     6.025    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 1.155ns (38.031%)  route 1.882ns (61.969%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 5.822 - 2.500 ) 
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X57Y259        net (fo=11405, unset)        1.264     3.727    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDRE (Prop_fdre_C_Q)         0.216     3.943    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[3]/Q
    SLICE_X48Y263        net (fo=135, unset)          0.697     4.640    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/I12[1]
    SLICE_X48Y263        LUT6 (Prop_lut6_I1_O)        0.043     4.683    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/limxrim_reg[3]_i_3__32/O
    SLICE_X49Y263        net (fo=2, unset)            0.268     4.951    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_limxrim_reg[3]_i_3__32
    SLICE_X49Y263        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.135    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/limxrim_reg_reg[3]_i_2__32/CO[3]
    SLICE_X49Y264        net (fo=1, unset)            0.000     5.135    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I241[0]
    SLICE_X49Y264        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.288    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__32/O[1]
    SLICE_X51Y261        net (fo=4, unset)            0.388     5.676    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O44[1]
    SLICE_X51Y261        LUT6 (Prop_lut6_I0_O)        0.119     5.795    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__46/O
    SLICE_X51Y261        net (fo=1, unset)            0.261     6.056    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_13__46
    SLICE_X51Y261        LUT5 (Prop_lut5_I4_O)        0.043     6.099    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__32/O
    SLICE_X50Y262        net (fo=2, unset)            0.268     6.367    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/I8[0]
    SLICE_X50Y262        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.612    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/limxrim_reg_reg[10]_i_1__32/CO[3]
    SLICE_X50Y263        net (fo=1, unset)            0.000     6.612    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I245[0]
    SLICE_X50Y263        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.662    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__32/CO[3]
    SLICE_X50Y264        net (fo=1, unset)            0.000     6.662    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__32
    SLICE_X50Y264        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.764    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__32/O[0]
    SLICE_X50Y264        net (fo=1, routed)           0.000     6.764    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X50Y264        net (fo=11405, unset)        1.069     5.822    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.032    
                         clock uncertainty           -0.035     5.996    
    SLICE_X50Y264        FDRE (Setup_fdre_C_D)        0.076     6.072    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 1.155ns (38.031%)  route 1.882ns (61.969%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 5.823 - 2.500 ) 
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X57Y259        net (fo=11405, unset)        1.264     3.727    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDRE (Prop_fdre_C_Q)         0.216     3.943    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[3]/Q
    SLICE_X48Y263        net (fo=135, unset)          0.697     4.640    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/I12[1]
    SLICE_X48Y263        LUT6 (Prop_lut6_I1_O)        0.043     4.683    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/limxrim_reg[3]_i_3__32/O
    SLICE_X49Y263        net (fo=2, unset)            0.268     4.951    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_limxrim_reg[3]_i_3__32
    SLICE_X49Y263        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.135    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/limxrim_reg_reg[3]_i_2__32/CO[3]
    SLICE_X49Y264        net (fo=1, unset)            0.000     5.135    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I241[0]
    SLICE_X49Y264        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.288    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__32/O[1]
    SLICE_X51Y261        net (fo=4, unset)            0.388     5.676    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O44[1]
    SLICE_X51Y261        LUT6 (Prop_lut6_I0_O)        0.119     5.795    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__46/O
    SLICE_X51Y261        net (fo=1, unset)            0.261     6.056    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_13__46
    SLICE_X51Y261        LUT5 (Prop_lut5_I4_O)        0.043     6.099    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__32/O
    SLICE_X50Y262        net (fo=2, unset)            0.268     6.367    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/I8[0]
    SLICE_X50Y262        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.612    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/limxrim_reg_reg[10]_i_1__32/CO[3]
    SLICE_X50Y263        net (fo=1, unset)            0.000     6.612    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I245[0]
    SLICE_X50Y263        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.764    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__32/O[1]
    SLICE_X50Y263        net (fo=1, routed)           0.000     6.764    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X50Y263        net (fo=11405, unset)        1.070     5.823    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.033    
                         clock uncertainty           -0.035     5.997    
    SLICE_X50Y263        FDRE (Setup_fdre_C_D)        0.076     6.073    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.226ns (40.785%)  route 1.780ns (59.215%))
  Logic Levels:           10  (CARRY4=5 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 5.827 - 2.500 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y254        net (fo=11405, unset)        1.271     3.734    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y254        FDRE (Prop_fdre_C_Q)         0.254     3.988    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X54Y253        net (fo=128, unset)          0.744     4.732    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O535
    SLICE_X54Y253        LUT6 (Prop_lut6_I0_O)        0.043     4.775    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_9__32/O
    SLICE_X52Y253        net (fo=2, unset)            0.406     5.181    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_9__32
    SLICE_X52Y253        LUT6 (Prop_lut6_I0_O)        0.043     5.224    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_13__32/O
    SLICE_X52Y253        net (fo=1, routed)           0.000     5.224    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_13__32
    SLICE_X52Y253        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     5.412    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__32/CO[3]
    SLICE_X52Y254        net (fo=1, unset)            0.000     5.412    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__32
    SLICE_X52Y254        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.565    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__32/O[1]
    SLICE_X49Y253        net (fo=4, unset)            0.372     5.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/I40[1]
    SLICE_X49Y253        LUT4 (Prop_lut4_I2_O)        0.119     6.056    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg[10]_i_10__32/O
    SLICE_X49Y253        net (fo=1, unset)            0.086     6.142    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_lrexrre_reg[10]_i_10__32
    SLICE_X49Y253        LUT6 (Prop_lut6_I2_O)        0.043     6.185    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg[10]_i_2__32/O
    SLICE_X51Y253        net (fo=2, unset)            0.172     6.357    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_lrexrre_reg[10]_i_2__32
    SLICE_X51Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.400    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg[10]_i_6__32/O
    SLICE_X51Y253        net (fo=1, routed)           0.000     6.400    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_lrexrre_reg[10]_i_6__32
    SLICE_X51Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg_reg[10]_i_1__32/CO[3]
    SLICE_X51Y254        net (fo=1, unset)            0.000     6.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I602[0]
    SLICE_X51Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.636    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__32/CO[3]
    SLICE_X51Y255        net (fo=1, unset)            0.000     6.636    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__32
    SLICE_X51Y255        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.740    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__32/O[0]
    SLICE_X51Y255        net (fo=1, routed)           0.000     6.740    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/I6[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X51Y255        net (fo=11405, unset)        1.074     5.827    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.037    
                         clock uncertainty           -0.035     6.001    
    SLICE_X51Y255        FDRE (Setup_fdre_C_D)        0.048     6.049    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.118ns (37.205%)  route 1.887ns (62.795%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 5.878 - 2.500 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y262        net (fo=11405, unset)        1.323     3.786    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y262        FDRE (Prop_fdre_C_Q)         0.216     4.002    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[2]_rep/Q
    SLICE_X36Y267        net (fo=128, unset)          0.629     4.631    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O291
    SLICE_X36Y267        LUT6 (Prop_lut6_I0_O)        0.043     4.674    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_10__29/O
    SLICE_X34Y267        net (fo=2, unset)            0.334     5.008    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_10__29
    SLICE_X34Y267        LUT6 (Prop_lut6_I0_O)        0.043     5.051    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[6]_i_14__29/O
    SLICE_X34Y267        net (fo=1, routed)           0.000     5.051    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[6]_i_14__29
    SLICE_X34Y267        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     5.322    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[6]_i_3__29/O[2]
    SLICE_X36Y268        net (fo=5, unset)            0.331     5.653    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O34[2]
    SLICE_X36Y268        LUT4 (Prop_lut4_I0_O)        0.118     5.771    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_12__53/O
    SLICE_X36Y268        net (fo=1, unset)            0.305     6.076    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_12__53
    SLICE_X36Y268        LUT6 (Prop_lut6_I0_O)        0.043     6.119    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_3__29/O
    SLICE_X35Y267        net (fo=2, unset)            0.288     6.407    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_3__29
    SLICE_X35Y267        LUT6 (Prop_lut6_I0_O)        0.043     6.450    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_7__29/O
    SLICE_X35Y267        net (fo=1, routed)           0.000     6.450    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_7__29
    SLICE_X35Y267        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.638    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[10]_i_1__29/CO[3]
    SLICE_X35Y268        net (fo=1, unset)            0.000     6.638    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[10]_i_1__29
    SLICE_X35Y268        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_1__29/CO[3]
    SLICE_X35Y269        net (fo=1, unset)            0.000     6.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[14]_i_1__29
    SLICE_X35Y269        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.791    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__29/O[0]
    SLICE_X35Y269        net (fo=1, routed)           0.000     6.791    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y269        net (fo=11405, unset)        1.125     5.878    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.088    
                         clock uncertainty           -0.035     6.052    
    SLICE_X35Y269        FDRE (Setup_fdre_C_D)        0.048     6.100    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.100    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.225ns (40.765%)  route 1.780ns (59.235%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 5.827 - 2.500 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y254        net (fo=11405, unset)        1.271     3.734    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y254        FDRE (Prop_fdre_C_Q)         0.254     3.988    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X54Y253        net (fo=128, unset)          0.744     4.732    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O535
    SLICE_X54Y253        LUT6 (Prop_lut6_I0_O)        0.043     4.775    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_9__32/O
    SLICE_X52Y253        net (fo=2, unset)            0.406     5.181    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_9__32
    SLICE_X52Y253        LUT6 (Prop_lut6_I0_O)        0.043     5.224    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_13__32/O
    SLICE_X52Y253        net (fo=1, routed)           0.000     5.224    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_13__32
    SLICE_X52Y253        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     5.412    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__32/CO[3]
    SLICE_X52Y254        net (fo=1, unset)            0.000     5.412    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__32
    SLICE_X52Y254        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.565    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__32/O[1]
    SLICE_X49Y253        net (fo=4, unset)            0.372     5.937    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/I40[1]
    SLICE_X49Y253        LUT4 (Prop_lut4_I2_O)        0.119     6.056    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg[10]_i_10__32/O
    SLICE_X49Y253        net (fo=1, unset)            0.086     6.142    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_lrexrre_reg[10]_i_10__32
    SLICE_X49Y253        LUT6 (Prop_lut6_I2_O)        0.043     6.185    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg[10]_i_2__32/O
    SLICE_X51Y253        net (fo=2, unset)            0.172     6.357    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_lrexrre_reg[10]_i_2__32
    SLICE_X51Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.400    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg[10]_i_6__32/O
    SLICE_X51Y253        net (fo=1, routed)           0.000     6.400    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/n_0_lrexrre_reg[10]_i_6__32
    SLICE_X51Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_12/lrexrre_reg_reg[10]_i_1__32/CO[3]
    SLICE_X51Y254        net (fo=1, unset)            0.000     6.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I602[0]
    SLICE_X51Y254        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.739    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__32/O[1]
    SLICE_X51Y254        net (fo=1, routed)           0.000     6.739    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/I6[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AF30                                              0.000     2.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X51Y254        net (fo=11405, unset)        1.074     5.827    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     6.037    
                         clock uncertainty           -0.035     6.001    
    SLICE_X51Y254        FDRE (Setup_fdre_C_D)        0.048     6.049    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_12/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 -0.689    




