Time =                 5000 	| i_rst_n = 1 	| i_valid = 0 	| o_decision = 0 	|
PM_0 = 00 	| PM_1 = 00 	| PM_2 = 00 	| PM_3 = 00 	|
=========================================
case 1: S0 -> S0
Time =                16000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
PM_0 = 00 	| PM_1 = 01 	| PM_2 = 10 	| PM_3 = 11 	|
-> PASS
=========================================
case 2: S0 -> S2
Time =                26000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
PM_0 = 11 	| PM_1 = 10 	| PM_2 = 01 	| PM_3 = 00 	|
-> PASS
=========================================
case 3: S2 -> S1
Time =                36000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
PM_0 = 10 	| PM_1 = 00 	| PM_2 = 00 	| PM_3 = 01 	|
-> PASS
=========================================
case 4: S1 -> S2
Time =                46000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
PM_0 = 11 	| PM_1 = 00 	| PM_2 = 01 	| PM_3 = 10 	|
-> PASS
=========================================
case 5: S2 -> S3
Time =                56000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
PM_0 = 01 	| PM_1 = 10 	| PM_2 = 11 	| PM_3 = 00 	|
-> PASS
=========================================
case 6: S3 -> S3
Time =                66000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
PM_0 = 11 	| PM_1 = 10 	| PM_2 = 01 	| PM_3 = 00 	|
-> PASS
=========================================
case 7: S3 -> S1
Time =                76000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
PM_0 = 11 	| PM_1 = 00 	| PM_2 = 01 	| PM_3 = 10 	|
-> PASS
=========================================
case 8: S1 -> S0
Time =                86000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
PM_0 = 00 	| PM_1 = 01 	| PM_2 = 01 	| PM_3 = 10 	|
-> PASS
=========================================
Testbench completed successfully
==================================
- tb_spmu.sv:168: Verilog $finish
