/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 15:41:35 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_ff_1p21v_1p21v_m40c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 15:41:35 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : -40.000;
  nom_voltage         : 1.210;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.21);
  voltage_map (VDDPE, 1.21);
  voltage_map (VSSE, 0);
  operating_conditions(ff_1p21v_1p21v_m40c) {
    process      : 1;
    temperature  : -40.000;
    voltage      : 1.210;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ff_1p21v_1p21v_m40c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 123.390811;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 7.310e-04;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.082358, 0.086442, 0.098608, 0.116022, 0.136711, 0.223855, 0.372610", \
           "0.083948, 0.088049, 0.100192, 0.117757, 0.138009, 0.225748, 0.375828", \
           "0.088966, 0.093072, 0.105216, 0.122680, 0.142915, 0.231422, 0.381136", \
           "0.097278, 0.101546, 0.113481, 0.131037, 0.151320, 0.239231, 0.389417", \
           "0.108625, 0.112782, 0.124986, 0.142332, 0.162624, 0.251113, 0.400792", \
           "0.118330, 0.122457, 0.134600, 0.151977, 0.172489, 0.260326, 0.413079", \
           "0.128396, 0.132523, 0.144677, 0.162099, 0.182385, 0.269829, 0.422288" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070005, 0.073475, 0.083817, 0.098618, 0.116205, 0.190276, 0.316719", \
           "0.071356, 0.074842, 0.085164, 0.100093, 0.117307, 0.191885, 0.319453", \
           "0.075621, 0.079111, 0.089433, 0.104278, 0.121478, 0.196709, 0.323966", \
           "0.082686, 0.086314, 0.096459, 0.111381, 0.128622, 0.203346, 0.331004", \
           "0.092331, 0.095865, 0.106238, 0.120982, 0.138230, 0.213446, 0.340673", \
           "0.100581, 0.104088, 0.114410, 0.129180, 0.146616, 0.221277, 0.351117", \
           "0.109136, 0.112644, 0.122975, 0.137784, 0.155027, 0.229355, 0.358945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020834, 0.026116, 0.043005, 0.071617, 0.115050, 0.283075, 0.574561", \
           "0.020835, 0.026828, 0.042934, 0.076548, 0.115473, 0.283935, 0.578370", \
           "0.020823, 0.025882, 0.044548, 0.076598, 0.116922, 0.284479, 0.576090", \
           "0.021028, 0.026118, 0.044905, 0.076274, 0.115804, 0.283082, 0.583146", \
           "0.021247, 0.026494, 0.045293, 0.076824, 0.116740, 0.282544, 0.578613", \
           "0.021064, 0.026025, 0.044598, 0.077423, 0.116099, 0.281805, 0.571180", \
           "0.020980, 0.025975, 0.044488, 0.076374, 0.115682, 0.281223, 0.574094" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020834, 0.026116, 0.043005, 0.071617, 0.115050, 0.283075, 0.574561", \
           "0.020835, 0.026828, 0.042934, 0.076548, 0.115473, 0.283935, 0.578370", \
           "0.020823, 0.025882, 0.044548, 0.076598, 0.116922, 0.284479, 0.576090", \
           "0.021028, 0.026118, 0.044905, 0.076274, 0.115804, 0.283082, 0.583146", \
           "0.021247, 0.026494, 0.045293, 0.076824, 0.116740, 0.282544, 0.578613", \
           "0.021064, 0.026025, 0.044598, 0.077423, 0.116099, 0.281805, 0.571180", \
           "0.020980, 0.025975, 0.044488, 0.076374, 0.115682, 0.281223, 0.574094" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085706, 0.090387, 0.103460, 0.121820, 0.142584, 0.229973, 0.382384", \
           "0.086870, 0.091541, 0.104692, 0.122915, 0.143853, 0.231147, 0.383622", \
           "0.091485, 0.096207, 0.109271, 0.127577, 0.148315, 0.236529, 0.388053", \
           "0.100453, 0.105146, 0.118441, 0.136655, 0.157452, 0.244763, 0.398914", \
           "0.113201, 0.117863, 0.131100, 0.149361, 0.170251, 0.255954, 0.409893", \
           "0.124153, 0.128835, 0.142035, 0.160113, 0.181004, 0.269108, 0.422881", \
           "0.137219, 0.141888, 0.155233, 0.173463, 0.194340, 0.281292, 0.433936" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072850, 0.076829, 0.087941, 0.103547, 0.121197, 0.195477, 0.325026", \
           "0.073839, 0.077809, 0.088988, 0.104478, 0.122275, 0.196475, 0.326078", \
           "0.077762, 0.081776, 0.092881, 0.108440, 0.126067, 0.201050, 0.329845", \
           "0.085385, 0.089374, 0.100675, 0.116156, 0.133834, 0.208048, 0.339077", \
           "0.096221, 0.100184, 0.111435, 0.126957, 0.144713, 0.217561, 0.348409", \
           "0.105530, 0.109510, 0.120729, 0.136096, 0.153854, 0.228742, 0.359449", \
           "0.116636, 0.120605, 0.131948, 0.147443, 0.165189, 0.239098, 0.368846" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022795, 0.027860, 0.047194, 0.073575, 0.111926, 0.271596, 0.548856", \
           "0.022716, 0.027955, 0.045762, 0.075670, 0.113195, 0.272487, 0.552377", \
           "0.022723, 0.027693, 0.045515, 0.075057, 0.112523, 0.271002, 0.548365", \
           "0.022722, 0.027987, 0.045356, 0.075416, 0.113165, 0.272467, 0.552484", \
           "0.023213, 0.028386, 0.046257, 0.075997, 0.113527, 0.273188, 0.548962", \
           "0.022720, 0.027758, 0.045305, 0.075197, 0.112194, 0.270841, 0.551657", \
           "0.022745, 0.027858, 0.045674, 0.075289, 0.111592, 0.270332, 0.552918" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022795, 0.027860, 0.047194, 0.073575, 0.111926, 0.271596, 0.548856", \
           "0.022716, 0.027955, 0.045762, 0.075670, 0.113195, 0.272487, 0.552377", \
           "0.022723, 0.027693, 0.045515, 0.075057, 0.112523, 0.271002, 0.548365", \
           "0.022722, 0.027987, 0.045356, 0.075416, 0.113165, 0.272467, 0.552484", \
           "0.023213, 0.028386, 0.046257, 0.075997, 0.113527, 0.273188, 0.548962", \
           "0.022720, 0.027758, 0.045305, 0.075197, 0.112194, 0.270841, 0.551657", \
           "0.022745, 0.027858, 0.045674, 0.075289, 0.111592, 0.270332, 0.552918" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.109413, 0.113496, 0.125663, 0.143076, 0.163766, 0.250909, 0.399665", \
           "0.110946, 0.115047, 0.127190, 0.144754, 0.165006, 0.252745, 0.402825", \
           "0.115782, 0.119888, 0.132032, 0.149496, 0.169731, 0.258238, 0.407952", \
           "0.123896, 0.128164, 0.140099, 0.157654, 0.177937, 0.265849, 0.416034", \
           "0.138791, 0.142948, 0.155153, 0.172498, 0.192790, 0.281279, 0.430959", \
           "0.153817, 0.157944, 0.170087, 0.187464, 0.207976, 0.295813, 0.448566", \
           "0.169455, 0.173582, 0.185736, 0.203158, 0.223445, 0.310889, 0.463348" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093001, 0.096472, 0.106813, 0.121615, 0.139201, 0.213273, 0.339715", \
           "0.094304, 0.097790, 0.108111, 0.123041, 0.140255, 0.214833, 0.342401", \
           "0.098415, 0.101905, 0.112227, 0.127072, 0.144271, 0.219503, 0.346759", \
           "0.105311, 0.108939, 0.119084, 0.134006, 0.151247, 0.225971, 0.353629", \
           "0.117973, 0.121506, 0.131880, 0.146624, 0.163871, 0.239088, 0.366315", \
           "0.130745, 0.134252, 0.144574, 0.159344, 0.176780, 0.251441, 0.381281", \
           "0.144037, 0.147545, 0.157876, 0.172684, 0.189928, 0.264256, 0.393846" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020741, 0.025934, 0.044681, 0.069697, 0.105470, 0.278983, 0.577395", \
           "0.020856, 0.025987, 0.043018, 0.071148, 0.108132, 0.278437, 0.573303", \
           "0.021040, 0.026085, 0.044559, 0.076323, 0.116008, 0.279723, 0.572069", \
           "0.021034, 0.026113, 0.044542, 0.076298, 0.115502, 0.278213, 0.570150", \
           "0.021028, 0.026079, 0.044706, 0.077424, 0.115826, 0.281562, 0.576752", \
           "0.021098, 0.026029, 0.044652, 0.077470, 0.115765, 0.279850, 0.570327", \
           "0.021122, 0.026262, 0.044447, 0.076430, 0.115611, 0.279534, 0.567569" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020741, 0.025934, 0.044681, 0.069697, 0.105470, 0.278983, 0.577395", \
           "0.020856, 0.025987, 0.043018, 0.071148, 0.108132, 0.278437, 0.573303", \
           "0.021040, 0.026085, 0.044559, 0.076323, 0.116008, 0.279723, 0.572069", \
           "0.021034, 0.026113, 0.044542, 0.076298, 0.115502, 0.278213, 0.570150", \
           "0.021028, 0.026079, 0.044706, 0.077424, 0.115826, 0.281562, 0.576752", \
           "0.021098, 0.026029, 0.044652, 0.077470, 0.115765, 0.279850, 0.570327", \
           "0.021122, 0.026262, 0.044447, 0.076430, 0.115611, 0.279534, 0.567569" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.111354, 0.116035, 0.129109, 0.147468, 0.168233, 0.255621, 0.408032", \
           "0.112463, 0.117133, 0.130284, 0.148508, 0.169445, 0.256740, 0.409214", \
           "0.116863, 0.121585, 0.134649, 0.152954, 0.173692, 0.261907, 0.413431", \
           "0.125502, 0.130195, 0.143490, 0.161704, 0.182501, 0.269812, 0.423963", \
           "0.140429, 0.145091, 0.158327, 0.176589, 0.197478, 0.283181, 0.437121", \
           "0.156770, 0.161452, 0.174652, 0.192730, 0.213621, 0.301726, 0.455498", \
           "0.174990, 0.179659, 0.193004, 0.211234, 0.232111, 0.319063, 0.471707" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094651, 0.098630, 0.109742, 0.125348, 0.142998, 0.217278, 0.346828", \
           "0.095593, 0.099563, 0.110742, 0.126232, 0.144028, 0.218229, 0.347832", \
           "0.099334, 0.103347, 0.114452, 0.130011, 0.147639, 0.222621, 0.351416", \
           "0.106677, 0.110666, 0.121967, 0.137448, 0.155126, 0.229340, 0.360368", \
           "0.119364, 0.123327, 0.134578, 0.150100, 0.167857, 0.240704, 0.371552", \
           "0.133255, 0.137235, 0.148454, 0.163820, 0.181578, 0.256467, 0.387173", \
           "0.148741, 0.152710, 0.164053, 0.179549, 0.197295, 0.271204, 0.400951" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022842, 0.027969, 0.045640, 0.073873, 0.110119, 0.269395, 0.547662", \
           "0.022821, 0.028068, 0.045310, 0.076609, 0.112291, 0.270827, 0.550044", \
           "0.022872, 0.028053, 0.045483, 0.073603, 0.110233, 0.268496, 0.554224", \
           "0.022947, 0.028386, 0.045610, 0.075130, 0.111953, 0.276223, 0.548600", \
           "0.023402, 0.028160, 0.045663, 0.075110, 0.112002, 0.270366, 0.553831", \
           "0.022931, 0.027839, 0.045903, 0.075714, 0.112547, 0.272378, 0.548096", \
           "0.023196, 0.028642, 0.045147, 0.074046, 0.110449, 0.269083, 0.549989" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022842, 0.027969, 0.045640, 0.073873, 0.110119, 0.269395, 0.547662", \
           "0.022821, 0.028068, 0.045310, 0.076609, 0.112291, 0.270827, 0.550044", \
           "0.022872, 0.028053, 0.045483, 0.073603, 0.110233, 0.268496, 0.554224", \
           "0.022947, 0.028386, 0.045610, 0.075130, 0.111953, 0.276223, 0.548600", \
           "0.023402, 0.028160, 0.045663, 0.075110, 0.112002, 0.270366, 0.553831", \
           "0.022931, 0.027839, 0.045903, 0.075714, 0.112547, 0.272378, 0.548096", \
           "0.023196, 0.028642, 0.045147, 0.074046, 0.110449, 0.269083, 0.549989" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270970, 0.275053, 0.287219, 0.304633, 0.325322, 0.412466, 0.561221", \
           "0.272581, 0.276682, 0.288825, 0.306390, 0.326641, 0.414380, 0.564460", \
           "0.278357, 0.282463, 0.294607, 0.312071, 0.332306, 0.420813, 0.570527", \
           "0.288823, 0.293091, 0.305026, 0.322581, 0.342864, 0.430776, 0.580961", \
           "0.304192, 0.308349, 0.320554, 0.337899, 0.358191, 0.446680, 0.596359", \
           "0.318552, 0.322679, 0.334822, 0.352199, 0.372711, 0.460548, 0.613301", \
           "0.334557, 0.338684, 0.350838, 0.368260, 0.388546, 0.475991, 0.628450" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.230324, 0.233795, 0.244136, 0.258938, 0.276524, 0.350596, 0.477038", \
           "0.231694, 0.235180, 0.245501, 0.260431, 0.277645, 0.352223, 0.479791", \
           "0.236603, 0.240094, 0.250416, 0.265261, 0.282460, 0.357691, 0.484948", \
           "0.245499, 0.249127, 0.259272, 0.274194, 0.291435, 0.366159, 0.493817", \
           "0.258563, 0.262097, 0.272471, 0.287214, 0.304462, 0.379678, 0.506905", \
           "0.270770, 0.274277, 0.284599, 0.299369, 0.316804, 0.391465, 0.521306", \
           "0.284374, 0.287882, 0.298212, 0.313021, 0.330264, 0.404592, 0.534182" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020986, 0.026030, 0.044564, 0.076284, 0.115855, 0.278696, 0.571421", \
           "0.020804, 0.026053, 0.044595, 0.076133, 0.114524, 0.278591, 0.568351", \
           "0.020841, 0.025942, 0.044501, 0.075963, 0.116255, 0.278827, 0.568348", \
           "0.020813, 0.026145, 0.044278, 0.076065, 0.115914, 0.279849, 0.568887", \
           "0.020755, 0.026065, 0.044649, 0.076444, 0.115190, 0.279592, 0.577026", \
           "0.020978, 0.026197, 0.044695, 0.075997, 0.115226, 0.277957, 0.576507", \
           "0.020812, 0.025863, 0.044622, 0.077092, 0.115201, 0.281506, 0.576828" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020986, 0.026030, 0.044564, 0.076284, 0.115855, 0.278696, 0.571421", \
           "0.020804, 0.026053, 0.044595, 0.076133, 0.114524, 0.278591, 0.568351", \
           "0.020841, 0.025942, 0.044501, 0.075963, 0.116255, 0.278827, 0.568348", \
           "0.020813, 0.026145, 0.044278, 0.076065, 0.115914, 0.279849, 0.568887", \
           "0.020755, 0.026065, 0.044649, 0.076444, 0.115190, 0.279592, 0.577026", \
           "0.020978, 0.026197, 0.044695, 0.075997, 0.115226, 0.277957, 0.576507", \
           "0.020812, 0.025863, 0.044622, 0.077092, 0.115201, 0.281506, 0.576828" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.246211, 0.250892, 0.263965, 0.282325, 0.303089, 0.390478, 0.542889", \
           "0.247594, 0.252265, 0.265416, 0.283640, 0.304577, 0.391871, 0.544346", \
           "0.253250, 0.257972, 0.271037, 0.289342, 0.310080, 0.398294, 0.549818", \
           "0.262651, 0.267344, 0.280639, 0.298852, 0.319650, 0.406960, 0.561111", \
           "0.273706, 0.278368, 0.291605, 0.309866, 0.330756, 0.416459, 0.570398", \
           "0.283153, 0.287836, 0.301035, 0.319113, 0.340005, 0.428109, 0.581882", \
           "0.293313, 0.297982, 0.311328, 0.329557, 0.350435, 0.437387, 0.590031" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.209279, 0.213258, 0.224371, 0.239976, 0.257626, 0.331906, 0.461456", \
           "0.210455, 0.214425, 0.225604, 0.241094, 0.258890, 0.333091, 0.462694", \
           "0.215263, 0.219276, 0.230381, 0.245940, 0.263568, 0.338550, 0.467345", \
           "0.223253, 0.227242, 0.238543, 0.254025, 0.271702, 0.345916, 0.476945", \
           "0.232650, 0.236613, 0.247864, 0.263386, 0.281142, 0.353990, 0.484838", \
           "0.240680, 0.244660, 0.255880, 0.271246, 0.289004, 0.363893, 0.494599", \
           "0.249316, 0.253285, 0.264628, 0.280124, 0.297870, 0.371779, 0.501526" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023206, 0.028427, 0.045381, 0.074735, 0.110519, 0.273881, 0.549799", \
           "0.023058, 0.028522, 0.047830, 0.074982, 0.111931, 0.272807, 0.551950", \
           "0.023204, 0.027923, 0.047724, 0.075077, 0.111563, 0.273291, 0.552120", \
           "0.023275, 0.029177, 0.048149, 0.075098, 0.110869, 0.270526, 0.539762", \
           "0.023108, 0.028338, 0.046585, 0.074667, 0.110519, 0.269310, 0.547262", \
           "0.024473, 0.029035, 0.046640, 0.075042, 0.110466, 0.269498, 0.548007", \
           "0.022997, 0.027975, 0.045213, 0.074949, 0.110332, 0.269094, 0.548044" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023206, 0.028427, 0.045381, 0.074735, 0.110519, 0.273881, 0.549799", \
           "0.023058, 0.028522, 0.047830, 0.074982, 0.111931, 0.272807, 0.551950", \
           "0.023204, 0.027923, 0.047724, 0.075077, 0.111563, 0.273291, 0.552120", \
           "0.023275, 0.029177, 0.048149, 0.075098, 0.110869, 0.270526, 0.539762", \
           "0.023108, 0.028338, 0.046585, 0.074667, 0.110519, 0.269310, 0.547262", \
           "0.024473, 0.029035, 0.046640, 0.075042, 0.110466, 0.269498, 0.548007", \
           "0.022997, 0.027975, 0.045213, 0.074949, 0.110332, 0.269094, 0.548044" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.208171, 0.212255, 0.224421, 0.241834, 0.262524, 0.349668, 0.498423", \
           "0.209852, 0.213953, 0.226096, 0.243661, 0.263912, 0.351652, 0.501732", \
           "0.215650, 0.219756, 0.231900, 0.249364, 0.269599, 0.358106, 0.507820", \
           "0.224803, 0.229072, 0.241007, 0.258562, 0.278845, 0.366756, 0.516942", \
           "0.235983, 0.240140, 0.252344, 0.269690, 0.289981, 0.378471, 0.528150", \
           "0.245588, 0.249715, 0.261858, 0.279234, 0.299747, 0.387583, 0.540337", \
           "0.255130, 0.259257, 0.271411, 0.288833, 0.309119, 0.396564, 0.549022" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.176946, 0.180416, 0.190758, 0.205559, 0.223146, 0.297217, 0.423660", \
           "0.178374, 0.181860, 0.192182, 0.207112, 0.224326, 0.298904, 0.426472", \
           "0.183302, 0.186792, 0.197115, 0.211960, 0.229159, 0.304390, 0.431647", \
           "0.191083, 0.194711, 0.204856, 0.219778, 0.237018, 0.311743, 0.439401", \
           "0.200585, 0.204119, 0.214492, 0.229236, 0.246484, 0.321700, 0.448927", \
           "0.208750, 0.212257, 0.222579, 0.237349, 0.254785, 0.329446, 0.459286", \
           "0.216860, 0.220368, 0.230699, 0.245508, 0.262751, 0.337079, 0.466669" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020679, 0.026353, 0.044501, 0.075894, 0.114828, 0.282226, 0.556913", \
           "0.020993, 0.026365, 0.044375, 0.076329, 0.115237, 0.280900, 0.574823", \
           "0.020912, 0.026387, 0.044483, 0.076355, 0.115553, 0.280198, 0.567517", \
           "0.020930, 0.025891, 0.044535, 0.075888, 0.115322, 0.280885, 0.572739", \
           "0.021412, 0.026141, 0.044479, 0.075989, 0.114857, 0.279841, 0.574895", \
           "0.020833, 0.025965, 0.044597, 0.076587, 0.115021, 0.279356, 0.576814", \
           "0.020833, 0.026922, 0.044567, 0.076674, 0.114868, 0.280199, 0.572949" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020679, 0.026353, 0.044501, 0.075894, 0.114828, 0.282226, 0.556913", \
           "0.020993, 0.026365, 0.044375, 0.076329, 0.115237, 0.280900, 0.574823", \
           "0.020912, 0.026387, 0.044483, 0.076355, 0.115553, 0.280198, 0.567517", \
           "0.020930, 0.025891, 0.044535, 0.075888, 0.115322, 0.280885, 0.572739", \
           "0.021412, 0.026141, 0.044479, 0.075989, 0.114857, 0.279841, 0.574895", \
           "0.020833, 0.025965, 0.044597, 0.076587, 0.115021, 0.279356, 0.576814", \
           "0.020833, 0.026922, 0.044567, 0.076674, 0.114868, 0.280199, 0.572949" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227293, 0.231974, 0.245048, 0.263407, 0.284172, 0.371560, 0.523972", \
           "0.228591, 0.233262, 0.246413, 0.264636, 0.285573, 0.372868, 0.525342", \
           "0.234291, 0.239013, 0.252077, 0.270382, 0.291120, 0.379335, 0.530858", \
           "0.245013, 0.249707, 0.263001, 0.281215, 0.302012, 0.389323, 0.543474", \
           "0.260184, 0.264845, 0.278082, 0.296344, 0.317233, 0.402936, 0.556875", \
           "0.274417, 0.279099, 0.292298, 0.310376, 0.331268, 0.419372, 0.573145", \
           "0.290469, 0.295138, 0.308483, 0.326713, 0.347591, 0.434542, 0.587186" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.193199, 0.197178, 0.208291, 0.223896, 0.241546, 0.315826, 0.445376", \
           "0.194302, 0.198272, 0.209451, 0.224941, 0.242737, 0.316938, 0.446541", \
           "0.199147, 0.203161, 0.214266, 0.229825, 0.247452, 0.322435, 0.451230", \
           "0.208261, 0.212251, 0.223551, 0.239033, 0.256711, 0.330924, 0.461953", \
           "0.221156, 0.225119, 0.236370, 0.251892, 0.269648, 0.342496, 0.473344", \
           "0.233254, 0.237234, 0.248454, 0.263820, 0.281578, 0.356466, 0.487173", \
           "0.246899, 0.250867, 0.262211, 0.277706, 0.295452, 0.369361, 0.499108" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022957, 0.027967, 0.045639, 0.074249, 0.109592, 0.270035, 0.550454", \
           "0.024037, 0.028717, 0.046025, 0.076928, 0.111916, 0.271929, 0.551352", \
           "0.022986, 0.028280, 0.045297, 0.073647, 0.109589, 0.269970, 0.549450", \
           "0.022967, 0.028358, 0.045609, 0.074293, 0.111137, 0.269736, 0.548383", \
           "0.023705, 0.028744, 0.046040, 0.076990, 0.111810, 0.271842, 0.550766", \
           "0.023108, 0.028028, 0.045575, 0.074688, 0.113605, 0.279063, 0.546598", \
           "0.022842, 0.028253, 0.045147, 0.073683, 0.113346, 0.278928, 0.549188" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022957, 0.027967, 0.045639, 0.074249, 0.109592, 0.270035, 0.550454", \
           "0.024037, 0.028717, 0.046025, 0.076928, 0.111916, 0.271929, 0.551352", \
           "0.022986, 0.028280, 0.045297, 0.073647, 0.109589, 0.269970, 0.549450", \
           "0.022967, 0.028358, 0.045609, 0.074293, 0.111137, 0.269736, 0.548383", \
           "0.023705, 0.028744, 0.046040, 0.076990, 0.111810, 0.271842, 0.550766", \
           "0.023108, 0.028028, 0.045575, 0.074688, 0.113605, 0.279063, 0.546598", \
           "0.022842, 0.028253, 0.045147, 0.073683, 0.113346, 0.278928, 0.549188" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.090914, 0.095595, 0.108669, 0.127028, 0.147793, 0.235181, 0.387592", \
           "0.092371, 0.097042, 0.110193, 0.128417, 0.149354, 0.236648, 0.389123", \
           "0.098056, 0.102778, 0.115843, 0.134148, 0.154886, 0.243100, 0.394624", \
           "0.107474, 0.112167, 0.125462, 0.143676, 0.164473, 0.251784, 0.405935", \
           "0.118570, 0.123232, 0.136469, 0.154730, 0.175620, 0.261323, 0.415262", \
           "0.127983, 0.132665, 0.145865, 0.163942, 0.184834, 0.272938, 0.426711", \
           "0.137465, 0.142134, 0.155479, 0.173709, 0.194587, 0.281538, 0.434182" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077277, 0.081256, 0.092368, 0.107974, 0.125624, 0.199904, 0.329454", \
           "0.078516, 0.082486, 0.093664, 0.109154, 0.126951, 0.201151, 0.330754", \
           "0.083348, 0.087361, 0.098466, 0.114026, 0.131653, 0.206635, 0.335430", \
           "0.091353, 0.095342, 0.106643, 0.122124, 0.139802, 0.214016, 0.345044", \
           "0.100785, 0.104747, 0.115998, 0.131521, 0.149277, 0.222124, 0.352973", \
           "0.108785, 0.112765, 0.123985, 0.139351, 0.157109, 0.231998, 0.362704", \
           "0.116845, 0.120814, 0.132157, 0.147652, 0.165399, 0.239307, 0.369055" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021320, 0.026246, 0.044656, 0.076208, 0.114680, 0.285445, 0.574354", \
           "0.021827, 0.026274, 0.044466, 0.076191, 0.115130, 0.283015, 0.573348", \
           "0.022077, 0.026349, 0.044927, 0.076515, 0.115320, 0.282169, 0.572392", \
           "0.021125, 0.026845, 0.044814, 0.077250, 0.114816, 0.282432, 0.573668", \
           "0.022001, 0.026679, 0.044891, 0.076765, 0.116728, 0.283362, 0.574502", \
           "0.021298, 0.026380, 0.045011, 0.076881, 0.115428, 0.282578, 0.573145", \
           "0.021140, 0.026554, 0.044645, 0.077094, 0.114881, 0.279946, 0.573851" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021320, 0.026246, 0.044656, 0.076208, 0.114680, 0.285445, 0.574354", \
           "0.021827, 0.026274, 0.044466, 0.076191, 0.115130, 0.283015, 0.573348", \
           "0.022077, 0.026349, 0.044927, 0.076515, 0.115320, 0.282169, 0.572392", \
           "0.021125, 0.026845, 0.044814, 0.077250, 0.114816, 0.282432, 0.573668", \
           "0.022001, 0.026679, 0.044891, 0.076765, 0.116728, 0.283362, 0.574502", \
           "0.021298, 0.026380, 0.045011, 0.076881, 0.115428, 0.282578, 0.573145", \
           "0.021140, 0.026554, 0.044645, 0.077094, 0.114881, 0.279946, 0.573851" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095619, 0.100299, 0.113373, 0.131732, 0.152497, 0.239886, 0.392297", \
           "0.097056, 0.101727, 0.114878, 0.133102, 0.154039, 0.241333, 0.393808", \
           "0.102956, 0.107678, 0.120743, 0.139048, 0.159786, 0.248000, 0.399524", \
           "0.113817, 0.118511, 0.131806, 0.150019, 0.170817, 0.258127, 0.412278", \
           "0.130622, 0.135284, 0.148520, 0.166782, 0.187671, 0.273374, 0.427314", \
           "0.146567, 0.151249, 0.164449, 0.182527, 0.203418, 0.291523, 0.445295", \
           "0.164617, 0.169286, 0.182631, 0.200861, 0.221739, 0.308691, 0.461335" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.081276, 0.085255, 0.096367, 0.111973, 0.129623, 0.203903, 0.333452", \
           "0.082498, 0.086468, 0.097646, 0.113137, 0.130933, 0.205133, 0.334737", \
           "0.087513, 0.091527, 0.102631, 0.118191, 0.135818, 0.210800, 0.339595", \
           "0.096745, 0.100734, 0.112035, 0.127516, 0.145194, 0.219408, 0.350436", \
           "0.111028, 0.114991, 0.126242, 0.141764, 0.159521, 0.232368, 0.363217", \
           "0.124582, 0.128562, 0.139782, 0.155148, 0.172906, 0.247794, 0.378501", \
           "0.139925, 0.143893, 0.155237, 0.170732, 0.188478, 0.262387, 0.392134" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022753, 0.028025, 0.045925, 0.074238, 0.111361, 0.270972, 0.549576", \
           "0.022815, 0.028424, 0.045399, 0.073922, 0.111563, 0.270578, 0.548714", \
           "0.022914, 0.028588, 0.045314, 0.074129, 0.111705, 0.271761, 0.548373", \
           "0.022708, 0.028237, 0.045937, 0.076057, 0.111154, 0.269845, 0.550544", \
           "0.022888, 0.028036, 0.045829, 0.074039, 0.111462, 0.269548, 0.552980", \
           "0.022865, 0.028330, 0.046600, 0.076121, 0.113000, 0.271054, 0.552091", \
           "0.023052, 0.027911, 0.045621, 0.073810, 0.110440, 0.270058, 0.546883" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022753, 0.028025, 0.045925, 0.074238, 0.111361, 0.270972, 0.549576", \
           "0.022815, 0.028424, 0.045399, 0.073922, 0.111563, 0.270578, 0.548714", \
           "0.022914, 0.028588, 0.045314, 0.074129, 0.111705, 0.271761, 0.548373", \
           "0.022708, 0.028237, 0.045937, 0.076057, 0.111154, 0.269845, 0.550544", \
           "0.022888, 0.028036, 0.045829, 0.074039, 0.111462, 0.269548, 0.552980", \
           "0.022865, 0.028330, 0.046600, 0.076121, 0.113000, 0.271054, 0.552091", \
           "0.023052, 0.027911, 0.045621, 0.073810, 0.110440, 0.270058, 0.546883" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.082886, 0.086969, 0.099135, 0.116549, 0.137238, 0.224382, 0.373137", \
           "0.084254, 0.088355, 0.100498, 0.118063, 0.138314, 0.226053, 0.376133", \
           "0.089201, 0.093307, 0.105451, 0.122916, 0.143151, 0.231658, 0.381371", \
           "0.097516, 0.101784, 0.113719, 0.131274, 0.151557, 0.239469, 0.389654", \
           "0.108869, 0.113026, 0.125231, 0.142576, 0.162868, 0.251357, 0.401037", \
           "0.118566, 0.122693, 0.134836, 0.152212, 0.172725, 0.260561, 0.413315", \
           "0.128543, 0.132670, 0.144824, 0.162246, 0.182532, 0.269977, 0.422436" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070453, 0.073923, 0.084265, 0.099066, 0.116653, 0.190725, 0.317167", \
           "0.071616, 0.075102, 0.085423, 0.100353, 0.117567, 0.192145, 0.319713", \
           "0.075821, 0.079311, 0.089634, 0.104478, 0.121678, 0.196909, 0.324166", \
           "0.082888, 0.086516, 0.096661, 0.111583, 0.128824, 0.203548, 0.331206", \
           "0.092539, 0.096072, 0.106446, 0.121190, 0.138438, 0.213654, 0.340881", \
           "0.100781, 0.104289, 0.114611, 0.129381, 0.146816, 0.221477, 0.351318", \
           "0.109262, 0.112770, 0.123100, 0.137909, 0.155153, 0.229480, 0.359070" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.086455, 0.091136, 0.104210, 0.122569, 0.143334, 0.230722, 0.383133", \
           "0.087464, 0.092134, 0.105285, 0.123509, 0.144446, 0.231741, 0.384215", \
           "0.091968, 0.096690, 0.109754, 0.128059, 0.148798, 0.237012, 0.388536", \
           "0.100932, 0.105626, 0.118921, 0.137134, 0.157932, 0.245242, 0.399393", \
           "0.113708, 0.118370, 0.131606, 0.149868, 0.170757, 0.256460, 0.410400", \
           "0.124721, 0.129404, 0.142603, 0.160681, 0.181573, 0.269677, 0.423450", \
           "0.137674, 0.142342, 0.155688, 0.173918, 0.194795, 0.281747, 0.434391" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073487, 0.077465, 0.088578, 0.104183, 0.121834, 0.196114, 0.325663", \
           "0.074344, 0.078314, 0.089492, 0.104983, 0.122779, 0.196980, 0.326583", \
           "0.078173, 0.082186, 0.093291, 0.108851, 0.126478, 0.201460, 0.330255", \
           "0.085793, 0.089782, 0.101082, 0.116564, 0.134242, 0.208456, 0.339484", \
           "0.096652, 0.100614, 0.111865, 0.127388, 0.145144, 0.217991, 0.348840", \
           "0.106013, 0.109993, 0.121213, 0.136579, 0.154337, 0.229225, 0.359932", \
           "0.117023, 0.120991, 0.132335, 0.147830, 0.165576, 0.239485, 0.369232" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.109510, 0.113593, 0.125759, 0.143173, 0.163862, 0.251006, 0.399761", \
           "0.110878, 0.114979, 0.127122, 0.144687, 0.164938, 0.252677, 0.402757", \
           "0.115825, 0.119931, 0.132075, 0.149540, 0.169775, 0.258282, 0.407995", \
           "0.124140, 0.128408, 0.140343, 0.157898, 0.178181, 0.266093, 0.416278", \
           "0.135493, 0.139650, 0.151855, 0.169200, 0.189492, 0.277981, 0.427661", \
           "0.145190, 0.149317, 0.161460, 0.178836, 0.199349, 0.287185, 0.439939", \
           "0.155167, 0.159294, 0.171448, 0.188870, 0.209156, 0.296601, 0.449060" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093083, 0.096554, 0.106895, 0.121697, 0.139283, 0.213355, 0.339797", \
           "0.094246, 0.097732, 0.108054, 0.122984, 0.140198, 0.214776, 0.342344", \
           "0.098451, 0.101942, 0.112264, 0.127109, 0.144308, 0.219539, 0.346796", \
           "0.105519, 0.109147, 0.119292, 0.134213, 0.151454, 0.226179, 0.353837", \
           "0.115169, 0.118703, 0.129077, 0.143820, 0.161068, 0.236284, 0.363511", \
           "0.123412, 0.126919, 0.137241, 0.152011, 0.169447, 0.244108, 0.373948", \
           "0.131892, 0.135400, 0.145731, 0.160539, 0.177783, 0.252111, 0.381701" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.110750, 0.115430, 0.128504, 0.146863, 0.167628, 0.255017, 0.407428", \
           "0.111758, 0.116429, 0.129580, 0.147804, 0.168741, 0.256035, 0.408510", \
           "0.116263, 0.120985, 0.134049, 0.152354, 0.173092, 0.261307, 0.412830", \
           "0.125227, 0.129921, 0.143215, 0.161429, 0.182226, 0.269537, 0.423688", \
           "0.138003, 0.142664, 0.155901, 0.174163, 0.195052, 0.280755, 0.434694", \
           "0.149016, 0.153699, 0.166898, 0.184976, 0.205868, 0.293972, 0.447744", \
           "0.161968, 0.166637, 0.179982, 0.198212, 0.219090, 0.306042, 0.458686" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094137, 0.098116, 0.109229, 0.124834, 0.142484, 0.216764, 0.346314", \
           "0.094995, 0.098965, 0.110143, 0.125633, 0.143430, 0.217630, 0.347233", \
           "0.098823, 0.102837, 0.113942, 0.129501, 0.147128, 0.222111, 0.350906", \
           "0.106443, 0.110433, 0.121733, 0.137215, 0.154892, 0.229106, 0.360135", \
           "0.117302, 0.121265, 0.132516, 0.148038, 0.165794, 0.238642, 0.369490", \
           "0.126664, 0.130644, 0.141863, 0.157230, 0.174987, 0.249876, 0.380583", \
           "0.137673, 0.141642, 0.152985, 0.168480, 0.186227, 0.260135, 0.389883" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164286, 0.168369, 0.180535, 0.197949, 0.218638, 0.305782, 0.454537", \
           "0.165998, 0.170099, 0.182242, 0.199806, 0.220058, 0.307797, 0.457877", \
           "0.171811, 0.175917, 0.188061, 0.205526, 0.225760, 0.314268, 0.463981", \
           "0.180986, 0.185254, 0.197190, 0.214745, 0.235028, 0.322939, 0.473125", \
           "0.192278, 0.196435, 0.208639, 0.225985, 0.246277, 0.334766, 0.484445", \
           "0.201658, 0.205785, 0.217928, 0.235304, 0.255817, 0.343653, 0.496407", \
           "0.210997, 0.215124, 0.227278, 0.244700, 0.264986, 0.352431, 0.504890" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139643, 0.143113, 0.153455, 0.168256, 0.185843, 0.259915, 0.386357", \
           "0.141098, 0.144584, 0.154905, 0.169835, 0.187049, 0.261627, 0.389195", \
           "0.146039, 0.149530, 0.159852, 0.174697, 0.191896, 0.267127, 0.394384", \
           "0.153838, 0.157466, 0.167611, 0.182533, 0.199774, 0.274498, 0.402156", \
           "0.163436, 0.166970, 0.177344, 0.192087, 0.209335, 0.284551, 0.411778", \
           "0.171410, 0.174917, 0.185239, 0.200009, 0.217444, 0.292105, 0.421946", \
           "0.179348, 0.182856, 0.193186, 0.207995, 0.225239, 0.299566, 0.429156" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027417, 0.032797, 0.053158, 0.087110, 0.127743, 0.299562, 0.599687", \
           "0.028081, 0.032858, 0.053186, 0.086872, 0.128379, 0.299168, 0.599634", \
           "0.027571, 0.033123, 0.052965, 0.086566, 0.128186, 0.298731, 0.601486", \
           "0.027754, 0.033436, 0.053297, 0.087219, 0.127669, 0.300822, 0.601807", \
           "0.027443, 0.032959, 0.053378, 0.087459, 0.127786, 0.300393, 0.599978", \
           "0.027802, 0.033122, 0.053272, 0.087390, 0.127484, 0.298102, 0.602225", \
           "0.028147, 0.034073, 0.053486, 0.087128, 0.127454, 0.298775, 0.602546" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027417, 0.032797, 0.053158, 0.087110, 0.127743, 0.299562, 0.599687", \
           "0.028081, 0.032858, 0.053186, 0.086872, 0.128379, 0.299168, 0.599634", \
           "0.027571, 0.033123, 0.052965, 0.086566, 0.128186, 0.298731, 0.601486", \
           "0.027754, 0.033436, 0.053297, 0.087219, 0.127669, 0.300822, 0.601807", \
           "0.027443, 0.032959, 0.053378, 0.087459, 0.127786, 0.300393, 0.599978", \
           "0.027802, 0.033122, 0.053272, 0.087390, 0.127484, 0.298102, 0.602225", \
           "0.028147, 0.034073, 0.053486, 0.087128, 0.127454, 0.298775, 0.602546" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.166104, 0.170785, 0.183858, 0.202217, 0.222982, 0.310371, 0.462782", \
           "0.167541, 0.172212, 0.185363, 0.203587, 0.224524, 0.311818, 0.464293", \
           "0.173442, 0.178163, 0.191228, 0.209533, 0.230271, 0.318485, 0.470009", \
           "0.184302, 0.188996, 0.202291, 0.220504, 0.241302, 0.328612, 0.482763", \
           "0.201107, 0.205769, 0.219005, 0.237267, 0.258156, 0.343859, 0.497799", \
           "0.217052, 0.221735, 0.234934, 0.253012, 0.273903, 0.362008, 0.515780", \
           "0.235102, 0.239771, 0.253117, 0.271346, 0.292224, 0.379176, 0.531820" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.141188, 0.145167, 0.156280, 0.171885, 0.189535, 0.263815, 0.393365", \
           "0.142410, 0.146380, 0.157559, 0.173049, 0.190845, 0.265046, 0.394649", \
           "0.147425, 0.151439, 0.162544, 0.178103, 0.195730, 0.270713, 0.399508", \
           "0.156657, 0.160647, 0.171947, 0.187429, 0.205106, 0.279320, 0.410349", \
           "0.170941, 0.174903, 0.186155, 0.201677, 0.219433, 0.292280, 0.423129", \
           "0.184494, 0.188474, 0.199694, 0.215060, 0.232818, 0.307706, 0.438413", \
           "0.199837, 0.203806, 0.215149, 0.230644, 0.248390, 0.322299, 0.452047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028204, 0.033184, 0.051173, 0.081131, 0.118000, 0.276201, 0.551668", \
           "0.028316, 0.033171, 0.050966, 0.081058, 0.117905, 0.276509, 0.549417", \
           "0.028255, 0.033412, 0.051195, 0.081051, 0.117914, 0.277362, 0.551036", \
           "0.028750, 0.033637, 0.051609, 0.081755, 0.118545, 0.276398, 0.551226", \
           "0.028321, 0.033384, 0.051411, 0.081507, 0.118224, 0.278265, 0.557153", \
           "0.028546, 0.033673, 0.051087, 0.081265, 0.117974, 0.276133, 0.553037", \
           "0.029886, 0.034555, 0.051552, 0.081221, 0.118219, 0.276327, 0.554398" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028204, 0.033184, 0.051173, 0.081131, 0.118000, 0.276201, 0.551668", \
           "0.028316, 0.033171, 0.050966, 0.081058, 0.117905, 0.276509, 0.549417", \
           "0.028255, 0.033412, 0.051195, 0.081051, 0.117914, 0.277362, 0.551036", \
           "0.028750, 0.033637, 0.051609, 0.081755, 0.118545, 0.276398, 0.551226", \
           "0.028321, 0.033384, 0.051411, 0.081507, 0.118224, 0.278265, 0.557153", \
           "0.028546, 0.033673, 0.051087, 0.081265, 0.117974, 0.276133, 0.553037", \
           "0.029886, 0.034555, 0.051552, 0.081221, 0.118219, 0.276327, 0.554398" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219318, 0.223401, 0.235568, 0.252981, 0.273671, 0.360814, 0.509570", \
           "0.220892, 0.224993, 0.237137, 0.254701, 0.274953, 0.362692, 0.512772", \
           "0.226546, 0.230652, 0.242796, 0.260261, 0.280495, 0.369003, 0.518716", \
           "0.236728, 0.240996, 0.252931, 0.270487, 0.290770, 0.378681, 0.528867", \
           "0.251709, 0.255866, 0.268071, 0.285416, 0.305708, 0.394197, 0.543876", \
           "0.265095, 0.269221, 0.281365, 0.298741, 0.319254, 0.407090, 0.559844", \
           "0.279849, 0.283976, 0.296130, 0.313552, 0.333838, 0.421283, 0.573742" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.186420, 0.189891, 0.200233, 0.215034, 0.232620, 0.306692, 0.433135", \
           "0.187759, 0.191244, 0.201566, 0.216496, 0.233710, 0.308288, 0.435856", \
           "0.192564, 0.196054, 0.206377, 0.221222, 0.238421, 0.313652, 0.440909", \
           "0.201219, 0.204847, 0.214992, 0.229914, 0.247154, 0.321879, 0.449537", \
           "0.213953, 0.217486, 0.227860, 0.242604, 0.259852, 0.335068, 0.462295", \
           "0.225331, 0.228838, 0.239160, 0.253930, 0.271366, 0.346027, 0.475867", \
           "0.237872, 0.241380, 0.251711, 0.266519, 0.283763, 0.358091, 0.487680" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027445, 0.033017, 0.053287, 0.087057, 0.128146, 0.303579, 0.605378", \
           "0.027490, 0.032969, 0.053199, 0.087012, 0.127997, 0.303612, 0.599281", \
           "0.027448, 0.032939, 0.053214, 0.086945, 0.127790, 0.303524, 0.602158", \
           "0.027461, 0.032956, 0.053203, 0.086937, 0.127978, 0.307784, 0.599293", \
           "0.027411, 0.032903, 0.053220, 0.086965, 0.128018, 0.308180, 0.602470", \
           "0.027564, 0.033115, 0.053321, 0.087105, 0.128901, 0.305237, 0.605618", \
           "0.027474, 0.032951, 0.053467, 0.086997, 0.127767, 0.300329, 0.605648" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027445, 0.033017, 0.053287, 0.087057, 0.128146, 0.303579, 0.605378", \
           "0.027490, 0.032969, 0.053199, 0.087012, 0.127997, 0.303612, 0.599281", \
           "0.027448, 0.032939, 0.053214, 0.086945, 0.127790, 0.303524, 0.602158", \
           "0.027461, 0.032956, 0.053203, 0.086937, 0.127978, 0.307784, 0.599293", \
           "0.027411, 0.032903, 0.053220, 0.086965, 0.128018, 0.308180, 0.602470", \
           "0.027564, 0.033115, 0.053321, 0.087105, 0.128901, 0.305237, 0.605618", \
           "0.027474, 0.032951, 0.053467, 0.086997, 0.127767, 0.300329, 0.605648" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.222130, 0.226811, 0.239885, 0.258244, 0.279009, 0.366397, 0.518808", \
           "0.223528, 0.228199, 0.241350, 0.259574, 0.280511, 0.367805, 0.520280", \
           "0.229226, 0.233947, 0.247012, 0.265317, 0.286055, 0.374269, 0.525793", \
           "0.238734, 0.243428, 0.256723, 0.274936, 0.295734, 0.383044, 0.537195", \
           "0.250467, 0.255129, 0.268366, 0.286627, 0.307517, 0.393220, 0.547159", \
           "0.260410, 0.265092, 0.278292, 0.296370, 0.317261, 0.405365, 0.559138", \
           "0.271456, 0.276125, 0.289470, 0.307700, 0.328577, 0.415529, 0.568173" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188811, 0.192789, 0.203902, 0.219507, 0.237158, 0.311438, 0.440987", \
           "0.189999, 0.193969, 0.205147, 0.220638, 0.238434, 0.312634, 0.442238", \
           "0.194842, 0.198855, 0.209960, 0.225519, 0.243147, 0.318129, 0.446924", \
           "0.202924, 0.206914, 0.218214, 0.233696, 0.251374, 0.325588, 0.456616", \
           "0.212897, 0.216860, 0.228111, 0.243633, 0.261389, 0.334237, 0.465085", \
           "0.221348, 0.225328, 0.236548, 0.251914, 0.269672, 0.344561, 0.475267", \
           "0.230737, 0.234706, 0.246049, 0.261545, 0.279291, 0.353200, 0.482947" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028334, 0.033197, 0.051001, 0.081172, 0.118156, 0.277249, 0.554495", \
           "0.028324, 0.033167, 0.051045, 0.081156, 0.118078, 0.276609, 0.557585", \
           "0.028241, 0.033155, 0.050996, 0.081114, 0.118064, 0.277463, 0.556761", \
           "0.028258, 0.033108, 0.051138, 0.081292, 0.118226, 0.277686, 0.554176", \
           "0.028212, 0.033262, 0.051028, 0.081145, 0.118071, 0.276708, 0.554473", \
           "0.028404, 0.033260, 0.051081, 0.081261, 0.118214, 0.276250, 0.555675", \
           "0.028292, 0.033144, 0.051069, 0.081053, 0.118231, 0.276343, 0.555933" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028334, 0.033197, 0.051001, 0.081172, 0.118156, 0.277249, 0.554495", \
           "0.028324, 0.033167, 0.051045, 0.081156, 0.118078, 0.276609, 0.557585", \
           "0.028241, 0.033155, 0.050996, 0.081114, 0.118064, 0.277463, 0.556761", \
           "0.028258, 0.033108, 0.051138, 0.081292, 0.118226, 0.277686, 0.554176", \
           "0.028212, 0.033262, 0.051028, 0.081145, 0.118071, 0.276708, 0.554473", \
           "0.028404, 0.033260, 0.051081, 0.081261, 0.118214, 0.276250, 0.555675", \
           "0.028292, 0.033144, 0.051069, 0.081053, 0.118231, 0.276343, 0.555933" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.232130, 0.236214, 0.248380, 0.265793, 0.286483, 0.373627, 0.522382", \
           "0.233816, 0.237917, 0.250060, 0.267624, 0.287876, 0.375615, 0.525695", \
           "0.239668, 0.243774, 0.255918, 0.273382, 0.293617, 0.382124, 0.531838", \
           "0.249230, 0.253498, 0.265434, 0.282989, 0.303272, 0.391183, 0.541369", \
           "0.261084, 0.265241, 0.277446, 0.294791, 0.315083, 0.403572, 0.553251", \
           "0.270850, 0.274977, 0.287120, 0.304497, 0.325009, 0.412846, 0.565599", \
           "0.281529, 0.285656, 0.297809, 0.315231, 0.335518, 0.422962, 0.575421" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.197311, 0.200782, 0.211123, 0.225924, 0.243511, 0.317583, 0.444025", \
           "0.198743, 0.202229, 0.212551, 0.227481, 0.244695, 0.319273, 0.446841", \
           "0.203717, 0.207208, 0.217530, 0.232375, 0.249574, 0.324805, 0.452062", \
           "0.211846, 0.215474, 0.225619, 0.240540, 0.257781, 0.332506, 0.460163", \
           "0.221922, 0.225455, 0.235829, 0.250572, 0.267820, 0.343036, 0.470264", \
           "0.230223, 0.233730, 0.244052, 0.258822, 0.276258, 0.350919, 0.480759", \
           "0.239299, 0.242807, 0.253138, 0.267947, 0.285190, 0.359518, 0.489108" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027392, 0.032872, 0.053274, 0.087142, 0.128013, 0.298129, 0.598394", \
           "0.027424, 0.032886, 0.053098, 0.087146, 0.128150, 0.302187, 0.594890", \
           "0.027387, 0.032826, 0.053140, 0.087018, 0.128177, 0.299926, 0.603648", \
           "0.027382, 0.032766, 0.053223, 0.087130, 0.129303, 0.300226, 0.596050", \
           "0.027412, 0.032789, 0.053220, 0.087361, 0.128977, 0.299828, 0.595019", \
           "0.027447, 0.032967, 0.053316, 0.087287, 0.128973, 0.299857, 0.598947", \
           "0.027520, 0.032859, 0.053186, 0.086779, 0.127934, 0.299958, 0.602528" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027392, 0.032872, 0.053274, 0.087142, 0.128013, 0.298129, 0.598394", \
           "0.027424, 0.032886, 0.053098, 0.087146, 0.128150, 0.302187, 0.594890", \
           "0.027387, 0.032826, 0.053140, 0.087018, 0.128177, 0.299926, 0.603648", \
           "0.027382, 0.032766, 0.053223, 0.087130, 0.129303, 0.300226, 0.596050", \
           "0.027412, 0.032789, 0.053220, 0.087361, 0.128977, 0.299828, 0.595019", \
           "0.027447, 0.032967, 0.053316, 0.087287, 0.128973, 0.299857, 0.598947", \
           "0.027520, 0.032859, 0.053186, 0.086779, 0.127934, 0.299958, 0.602528" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.241578, 0.246259, 0.259333, 0.277692, 0.298457, 0.385846, 0.538257", \
           "0.242894, 0.247565, 0.260716, 0.278940, 0.299877, 0.387171, 0.539646", \
           "0.248512, 0.253234, 0.266299, 0.284604, 0.305342, 0.393556, 0.545080", \
           "0.258892, 0.263585, 0.276880, 0.295094, 0.315891, 0.403202, 0.557352", \
           "0.273542, 0.278204, 0.291441, 0.309702, 0.330592, 0.416295, 0.570234", \
           "0.286889, 0.291571, 0.304770, 0.322848, 0.343740, 0.431844, 0.585617", \
           "0.301655, 0.306324, 0.319669, 0.337899, 0.358777, 0.445728, 0.598372" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205342, 0.209320, 0.220433, 0.236038, 0.253689, 0.327969, 0.457518", \
           "0.206460, 0.210430, 0.221608, 0.237099, 0.254895, 0.329096, 0.458699", \
           "0.211236, 0.215249, 0.226354, 0.241913, 0.259541, 0.334523, 0.463318", \
           "0.220058, 0.224047, 0.235348, 0.250830, 0.268507, 0.342721, 0.473750", \
           "0.232511, 0.236474, 0.247725, 0.263247, 0.281003, 0.353850, 0.484699", \
           "0.243855, 0.247835, 0.259055, 0.274421, 0.292179, 0.367067, 0.497774", \
           "0.256407, 0.260375, 0.271719, 0.287214, 0.304960, 0.378869, 0.508616" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028243, 0.033180, 0.051028, 0.081172, 0.118352, 0.278303, 0.550792", \
           "0.028469, 0.033304, 0.050982, 0.081009, 0.118208, 0.277627, 0.553249", \
           "0.028217, 0.033146, 0.051069, 0.081178, 0.118383, 0.277578, 0.553331", \
           "0.028250, 0.033146, 0.051030, 0.081187, 0.118317, 0.278686, 0.554309", \
           "0.028272, 0.033132, 0.051013, 0.081114, 0.118207, 0.277196, 0.554012", \
           "0.028752, 0.033156, 0.051388, 0.081078, 0.118423, 0.278368, 0.552722", \
           "0.028263, 0.033239, 0.051319, 0.081609, 0.118145, 0.278244, 0.554071" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028243, 0.033180, 0.051028, 0.081172, 0.118352, 0.278303, 0.550792", \
           "0.028469, 0.033304, 0.050982, 0.081009, 0.118208, 0.277627, 0.553249", \
           "0.028217, 0.033146, 0.051069, 0.081178, 0.118383, 0.277578, 0.553331", \
           "0.028250, 0.033146, 0.051030, 0.081187, 0.118317, 0.278686, 0.554309", \
           "0.028272, 0.033132, 0.051013, 0.081114, 0.118207, 0.277196, 0.554012", \
           "0.028752, 0.033156, 0.051388, 0.081078, 0.118423, 0.278368, 0.552722", \
           "0.028263, 0.033239, 0.051319, 0.081609, 0.118145, 0.278244, 0.554071" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085061, 0.089144, 0.101310, 0.118724, 0.139413, 0.226557, 0.375312", \
           "0.086448, 0.090549, 0.102692, 0.120256, 0.140508, 0.228247, 0.378327", \
           "0.091612, 0.095718, 0.107862, 0.125326, 0.145561, 0.234068, 0.383782", \
           "0.100541, 0.104810, 0.116745, 0.134300, 0.154583, 0.242494, 0.392680", \
           "0.113569, 0.117726, 0.129931, 0.147276, 0.167568, 0.256057, 0.405736", \
           "0.125260, 0.129387, 0.141530, 0.158907, 0.179419, 0.267256, 0.420009", \
           "0.137390, 0.141517, 0.153671, 0.171092, 0.191379, 0.278823, 0.431282" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072301, 0.075772, 0.086114, 0.100915, 0.118501, 0.192573, 0.319016", \
           "0.073480, 0.076966, 0.087288, 0.102218, 0.119432, 0.194010, 0.321578", \
           "0.077870, 0.081360, 0.091683, 0.106527, 0.123727, 0.198958, 0.326215", \
           "0.085460, 0.089088, 0.099233, 0.114155, 0.131395, 0.206120, 0.333778", \
           "0.096534, 0.100067, 0.110441, 0.125185, 0.142433, 0.217649, 0.344876", \
           "0.106471, 0.109979, 0.120301, 0.135071, 0.152506, 0.227167, 0.357008", \
           "0.116781, 0.120289, 0.130620, 0.145429, 0.162672, 0.237000, 0.366590" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020699, 0.025711, 0.043983, 0.075620, 0.113164, 0.276580, 0.565410", \
           "0.020658, 0.025723, 0.044005, 0.075072, 0.113646, 0.277115, 0.565111", \
           "0.020692, 0.025643, 0.044009, 0.075087, 0.114888, 0.277137, 0.569857", \
           "0.020663, 0.025705, 0.044050, 0.075258, 0.113671, 0.277059, 0.572575", \
           "0.020945, 0.026167, 0.044554, 0.075485, 0.114882, 0.276688, 0.568471", \
           "0.020858, 0.025746, 0.043964, 0.076134, 0.113913, 0.277029, 0.561353", \
           "0.020781, 0.025641, 0.043840, 0.075171, 0.113660, 0.275390, 0.571655" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020699, 0.025711, 0.043983, 0.075620, 0.113164, 0.276580, 0.565410", \
           "0.020658, 0.025723, 0.044005, 0.075072, 0.113646, 0.277115, 0.565111", \
           "0.020692, 0.025643, 0.044009, 0.075087, 0.114888, 0.277137, 0.569857", \
           "0.020663, 0.025705, 0.044050, 0.075258, 0.113671, 0.277059, 0.572575", \
           "0.020945, 0.026167, 0.044554, 0.075485, 0.114882, 0.276688, 0.568471", \
           "0.020858, 0.025746, 0.043964, 0.076134, 0.113913, 0.277029, 0.561353", \
           "0.020781, 0.025641, 0.043840, 0.075171, 0.113660, 0.275390, 0.571655" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.091990, 0.096671, 0.109744, 0.128103, 0.148868, 0.236257, 0.388668", \
           "0.093014, 0.097684, 0.110835, 0.129059, 0.149996, 0.237291, 0.389765", \
           "0.097461, 0.102183, 0.115247, 0.133552, 0.154290, 0.242505, 0.394028", \
           "0.106192, 0.110885, 0.124180, 0.142394, 0.163191, 0.250502, 0.404653", \
           "0.120167, 0.124829, 0.138066, 0.156327, 0.177217, 0.262920, 0.416859", \
           "0.132432, 0.137114, 0.150314, 0.168392, 0.189283, 0.277387, 0.431160", \
           "0.146535, 0.151204, 0.164549, 0.182779, 0.203657, 0.290608, 0.443252" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.078191, 0.082170, 0.093283, 0.108888, 0.126538, 0.200818, 0.330368", \
           "0.079062, 0.083032, 0.094210, 0.109700, 0.127497, 0.201697, 0.331301", \
           "0.082842, 0.086855, 0.097960, 0.113519, 0.131147, 0.206129, 0.334924", \
           "0.090263, 0.094253, 0.105553, 0.121035, 0.138712, 0.212926, 0.343955", \
           "0.102142, 0.106105, 0.117356, 0.132878, 0.150634, 0.223482, 0.354330", \
           "0.112567, 0.116547, 0.127767, 0.143133, 0.160891, 0.235779, 0.366486", \
           "0.124555, 0.128523, 0.139867, 0.155362, 0.173108, 0.247017, 0.376764" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022611, 0.027562, 0.044975, 0.074013, 0.109505, 0.265237, 0.536101", \
           "0.022533, 0.027616, 0.044956, 0.073866, 0.110223, 0.264930, 0.537884", \
           "0.022549, 0.027386, 0.044660, 0.073474, 0.110014, 0.264078, 0.534507", \
           "0.022542, 0.027629, 0.044551, 0.073371, 0.110185, 0.264873, 0.535701", \
           "0.022924, 0.027980, 0.045439, 0.074353, 0.110757, 0.267052, 0.535722", \
           "0.022507, 0.027516, 0.044501, 0.073442, 0.109306, 0.263617, 0.534240", \
           "0.022636, 0.027515, 0.044773, 0.073518, 0.109024, 0.263868, 0.539410" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022611, 0.027562, 0.044975, 0.074013, 0.109505, 0.265237, 0.536101", \
           "0.022533, 0.027616, 0.044956, 0.073866, 0.110223, 0.264930, 0.537884", \
           "0.022549, 0.027386, 0.044660, 0.073474, 0.110014, 0.264078, 0.534507", \
           "0.022542, 0.027629, 0.044551, 0.073371, 0.110185, 0.264873, 0.535701", \
           "0.022924, 0.027980, 0.045439, 0.074353, 0.110757, 0.267052, 0.535722", \
           "0.022507, 0.027516, 0.044501, 0.073442, 0.109306, 0.263617, 0.534240", \
           "0.022636, 0.027515, 0.044773, 0.073518, 0.109024, 0.263868, 0.539410" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.117616, 0.121699, 0.133865, 0.151279, 0.171968, 0.259112, 0.407867", \
           "0.119003, 0.123104, 0.135247, 0.152811, 0.173063, 0.260802, 0.410882", \
           "0.124167, 0.128273, 0.140417, 0.157881, 0.178116, 0.266623, 0.416337", \
           "0.133096, 0.137365, 0.149300, 0.166855, 0.187138, 0.275049, 0.425235", \
           "0.146124, 0.150281, 0.162486, 0.179831, 0.200123, 0.288612, 0.438292", \
           "0.157816, 0.161942, 0.174085, 0.191462, 0.211974, 0.299811, 0.452564", \
           "0.169945, 0.174072, 0.186226, 0.203647, 0.223934, 0.311378, 0.463837" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.099973, 0.103444, 0.113786, 0.128587, 0.146173, 0.220245, 0.346687", \
           "0.101152, 0.104638, 0.114960, 0.129890, 0.147103, 0.221682, 0.349250", \
           "0.105542, 0.109032, 0.119354, 0.134199, 0.151399, 0.226630, 0.353887", \
           "0.113132, 0.116760, 0.126905, 0.141827, 0.159067, 0.233792, 0.361450", \
           "0.124206, 0.127739, 0.138113, 0.152857, 0.170104, 0.245320, 0.372548", \
           "0.134143, 0.137651, 0.147973, 0.162742, 0.180178, 0.254839, 0.384679", \
           "0.144453, 0.147961, 0.158292, 0.173100, 0.190344, 0.264672, 0.394262" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020647, 0.025863, 0.043911, 0.074887, 0.113389, 0.274664, 0.565457", \
           "0.020819, 0.025598, 0.043976, 0.075267, 0.113115, 0.274079, 0.562790", \
           "0.020679, 0.025745, 0.043849, 0.075201, 0.113323, 0.273503, 0.560800", \
           "0.020628, 0.025695, 0.043756, 0.075037, 0.113190, 0.274945, 0.561050", \
           "0.020768, 0.025681, 0.043967, 0.075749, 0.113959, 0.275491, 0.566380", \
           "0.020874, 0.025755, 0.043913, 0.076192, 0.113727, 0.274979, 0.561159", \
           "0.020931, 0.025981, 0.043792, 0.075323, 0.113792, 0.275482, 0.562626" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020647, 0.025863, 0.043911, 0.074887, 0.113389, 0.274664, 0.565457", \
           "0.020819, 0.025598, 0.043976, 0.075267, 0.113115, 0.274079, 0.562790", \
           "0.020679, 0.025745, 0.043849, 0.075201, 0.113323, 0.273503, 0.560800", \
           "0.020628, 0.025695, 0.043756, 0.075037, 0.113190, 0.274945, 0.561050", \
           "0.020768, 0.025681, 0.043967, 0.075749, 0.113959, 0.275491, 0.566380", \
           "0.020874, 0.025755, 0.043913, 0.076192, 0.113727, 0.274979, 0.561159", \
           "0.020931, 0.025981, 0.043792, 0.075323, 0.113792, 0.275482, 0.562626" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123331, 0.128012, 0.141086, 0.159445, 0.180210, 0.267599, 0.420010", \
           "0.124355, 0.129026, 0.142177, 0.160401, 0.181338, 0.268632, 0.421107", \
           "0.128803, 0.133524, 0.146589, 0.164894, 0.185632, 0.273846, 0.425370", \
           "0.137534, 0.142227, 0.155522, 0.173735, 0.194533, 0.281843, 0.435994", \
           "0.151509, 0.156171, 0.169407, 0.187669, 0.208558, 0.294261, 0.448201", \
           "0.163774, 0.168456, 0.181655, 0.199733, 0.220625, 0.308729, 0.462502", \
           "0.177877, 0.182546, 0.195891, 0.214121, 0.234998, 0.321950, 0.474594" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.104832, 0.108810, 0.119923, 0.135528, 0.153179, 0.227459, 0.357008", \
           "0.105702, 0.109672, 0.120850, 0.136341, 0.154137, 0.228338, 0.357941", \
           "0.109482, 0.113496, 0.124600, 0.140160, 0.157787, 0.232770, 0.361564", \
           "0.116904, 0.120893, 0.132193, 0.147675, 0.165353, 0.239567, 0.370595", \
           "0.128782, 0.132745, 0.143996, 0.159518, 0.177275, 0.250122, 0.380971", \
           "0.139208, 0.143188, 0.154407, 0.169773, 0.187531, 0.262420, 0.393126", \
           "0.151195, 0.155164, 0.166507, 0.182003, 0.199749, 0.273658, 0.403405" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022658, 0.027673, 0.044858, 0.072302, 0.107661, 0.262845, 0.533124", \
           "0.022638, 0.027765, 0.044325, 0.075026, 0.109494, 0.264467, 0.536353", \
           "0.022665, 0.027732, 0.044713, 0.071859, 0.107368, 0.262004, 0.537551", \
           "0.022702, 0.027972, 0.044843, 0.073509, 0.108909, 0.269945, 0.539363", \
           "0.023128, 0.027806, 0.044905, 0.073432, 0.108986, 0.264433, 0.538893", \
           "0.022757, 0.027441, 0.045018, 0.074016, 0.109935, 0.264267, 0.535044", \
           "0.022962, 0.028171, 0.044325, 0.072583, 0.107948, 0.262663, 0.536322" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022658, 0.027673, 0.044858, 0.072302, 0.107661, 0.262845, 0.533124", \
           "0.022638, 0.027765, 0.044325, 0.075026, 0.109494, 0.264467, 0.536353", \
           "0.022665, 0.027732, 0.044713, 0.071859, 0.107368, 0.262004, 0.537551", \
           "0.022702, 0.027972, 0.044843, 0.073509, 0.108909, 0.269945, 0.539363", \
           "0.023128, 0.027806, 0.044905, 0.073432, 0.108986, 0.264433, 0.538893", \
           "0.022757, 0.027441, 0.045018, 0.074016, 0.109935, 0.264267, 0.535044", \
           "0.022962, 0.028171, 0.044325, 0.072583, 0.107948, 0.262663, 0.536322" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.089662, 0.093746, 0.105912, 0.123325, 0.144015, 0.231159, 0.379914", \
           "0.091374, 0.095475, 0.107619, 0.125183, 0.145435, 0.233174, 0.383254", \
           "0.097188, 0.101294, 0.113438, 0.130903, 0.151137, 0.239644, 0.389358", \
           "0.106363, 0.110631, 0.122566, 0.140122, 0.160405, 0.248316, 0.398502", \
           "0.117655, 0.121812, 0.134016, 0.151362, 0.171653, 0.260143, 0.409822", \
           "0.127035, 0.131162, 0.143305, 0.160681, 0.181194, 0.269030, 0.421784", \
           "0.136374, 0.140501, 0.152655, 0.170077, 0.190363, 0.277808, 0.430267" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.076213, 0.079684, 0.090025, 0.104827, 0.122413, 0.196485, 0.322927", \
           "0.077668, 0.081154, 0.091476, 0.106406, 0.123619, 0.198198, 0.325766", \
           "0.082610, 0.086100, 0.096422, 0.111267, 0.128467, 0.203698, 0.330954", \
           "0.090409, 0.094037, 0.104181, 0.119103, 0.136344, 0.211069, 0.338726", \
           "0.100007, 0.103540, 0.113914, 0.128658, 0.145905, 0.221121, 0.348349", \
           "0.107980, 0.111487, 0.121809, 0.136579, 0.154015, 0.228676, 0.358516", \
           "0.115918, 0.119426, 0.129757, 0.144565, 0.161809, 0.236137, 0.365727" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021138, 0.026041, 0.043766, 0.074886, 0.112816, 0.288029, 0.563134", \
           "0.021828, 0.026059, 0.043957, 0.074677, 0.113125, 0.277475, 0.561281", \
           "0.021915, 0.026067, 0.044337, 0.075096, 0.113258, 0.278034, 0.563072", \
           "0.020932, 0.026444, 0.044241, 0.075897, 0.113047, 0.277487, 0.564128", \
           "0.021880, 0.026415, 0.044131, 0.075443, 0.115035, 0.279042, 0.564481", \
           "0.021240, 0.026127, 0.044364, 0.075568, 0.112948, 0.277691, 0.563351", \
           "0.021082, 0.026150, 0.043824, 0.075604, 0.112843, 0.274956, 0.564201" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021138, 0.026041, 0.043766, 0.074886, 0.112816, 0.288029, 0.563134", \
           "0.021828, 0.026059, 0.043957, 0.074677, 0.113125, 0.277475, 0.561281", \
           "0.021915, 0.026067, 0.044337, 0.075096, 0.113258, 0.278034, 0.563072", \
           "0.020932, 0.026444, 0.044241, 0.075897, 0.113047, 0.277487, 0.564128", \
           "0.021880, 0.026415, 0.044131, 0.075443, 0.115035, 0.279042, 0.564481", \
           "0.021240, 0.026127, 0.044364, 0.075568, 0.112948, 0.277691, 0.563351", \
           "0.021082, 0.026150, 0.043824, 0.075604, 0.112843, 0.274956, 0.564201" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094817, 0.099498, 0.112571, 0.130931, 0.151696, 0.239084, 0.391495", \
           "0.096255, 0.100925, 0.114076, 0.132300, 0.153237, 0.240532, 0.393006", \
           "0.102155, 0.106876, 0.119941, 0.138246, 0.158984, 0.247199, 0.398722", \
           "0.113016, 0.117709, 0.131004, 0.149217, 0.170015, 0.257325, 0.411476", \
           "0.129820, 0.134482, 0.147718, 0.165980, 0.186870, 0.272572, 0.426512", \
           "0.145765, 0.150448, 0.163647, 0.181725, 0.202617, 0.290721, 0.444493", \
           "0.163816, 0.168484, 0.181830, 0.200059, 0.220937, 0.307889, 0.460533" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.080594, 0.084573, 0.095686, 0.111291, 0.128941, 0.203221, 0.332771", \
           "0.081816, 0.085786, 0.096965, 0.112455, 0.130252, 0.204452, 0.334055", \
           "0.086831, 0.090845, 0.101950, 0.117509, 0.135136, 0.210119, 0.338914", \
           "0.096063, 0.100053, 0.111353, 0.126835, 0.144513, 0.218727, 0.349755", \
           "0.110347, 0.114310, 0.125561, 0.141083, 0.158839, 0.231687, 0.362535", \
           "0.123900, 0.127881, 0.139100, 0.154466, 0.172224, 0.247113, 0.377819", \
           "0.139243, 0.143212, 0.154555, 0.170051, 0.187797, 0.261706, 0.391453" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022654, 0.027719, 0.045216, 0.072632, 0.108244, 0.264577, 0.534820", \
           "0.022665, 0.027997, 0.044562, 0.072384, 0.108518, 0.263658, 0.533485", \
           "0.022675, 0.028282, 0.044485, 0.072212, 0.108770, 0.264379, 0.531840", \
           "0.022553, 0.027867, 0.045360, 0.074511, 0.108655, 0.263435, 0.536008", \
           "0.022740, 0.027742, 0.045018, 0.072484, 0.109057, 0.263469, 0.539618", \
           "0.022647, 0.027837, 0.045765, 0.074445, 0.110370, 0.263521, 0.538449", \
           "0.022903, 0.027706, 0.044843, 0.072135, 0.107744, 0.263292, 0.535151" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022654, 0.027719, 0.045216, 0.072632, 0.108244, 0.264577, 0.534820", \
           "0.022665, 0.027997, 0.044562, 0.072384, 0.108518, 0.263658, 0.533485", \
           "0.022675, 0.028282, 0.044485, 0.072212, 0.108770, 0.264379, 0.531840", \
           "0.022553, 0.027867, 0.045360, 0.074511, 0.108655, 0.263435, 0.536008", \
           "0.022740, 0.027742, 0.045018, 0.072484, 0.109057, 0.263469, 0.539618", \
           "0.022647, 0.027837, 0.045765, 0.074445, 0.110370, 0.263521, 0.538449", \
           "0.022903, 0.027706, 0.044843, 0.072135, 0.107744, 0.263292, 0.535151" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.082358, 0.086442, 0.098608, 0.116022, 0.136711, 0.223855, 0.372610", \
           "0.083948, 0.088049, 0.100192, 0.117757, 0.138009, 0.225748, 0.375828", \
           "0.088966, 0.093072, 0.105216, 0.122680, 0.142915, 0.231422, 0.381136", \
           "0.097278, 0.101546, 0.113481, 0.131037, 0.151320, 0.239231, 0.389417", \
           "0.108625, 0.112782, 0.124986, 0.142332, 0.162624, 0.251113, 0.400792", \
           "0.118330, 0.122457, 0.134600, 0.151977, 0.172489, 0.260326, 0.413079", \
           "0.128396, 0.132523, 0.144677, 0.162099, 0.182385, 0.269829, 0.422288" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070005, 0.073475, 0.083817, 0.098618, 0.116205, 0.190276, 0.316719", \
           "0.071356, 0.074842, 0.085164, 0.100093, 0.117307, 0.191885, 0.319453", \
           "0.075621, 0.079111, 0.089433, 0.104278, 0.121478, 0.196709, 0.323966", \
           "0.082686, 0.086314, 0.096459, 0.111381, 0.128622, 0.203346, 0.331004", \
           "0.092331, 0.095865, 0.106238, 0.120982, 0.138230, 0.213446, 0.340673", \
           "0.100581, 0.104088, 0.114410, 0.129180, 0.146616, 0.221277, 0.351117", \
           "0.109136, 0.112644, 0.122975, 0.137784, 0.155027, 0.229355, 0.358945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020834, 0.026116, 0.043005, 0.071617, 0.115050, 0.283075, 0.574561", \
           "0.020835, 0.026828, 0.042934, 0.076548, 0.115473, 0.283935, 0.578370", \
           "0.020823, 0.025882, 0.044548, 0.076598, 0.116922, 0.284479, 0.576090", \
           "0.021028, 0.026118, 0.044905, 0.076274, 0.115804, 0.283082, 0.583146", \
           "0.021247, 0.026494, 0.045293, 0.076824, 0.116740, 0.282544, 0.578613", \
           "0.021064, 0.026025, 0.044598, 0.077423, 0.116099, 0.281805, 0.571180", \
           "0.020980, 0.025975, 0.044488, 0.076374, 0.115682, 0.281223, 0.574094" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020834, 0.026116, 0.043005, 0.071617, 0.115050, 0.283075, 0.574561", \
           "0.020835, 0.026828, 0.042934, 0.076548, 0.115473, 0.283935, 0.578370", \
           "0.020823, 0.025882, 0.044548, 0.076598, 0.116922, 0.284479, 0.576090", \
           "0.021028, 0.026118, 0.044905, 0.076274, 0.115804, 0.283082, 0.583146", \
           "0.021247, 0.026494, 0.045293, 0.076824, 0.116740, 0.282544, 0.578613", \
           "0.021064, 0.026025, 0.044598, 0.077423, 0.116099, 0.281805, 0.571180", \
           "0.020980, 0.025975, 0.044488, 0.076374, 0.115682, 0.281223, 0.574094" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085706, 0.090387, 0.103460, 0.121820, 0.142584, 0.229973, 0.382384", \
           "0.086870, 0.091541, 0.104692, 0.122915, 0.143853, 0.231147, 0.383622", \
           "0.091485, 0.096207, 0.109271, 0.127577, 0.148315, 0.236529, 0.388053", \
           "0.100453, 0.105146, 0.118441, 0.136655, 0.157452, 0.244763, 0.398914", \
           "0.113201, 0.117863, 0.131100, 0.149361, 0.170251, 0.255954, 0.409893", \
           "0.124153, 0.128835, 0.142035, 0.160113, 0.181004, 0.269108, 0.422881", \
           "0.137219, 0.141888, 0.155233, 0.173463, 0.194340, 0.281292, 0.433936" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072850, 0.076829, 0.087941, 0.103547, 0.121197, 0.195477, 0.325026", \
           "0.073839, 0.077809, 0.088988, 0.104478, 0.122275, 0.196475, 0.326078", \
           "0.077762, 0.081776, 0.092881, 0.108440, 0.126067, 0.201050, 0.329845", \
           "0.085385, 0.089374, 0.100675, 0.116156, 0.133834, 0.208048, 0.339077", \
           "0.096221, 0.100184, 0.111435, 0.126957, 0.144713, 0.217561, 0.348409", \
           "0.105530, 0.109510, 0.120729, 0.136096, 0.153854, 0.228742, 0.359449", \
           "0.116636, 0.120605, 0.131948, 0.147443, 0.165189, 0.239098, 0.368846" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022795, 0.027860, 0.047194, 0.073575, 0.111926, 0.271596, 0.548856", \
           "0.022716, 0.027955, 0.045762, 0.075670, 0.113195, 0.272487, 0.552377", \
           "0.022723, 0.027693, 0.045515, 0.075057, 0.112523, 0.271002, 0.548365", \
           "0.022722, 0.027987, 0.045356, 0.075416, 0.113165, 0.272467, 0.552484", \
           "0.023213, 0.028386, 0.046257, 0.075997, 0.113527, 0.273188, 0.548962", \
           "0.022720, 0.027758, 0.045305, 0.075197, 0.112194, 0.270841, 0.551657", \
           "0.022745, 0.027858, 0.045674, 0.075289, 0.111592, 0.270332, 0.552918" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022795, 0.027860, 0.047194, 0.073575, 0.111926, 0.271596, 0.548856", \
           "0.022716, 0.027955, 0.045762, 0.075670, 0.113195, 0.272487, 0.552377", \
           "0.022723, 0.027693, 0.045515, 0.075057, 0.112523, 0.271002, 0.548365", \
           "0.022722, 0.027987, 0.045356, 0.075416, 0.113165, 0.272467, 0.552484", \
           "0.023213, 0.028386, 0.046257, 0.075997, 0.113527, 0.273188, 0.548962", \
           "0.022720, 0.027758, 0.045305, 0.075197, 0.112194, 0.270841, 0.551657", \
           "0.022745, 0.027858, 0.045674, 0.075289, 0.111592, 0.270332, 0.552918" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.109413, 0.113496, 0.125663, 0.143076, 0.163766, 0.250909, 0.399665", \
           "0.110946, 0.115047, 0.127190, 0.144754, 0.165006, 0.252745, 0.402825", \
           "0.115782, 0.119888, 0.132032, 0.149496, 0.169731, 0.258238, 0.407952", \
           "0.123896, 0.128164, 0.140099, 0.157654, 0.177937, 0.265849, 0.416034", \
           "0.138791, 0.142948, 0.155153, 0.172498, 0.192790, 0.281279, 0.430959", \
           "0.153817, 0.157944, 0.170087, 0.187464, 0.207976, 0.295813, 0.448566", \
           "0.169455, 0.173582, 0.185736, 0.203158, 0.223445, 0.310889, 0.463348" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093001, 0.096472, 0.106813, 0.121615, 0.139201, 0.213273, 0.339715", \
           "0.094304, 0.097790, 0.108111, 0.123041, 0.140255, 0.214833, 0.342401", \
           "0.098415, 0.101905, 0.112227, 0.127072, 0.144271, 0.219503, 0.346759", \
           "0.105311, 0.108939, 0.119084, 0.134006, 0.151247, 0.225971, 0.353629", \
           "0.117973, 0.121506, 0.131880, 0.146624, 0.163871, 0.239088, 0.366315", \
           "0.130745, 0.134252, 0.144574, 0.159344, 0.176780, 0.251441, 0.381281", \
           "0.144037, 0.147545, 0.157876, 0.172684, 0.189928, 0.264256, 0.393846" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020741, 0.025934, 0.044681, 0.069697, 0.105470, 0.278983, 0.577395", \
           "0.020856, 0.025987, 0.043018, 0.071148, 0.108132, 0.278437, 0.573303", \
           "0.021040, 0.026085, 0.044559, 0.076323, 0.116008, 0.279723, 0.572069", \
           "0.021034, 0.026113, 0.044542, 0.076298, 0.115502, 0.278213, 0.570150", \
           "0.021028, 0.026079, 0.044706, 0.077424, 0.115826, 0.281562, 0.576752", \
           "0.021098, 0.026029, 0.044652, 0.077470, 0.115765, 0.279850, 0.570327", \
           "0.021122, 0.026262, 0.044447, 0.076430, 0.115611, 0.279534, 0.567569" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020741, 0.025934, 0.044681, 0.069697, 0.105470, 0.278983, 0.577395", \
           "0.020856, 0.025987, 0.043018, 0.071148, 0.108132, 0.278437, 0.573303", \
           "0.021040, 0.026085, 0.044559, 0.076323, 0.116008, 0.279723, 0.572069", \
           "0.021034, 0.026113, 0.044542, 0.076298, 0.115502, 0.278213, 0.570150", \
           "0.021028, 0.026079, 0.044706, 0.077424, 0.115826, 0.281562, 0.576752", \
           "0.021098, 0.026029, 0.044652, 0.077470, 0.115765, 0.279850, 0.570327", \
           "0.021122, 0.026262, 0.044447, 0.076430, 0.115611, 0.279534, 0.567569" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.111354, 0.116035, 0.129109, 0.147468, 0.168233, 0.255621, 0.408032", \
           "0.112463, 0.117133, 0.130284, 0.148508, 0.169445, 0.256740, 0.409214", \
           "0.116863, 0.121585, 0.134649, 0.152954, 0.173692, 0.261907, 0.413431", \
           "0.125502, 0.130195, 0.143490, 0.161704, 0.182501, 0.269812, 0.423963", \
           "0.140429, 0.145091, 0.158327, 0.176589, 0.197478, 0.283181, 0.437121", \
           "0.156770, 0.161452, 0.174652, 0.192730, 0.213621, 0.301726, 0.455498", \
           "0.174990, 0.179659, 0.193004, 0.211234, 0.232111, 0.319063, 0.471707" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094651, 0.098630, 0.109742, 0.125348, 0.142998, 0.217278, 0.346828", \
           "0.095593, 0.099563, 0.110742, 0.126232, 0.144028, 0.218229, 0.347832", \
           "0.099334, 0.103347, 0.114452, 0.130011, 0.147639, 0.222621, 0.351416", \
           "0.106677, 0.110666, 0.121967, 0.137448, 0.155126, 0.229340, 0.360368", \
           "0.119364, 0.123327, 0.134578, 0.150100, 0.167857, 0.240704, 0.371552", \
           "0.133255, 0.137235, 0.148454, 0.163820, 0.181578, 0.256467, 0.387173", \
           "0.148741, 0.152710, 0.164053, 0.179549, 0.197295, 0.271204, 0.400951" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022842, 0.027969, 0.045640, 0.073873, 0.110119, 0.269395, 0.547662", \
           "0.022821, 0.028068, 0.045310, 0.076609, 0.112291, 0.270827, 0.550044", \
           "0.022872, 0.028053, 0.045483, 0.073603, 0.110233, 0.268496, 0.554224", \
           "0.022947, 0.028386, 0.045610, 0.075130, 0.111953, 0.276223, 0.548600", \
           "0.023402, 0.028160, 0.045663, 0.075110, 0.112002, 0.270366, 0.553831", \
           "0.022931, 0.027839, 0.045903, 0.075714, 0.112547, 0.272378, 0.548096", \
           "0.023196, 0.028642, 0.045147, 0.074046, 0.110449, 0.269083, 0.549989" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022842, 0.027969, 0.045640, 0.073873, 0.110119, 0.269395, 0.547662", \
           "0.022821, 0.028068, 0.045310, 0.076609, 0.112291, 0.270827, 0.550044", \
           "0.022872, 0.028053, 0.045483, 0.073603, 0.110233, 0.268496, 0.554224", \
           "0.022947, 0.028386, 0.045610, 0.075130, 0.111953, 0.276223, 0.548600", \
           "0.023402, 0.028160, 0.045663, 0.075110, 0.112002, 0.270366, 0.553831", \
           "0.022931, 0.027839, 0.045903, 0.075714, 0.112547, 0.272378, 0.548096", \
           "0.023196, 0.028642, 0.045147, 0.074046, 0.110449, 0.269083, 0.549989" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270970, 0.275053, 0.287219, 0.304633, 0.325322, 0.412466, 0.561221", \
           "0.272581, 0.276682, 0.288825, 0.306390, 0.326641, 0.414380, 0.564460", \
           "0.278357, 0.282463, 0.294607, 0.312071, 0.332306, 0.420813, 0.570527", \
           "0.288823, 0.293091, 0.305026, 0.322581, 0.342864, 0.430776, 0.580961", \
           "0.304192, 0.308349, 0.320554, 0.337899, 0.358191, 0.446680, 0.596359", \
           "0.318552, 0.322679, 0.334822, 0.352199, 0.372711, 0.460548, 0.613301", \
           "0.334557, 0.338684, 0.350838, 0.368260, 0.388546, 0.475991, 0.628450" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.230324, 0.233795, 0.244136, 0.258938, 0.276524, 0.350596, 0.477038", \
           "0.231694, 0.235180, 0.245501, 0.260431, 0.277645, 0.352223, 0.479791", \
           "0.236603, 0.240094, 0.250416, 0.265261, 0.282460, 0.357691, 0.484948", \
           "0.245499, 0.249127, 0.259272, 0.274194, 0.291435, 0.366159, 0.493817", \
           "0.258563, 0.262097, 0.272471, 0.287214, 0.304462, 0.379678, 0.506905", \
           "0.270770, 0.274277, 0.284599, 0.299369, 0.316804, 0.391465, 0.521306", \
           "0.284374, 0.287882, 0.298212, 0.313021, 0.330264, 0.404592, 0.534182" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020986, 0.026030, 0.044564, 0.076284, 0.115855, 0.278696, 0.571421", \
           "0.020804, 0.026053, 0.044595, 0.076133, 0.114524, 0.278591, 0.568351", \
           "0.020841, 0.025942, 0.044501, 0.075963, 0.116255, 0.278827, 0.568348", \
           "0.020813, 0.026145, 0.044278, 0.076065, 0.115914, 0.279849, 0.568887", \
           "0.020755, 0.026065, 0.044649, 0.076444, 0.115190, 0.279592, 0.577026", \
           "0.020978, 0.026197, 0.044695, 0.075997, 0.115226, 0.277957, 0.576507", \
           "0.020812, 0.025863, 0.044622, 0.077092, 0.115201, 0.281506, 0.576828" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020986, 0.026030, 0.044564, 0.076284, 0.115855, 0.278696, 0.571421", \
           "0.020804, 0.026053, 0.044595, 0.076133, 0.114524, 0.278591, 0.568351", \
           "0.020841, 0.025942, 0.044501, 0.075963, 0.116255, 0.278827, 0.568348", \
           "0.020813, 0.026145, 0.044278, 0.076065, 0.115914, 0.279849, 0.568887", \
           "0.020755, 0.026065, 0.044649, 0.076444, 0.115190, 0.279592, 0.577026", \
           "0.020978, 0.026197, 0.044695, 0.075997, 0.115226, 0.277957, 0.576507", \
           "0.020812, 0.025863, 0.044622, 0.077092, 0.115201, 0.281506, 0.576828" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.246211, 0.250892, 0.263965, 0.282325, 0.303089, 0.390478, 0.542889", \
           "0.247594, 0.252265, 0.265416, 0.283640, 0.304577, 0.391871, 0.544346", \
           "0.253250, 0.257972, 0.271037, 0.289342, 0.310080, 0.398294, 0.549818", \
           "0.262651, 0.267344, 0.280639, 0.298852, 0.319650, 0.406960, 0.561111", \
           "0.273706, 0.278368, 0.291605, 0.309866, 0.330756, 0.416459, 0.570398", \
           "0.283153, 0.287836, 0.301035, 0.319113, 0.340005, 0.428109, 0.581882", \
           "0.293313, 0.297982, 0.311328, 0.329557, 0.350435, 0.437387, 0.590031" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.209279, 0.213258, 0.224371, 0.239976, 0.257626, 0.331906, 0.461456", \
           "0.210455, 0.214425, 0.225604, 0.241094, 0.258890, 0.333091, 0.462694", \
           "0.215263, 0.219276, 0.230381, 0.245940, 0.263568, 0.338550, 0.467345", \
           "0.223253, 0.227242, 0.238543, 0.254025, 0.271702, 0.345916, 0.476945", \
           "0.232650, 0.236613, 0.247864, 0.263386, 0.281142, 0.353990, 0.484838", \
           "0.240680, 0.244660, 0.255880, 0.271246, 0.289004, 0.363893, 0.494599", \
           "0.249316, 0.253285, 0.264628, 0.280124, 0.297870, 0.371779, 0.501526" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023206, 0.028427, 0.045381, 0.074735, 0.110519, 0.273881, 0.549799", \
           "0.023058, 0.028522, 0.047830, 0.074982, 0.111931, 0.272807, 0.551950", \
           "0.023204, 0.027923, 0.047724, 0.075077, 0.111563, 0.273291, 0.552120", \
           "0.023275, 0.029177, 0.048149, 0.075098, 0.110869, 0.270526, 0.539762", \
           "0.023108, 0.028338, 0.046585, 0.074667, 0.110519, 0.269310, 0.547262", \
           "0.024473, 0.029035, 0.046640, 0.075042, 0.110466, 0.269498, 0.548007", \
           "0.022997, 0.027975, 0.045213, 0.074949, 0.110332, 0.269094, 0.548044" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023206, 0.028427, 0.045381, 0.074735, 0.110519, 0.273881, 0.549799", \
           "0.023058, 0.028522, 0.047830, 0.074982, 0.111931, 0.272807, 0.551950", \
           "0.023204, 0.027923, 0.047724, 0.075077, 0.111563, 0.273291, 0.552120", \
           "0.023275, 0.029177, 0.048149, 0.075098, 0.110869, 0.270526, 0.539762", \
           "0.023108, 0.028338, 0.046585, 0.074667, 0.110519, 0.269310, 0.547262", \
           "0.024473, 0.029035, 0.046640, 0.075042, 0.110466, 0.269498, 0.548007", \
           "0.022997, 0.027975, 0.045213, 0.074949, 0.110332, 0.269094, 0.548044" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.208171, 0.212255, 0.224421, 0.241834, 0.262524, 0.349668, 0.498423", \
           "0.209852, 0.213953, 0.226096, 0.243661, 0.263912, 0.351652, 0.501732", \
           "0.215650, 0.219756, 0.231900, 0.249364, 0.269599, 0.358106, 0.507820", \
           "0.224803, 0.229072, 0.241007, 0.258562, 0.278845, 0.366756, 0.516942", \
           "0.235983, 0.240140, 0.252344, 0.269690, 0.289981, 0.378471, 0.528150", \
           "0.245588, 0.249715, 0.261858, 0.279234, 0.299747, 0.387583, 0.540337", \
           "0.255130, 0.259257, 0.271411, 0.288833, 0.309119, 0.396564, 0.549022" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.176946, 0.180416, 0.190758, 0.205559, 0.223146, 0.297217, 0.423660", \
           "0.178374, 0.181860, 0.192182, 0.207112, 0.224326, 0.298904, 0.426472", \
           "0.183302, 0.186792, 0.197115, 0.211960, 0.229159, 0.304390, 0.431647", \
           "0.191083, 0.194711, 0.204856, 0.219778, 0.237018, 0.311743, 0.439401", \
           "0.200585, 0.204119, 0.214492, 0.229236, 0.246484, 0.321700, 0.448927", \
           "0.208750, 0.212257, 0.222579, 0.237349, 0.254785, 0.329446, 0.459286", \
           "0.216860, 0.220368, 0.230699, 0.245508, 0.262751, 0.337079, 0.466669" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020679, 0.026353, 0.044501, 0.075894, 0.114828, 0.282226, 0.556913", \
           "0.020993, 0.026365, 0.044375, 0.076329, 0.115237, 0.280900, 0.574823", \
           "0.020912, 0.026387, 0.044483, 0.076355, 0.115553, 0.280198, 0.567517", \
           "0.020930, 0.025891, 0.044535, 0.075888, 0.115322, 0.280885, 0.572739", \
           "0.021412, 0.026141, 0.044479, 0.075989, 0.114857, 0.279841, 0.574895", \
           "0.020833, 0.025965, 0.044597, 0.076587, 0.115021, 0.279356, 0.576814", \
           "0.020833, 0.026922, 0.044567, 0.076674, 0.114868, 0.280199, 0.572949" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020679, 0.026353, 0.044501, 0.075894, 0.114828, 0.282226, 0.556913", \
           "0.020993, 0.026365, 0.044375, 0.076329, 0.115237, 0.280900, 0.574823", \
           "0.020912, 0.026387, 0.044483, 0.076355, 0.115553, 0.280198, 0.567517", \
           "0.020930, 0.025891, 0.044535, 0.075888, 0.115322, 0.280885, 0.572739", \
           "0.021412, 0.026141, 0.044479, 0.075989, 0.114857, 0.279841, 0.574895", \
           "0.020833, 0.025965, 0.044597, 0.076587, 0.115021, 0.279356, 0.576814", \
           "0.020833, 0.026922, 0.044567, 0.076674, 0.114868, 0.280199, 0.572949" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227293, 0.231974, 0.245048, 0.263407, 0.284172, 0.371560, 0.523972", \
           "0.228591, 0.233262, 0.246413, 0.264636, 0.285573, 0.372868, 0.525342", \
           "0.234291, 0.239013, 0.252077, 0.270382, 0.291120, 0.379335, 0.530858", \
           "0.245013, 0.249707, 0.263001, 0.281215, 0.302012, 0.389323, 0.543474", \
           "0.260184, 0.264845, 0.278082, 0.296344, 0.317233, 0.402936, 0.556875", \
           "0.274417, 0.279099, 0.292298, 0.310376, 0.331268, 0.419372, 0.573145", \
           "0.290469, 0.295138, 0.308483, 0.326713, 0.347591, 0.434542, 0.587186" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.193199, 0.197178, 0.208291, 0.223896, 0.241546, 0.315826, 0.445376", \
           "0.194302, 0.198272, 0.209451, 0.224941, 0.242737, 0.316938, 0.446541", \
           "0.199147, 0.203161, 0.214266, 0.229825, 0.247452, 0.322435, 0.451230", \
           "0.208261, 0.212251, 0.223551, 0.239033, 0.256711, 0.330924, 0.461953", \
           "0.221156, 0.225119, 0.236370, 0.251892, 0.269648, 0.342496, 0.473344", \
           "0.233254, 0.237234, 0.248454, 0.263820, 0.281578, 0.356466, 0.487173", \
           "0.246899, 0.250867, 0.262211, 0.277706, 0.295452, 0.369361, 0.499108" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022957, 0.027967, 0.045639, 0.074249, 0.109592, 0.270035, 0.550454", \
           "0.024037, 0.028717, 0.046025, 0.076928, 0.111916, 0.271929, 0.551352", \
           "0.022986, 0.028280, 0.045297, 0.073647, 0.109589, 0.269970, 0.549450", \
           "0.022967, 0.028358, 0.045609, 0.074293, 0.111137, 0.269736, 0.548383", \
           "0.023705, 0.028744, 0.046040, 0.076990, 0.111810, 0.271842, 0.550766", \
           "0.023108, 0.028028, 0.045575, 0.074688, 0.113605, 0.279063, 0.546598", \
           "0.022842, 0.028253, 0.045147, 0.073683, 0.113346, 0.278928, 0.549188" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022957, 0.027967, 0.045639, 0.074249, 0.109592, 0.270035, 0.550454", \
           "0.024037, 0.028717, 0.046025, 0.076928, 0.111916, 0.271929, 0.551352", \
           "0.022986, 0.028280, 0.045297, 0.073647, 0.109589, 0.269970, 0.549450", \
           "0.022967, 0.028358, 0.045609, 0.074293, 0.111137, 0.269736, 0.548383", \
           "0.023705, 0.028744, 0.046040, 0.076990, 0.111810, 0.271842, 0.550766", \
           "0.023108, 0.028028, 0.045575, 0.074688, 0.113605, 0.279063, 0.546598", \
           "0.022842, 0.028253, 0.045147, 0.073683, 0.113346, 0.278928, 0.549188" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.090914, 0.095595, 0.108669, 0.127028, 0.147793, 0.235181, 0.387592", \
           "0.092371, 0.097042, 0.110193, 0.128417, 0.149354, 0.236648, 0.389123", \
           "0.098056, 0.102778, 0.115843, 0.134148, 0.154886, 0.243100, 0.394624", \
           "0.107474, 0.112167, 0.125462, 0.143676, 0.164473, 0.251784, 0.405935", \
           "0.118570, 0.123232, 0.136469, 0.154730, 0.175620, 0.261323, 0.415262", \
           "0.127983, 0.132665, 0.145865, 0.163942, 0.184834, 0.272938, 0.426711", \
           "0.137465, 0.142134, 0.155479, 0.173709, 0.194587, 0.281538, 0.434182" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077277, 0.081256, 0.092368, 0.107974, 0.125624, 0.199904, 0.329454", \
           "0.078516, 0.082486, 0.093664, 0.109154, 0.126951, 0.201151, 0.330754", \
           "0.083348, 0.087361, 0.098466, 0.114026, 0.131653, 0.206635, 0.335430", \
           "0.091353, 0.095342, 0.106643, 0.122124, 0.139802, 0.214016, 0.345044", \
           "0.100785, 0.104747, 0.115998, 0.131521, 0.149277, 0.222124, 0.352973", \
           "0.108785, 0.112765, 0.123985, 0.139351, 0.157109, 0.231998, 0.362704", \
           "0.116845, 0.120814, 0.132157, 0.147652, 0.165399, 0.239307, 0.369055" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021320, 0.026246, 0.044656, 0.076208, 0.114680, 0.285445, 0.574354", \
           "0.021827, 0.026274, 0.044466, 0.076191, 0.115130, 0.283015, 0.573348", \
           "0.022077, 0.026349, 0.044927, 0.076515, 0.115320, 0.282169, 0.572392", \
           "0.021125, 0.026845, 0.044814, 0.077250, 0.114816, 0.282432, 0.573668", \
           "0.022001, 0.026679, 0.044891, 0.076765, 0.116728, 0.283362, 0.574502", \
           "0.021298, 0.026380, 0.045011, 0.076881, 0.115428, 0.282578, 0.573145", \
           "0.021140, 0.026554, 0.044645, 0.077094, 0.114881, 0.279946, 0.573851" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021320, 0.026246, 0.044656, 0.076208, 0.114680, 0.285445, 0.574354", \
           "0.021827, 0.026274, 0.044466, 0.076191, 0.115130, 0.283015, 0.573348", \
           "0.022077, 0.026349, 0.044927, 0.076515, 0.115320, 0.282169, 0.572392", \
           "0.021125, 0.026845, 0.044814, 0.077250, 0.114816, 0.282432, 0.573668", \
           "0.022001, 0.026679, 0.044891, 0.076765, 0.116728, 0.283362, 0.574502", \
           "0.021298, 0.026380, 0.045011, 0.076881, 0.115428, 0.282578, 0.573145", \
           "0.021140, 0.026554, 0.044645, 0.077094, 0.114881, 0.279946, 0.573851" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095619, 0.100299, 0.113373, 0.131732, 0.152497, 0.239886, 0.392297", \
           "0.097056, 0.101727, 0.114878, 0.133102, 0.154039, 0.241333, 0.393808", \
           "0.102956, 0.107678, 0.120743, 0.139048, 0.159786, 0.248000, 0.399524", \
           "0.113817, 0.118511, 0.131806, 0.150019, 0.170817, 0.258127, 0.412278", \
           "0.130622, 0.135284, 0.148520, 0.166782, 0.187671, 0.273374, 0.427314", \
           "0.146567, 0.151249, 0.164449, 0.182527, 0.203418, 0.291523, 0.445295", \
           "0.164617, 0.169286, 0.182631, 0.200861, 0.221739, 0.308691, 0.461335" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.081276, 0.085255, 0.096367, 0.111973, 0.129623, 0.203903, 0.333452", \
           "0.082498, 0.086468, 0.097646, 0.113137, 0.130933, 0.205133, 0.334737", \
           "0.087513, 0.091527, 0.102631, 0.118191, 0.135818, 0.210800, 0.339595", \
           "0.096745, 0.100734, 0.112035, 0.127516, 0.145194, 0.219408, 0.350436", \
           "0.111028, 0.114991, 0.126242, 0.141764, 0.159521, 0.232368, 0.363217", \
           "0.124582, 0.128562, 0.139782, 0.155148, 0.172906, 0.247794, 0.378501", \
           "0.139925, 0.143893, 0.155237, 0.170732, 0.188478, 0.262387, 0.392134" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022753, 0.028025, 0.045925, 0.074238, 0.111361, 0.270972, 0.549576", \
           "0.022815, 0.028424, 0.045399, 0.073922, 0.111563, 0.270578, 0.548714", \
           "0.022914, 0.028588, 0.045314, 0.074129, 0.111705, 0.271761, 0.548373", \
           "0.022708, 0.028237, 0.045937, 0.076057, 0.111154, 0.269845, 0.550544", \
           "0.022888, 0.028036, 0.045829, 0.074039, 0.111462, 0.269548, 0.552980", \
           "0.022865, 0.028330, 0.046600, 0.076121, 0.113000, 0.271054, 0.552091", \
           "0.023052, 0.027911, 0.045621, 0.073810, 0.110440, 0.270058, 0.546883" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022753, 0.028025, 0.045925, 0.074238, 0.111361, 0.270972, 0.549576", \
           "0.022815, 0.028424, 0.045399, 0.073922, 0.111563, 0.270578, 0.548714", \
           "0.022914, 0.028588, 0.045314, 0.074129, 0.111705, 0.271761, 0.548373", \
           "0.022708, 0.028237, 0.045937, 0.076057, 0.111154, 0.269845, 0.550544", \
           "0.022888, 0.028036, 0.045829, 0.074039, 0.111462, 0.269548, 0.552980", \
           "0.022865, 0.028330, 0.046600, 0.076121, 0.113000, 0.271054, 0.552091", \
           "0.023052, 0.027911, 0.045621, 0.073810, 0.110440, 0.270058, 0.546883" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081", \
           "0.239420, 0.239448, 0.239550, 0.239709, 0.239897, 0.240692, 0.242081" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428", \
           "0.470767, 0.470796, 0.470897, 0.471056, 0.471244, 0.472040, 0.473428" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416", \
           "0.047884, 0.047890, 0.047910, 0.047942, 0.047979, 0.048138, 0.048416" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686", \
           "0.094153, 0.094159, 0.094179, 0.094211, 0.094249, 0.094408, 0.094686" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.082886, 0.086969, 0.099135, 0.116549, 0.137238, 0.224382, 0.373137", \
           "0.084254, 0.088355, 0.100498, 0.118063, 0.138314, 0.226053, 0.376133", \
           "0.089201, 0.093307, 0.105451, 0.122916, 0.143151, 0.231658, 0.381371", \
           "0.097516, 0.101784, 0.113719, 0.131274, 0.151557, 0.239469, 0.389654", \
           "0.108869, 0.113026, 0.125231, 0.142576, 0.162868, 0.251357, 0.401037", \
           "0.118566, 0.122693, 0.134836, 0.152212, 0.172725, 0.260561, 0.413315", \
           "0.128543, 0.132670, 0.144824, 0.162246, 0.182532, 0.269977, 0.422436" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070453, 0.073923, 0.084265, 0.099066, 0.116653, 0.190725, 0.317167", \
           "0.071616, 0.075102, 0.085423, 0.100353, 0.117567, 0.192145, 0.319713", \
           "0.075821, 0.079311, 0.089634, 0.104478, 0.121678, 0.196909, 0.324166", \
           "0.082888, 0.086516, 0.096661, 0.111583, 0.128824, 0.203548, 0.331206", \
           "0.092539, 0.096072, 0.106446, 0.121190, 0.138438, 0.213654, 0.340881", \
           "0.100781, 0.104289, 0.114611, 0.129381, 0.146816, 0.221477, 0.351318", \
           "0.109262, 0.112770, 0.123100, 0.137909, 0.155153, 0.229480, 0.359070" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.086455, 0.091136, 0.104210, 0.122569, 0.143334, 0.230722, 0.383133", \
           "0.087464, 0.092134, 0.105285, 0.123509, 0.144446, 0.231741, 0.384215", \
           "0.091968, 0.096690, 0.109754, 0.128059, 0.148798, 0.237012, 0.388536", \
           "0.100932, 0.105626, 0.118921, 0.137134, 0.157932, 0.245242, 0.399393", \
           "0.113708, 0.118370, 0.131606, 0.149868, 0.170757, 0.256460, 0.410400", \
           "0.124721, 0.129404, 0.142603, 0.160681, 0.181573, 0.269677, 0.423450", \
           "0.137674, 0.142342, 0.155688, 0.173918, 0.194795, 0.281747, 0.434391" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073487, 0.077465, 0.088578, 0.104183, 0.121834, 0.196114, 0.325663", \
           "0.074344, 0.078314, 0.089492, 0.104983, 0.122779, 0.196980, 0.326583", \
           "0.078173, 0.082186, 0.093291, 0.108851, 0.126478, 0.201460, 0.330255", \
           "0.085793, 0.089782, 0.101082, 0.116564, 0.134242, 0.208456, 0.339484", \
           "0.096652, 0.100614, 0.111865, 0.127388, 0.145144, 0.217991, 0.348840", \
           "0.106013, 0.109993, 0.121213, 0.136579, 0.154337, 0.229225, 0.359932", \
           "0.117023, 0.120991, 0.132335, 0.147830, 0.165576, 0.239485, 0.369232" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.109510, 0.113593, 0.125759, 0.143173, 0.163862, 0.251006, 0.399761", \
           "0.110878, 0.114979, 0.127122, 0.144687, 0.164938, 0.252677, 0.402757", \
           "0.115825, 0.119931, 0.132075, 0.149540, 0.169775, 0.258282, 0.407995", \
           "0.124140, 0.128408, 0.140343, 0.157898, 0.178181, 0.266093, 0.416278", \
           "0.135493, 0.139650, 0.151855, 0.169200, 0.189492, 0.277981, 0.427661", \
           "0.145190, 0.149317, 0.161460, 0.178836, 0.199349, 0.287185, 0.439939", \
           "0.155167, 0.159294, 0.171448, 0.188870, 0.209156, 0.296601, 0.449060" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093083, 0.096554, 0.106895, 0.121697, 0.139283, 0.213355, 0.339797", \
           "0.094246, 0.097732, 0.108054, 0.122984, 0.140198, 0.214776, 0.342344", \
           "0.098451, 0.101942, 0.112264, 0.127109, 0.144308, 0.219539, 0.346796", \
           "0.105519, 0.109147, 0.119292, 0.134213, 0.151454, 0.226179, 0.353837", \
           "0.115169, 0.118703, 0.129077, 0.143820, 0.161068, 0.236284, 0.363511", \
           "0.123412, 0.126919, 0.137241, 0.152011, 0.169447, 0.244108, 0.373948", \
           "0.131892, 0.135400, 0.145731, 0.160539, 0.177783, 0.252111, 0.381701" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021156, 0.026496, 0.044065, 0.077286, 0.115532, 0.279289, 0.577863", \
           "0.021274, 0.026534, 0.045329, 0.076835, 0.115362, 0.278736, 0.573631", \
           "0.021484, 0.026570, 0.045040, 0.076727, 0.116559, 0.280284, 0.572561", \
           "0.021481, 0.026569, 0.045044, 0.076834, 0.115945, 0.278526, 0.570479", \
           "0.021483, 0.026527, 0.045157, 0.077936, 0.116215, 0.282123, 0.577113", \
           "0.021540, 0.026471, 0.045158, 0.077892, 0.116185, 0.280241, 0.570636", \
           "0.021550, 0.026717, 0.045006, 0.076919, 0.116098, 0.280823, 0.568106" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.110750, 0.115430, 0.128504, 0.146863, 0.167628, 0.255017, 0.407428", \
           "0.111758, 0.116429, 0.129580, 0.147804, 0.168741, 0.256035, 0.408510", \
           "0.116263, 0.120985, 0.134049, 0.152354, 0.173092, 0.261307, 0.412830", \
           "0.125227, 0.129921, 0.143215, 0.161429, 0.182226, 0.269537, 0.423688", \
           "0.138003, 0.142664, 0.155901, 0.174163, 0.195052, 0.280755, 0.434694", \
           "0.149016, 0.153699, 0.166898, 0.184976, 0.205868, 0.293972, 0.447744", \
           "0.161968, 0.166637, 0.179982, 0.198212, 0.219090, 0.306042, 0.458686" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094137, 0.098116, 0.109229, 0.124834, 0.142484, 0.216764, 0.346314", \
           "0.094995, 0.098965, 0.110143, 0.125633, 0.143430, 0.217630, 0.347233", \
           "0.098823, 0.102837, 0.113942, 0.129501, 0.147128, 0.222111, 0.350906", \
           "0.106443, 0.110433, 0.121733, 0.137215, 0.154892, 0.229106, 0.360135", \
           "0.117302, 0.121265, 0.132516, 0.148038, 0.165794, 0.238642, 0.369490", \
           "0.126664, 0.130644, 0.141863, 0.157230, 0.174987, 0.249876, 0.380583", \
           "0.137673, 0.141642, 0.152985, 0.168480, 0.186227, 0.260135, 0.389883" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023290, 0.028280, 0.045759, 0.073610, 0.109423, 0.266863, 0.542921", \
           "0.023266, 0.028415, 0.045484, 0.076310, 0.111502, 0.268334, 0.544374", \
           "0.023323, 0.028371, 0.045610, 0.073379, 0.109475, 0.265813, 0.547435", \
           "0.023300, 0.028825, 0.045736, 0.074850, 0.111109, 0.273757, 0.542766", \
           "0.023865, 0.028508, 0.045783, 0.074827, 0.111190, 0.266846, 0.547672", \
           "0.023321, 0.028227, 0.046050, 0.075464, 0.111863, 0.269396, 0.542612", \
           "0.023603, 0.029011, 0.045315, 0.073838, 0.109745, 0.266588, 0.543856" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164286, 0.168369, 0.180535, 0.197949, 0.218638, 0.305782, 0.454537", \
           "0.165998, 0.170099, 0.182242, 0.199806, 0.220058, 0.307797, 0.457877", \
           "0.171811, 0.175917, 0.188061, 0.205526, 0.225760, 0.314268, 0.463981", \
           "0.180986, 0.185254, 0.197190, 0.214745, 0.235028, 0.322939, 0.473125", \
           "0.192278, 0.196435, 0.208639, 0.225985, 0.246277, 0.334766, 0.484445", \
           "0.201658, 0.205785, 0.217928, 0.235304, 0.255817, 0.343653, 0.496407", \
           "0.210997, 0.215124, 0.227278, 0.244700, 0.264986, 0.352431, 0.504890" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139643, 0.143113, 0.153455, 0.168256, 0.185843, 0.259915, 0.386357", \
           "0.141098, 0.144584, 0.154905, 0.169835, 0.187049, 0.261627, 0.389195", \
           "0.146039, 0.149530, 0.159852, 0.174697, 0.191896, 0.267127, 0.394384", \
           "0.153838, 0.157466, 0.167611, 0.182533, 0.199774, 0.274498, 0.402156", \
           "0.163436, 0.166970, 0.177344, 0.192087, 0.209335, 0.284551, 0.411778", \
           "0.171410, 0.174917, 0.185239, 0.200009, 0.217444, 0.292105, 0.421946", \
           "0.179348, 0.182856, 0.193186, 0.207995, 0.225239, 0.299566, 0.429156" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027417, 0.032797, 0.053158, 0.087110, 0.127743, 0.299562, 0.599687", \
           "0.028081, 0.032858, 0.053186, 0.086872, 0.128379, 0.299168, 0.599634", \
           "0.027571, 0.033123, 0.052965, 0.086566, 0.128186, 0.298731, 0.601486", \
           "0.027754, 0.033436, 0.053297, 0.087219, 0.127669, 0.300822, 0.601807", \
           "0.027443, 0.032959, 0.053378, 0.087459, 0.127786, 0.300393, 0.599978", \
           "0.027802, 0.033122, 0.053272, 0.087390, 0.127484, 0.298102, 0.602225", \
           "0.028147, 0.034073, 0.053486, 0.087128, 0.127454, 0.298775, 0.602546" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027417, 0.032797, 0.053158, 0.087110, 0.127743, 0.299562, 0.599687", \
           "0.028081, 0.032858, 0.053186, 0.086872, 0.128379, 0.299168, 0.599634", \
           "0.027571, 0.033123, 0.052965, 0.086566, 0.128186, 0.298731, 0.601486", \
           "0.027754, 0.033436, 0.053297, 0.087219, 0.127669, 0.300822, 0.601807", \
           "0.027443, 0.032959, 0.053378, 0.087459, 0.127786, 0.300393, 0.599978", \
           "0.027802, 0.033122, 0.053272, 0.087390, 0.127484, 0.298102, 0.602225", \
           "0.028147, 0.034073, 0.053486, 0.087128, 0.127454, 0.298775, 0.602546" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.166104, 0.170785, 0.183858, 0.202217, 0.222982, 0.310371, 0.462782", \
           "0.167541, 0.172212, 0.185363, 0.203587, 0.224524, 0.311818, 0.464293", \
           "0.173442, 0.178163, 0.191228, 0.209533, 0.230271, 0.318485, 0.470009", \
           "0.184302, 0.188996, 0.202291, 0.220504, 0.241302, 0.328612, 0.482763", \
           "0.201107, 0.205769, 0.219005, 0.237267, 0.258156, 0.343859, 0.497799", \
           "0.217052, 0.221735, 0.234934, 0.253012, 0.273903, 0.362008, 0.515780", \
           "0.235102, 0.239771, 0.253117, 0.271346, 0.292224, 0.379176, 0.531820" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.141188, 0.145167, 0.156280, 0.171885, 0.189535, 0.263815, 0.393365", \
           "0.142410, 0.146380, 0.157559, 0.173049, 0.190845, 0.265046, 0.394649", \
           "0.147425, 0.151439, 0.162544, 0.178103, 0.195730, 0.270713, 0.399508", \
           "0.156657, 0.160647, 0.171947, 0.187429, 0.205106, 0.279320, 0.410349", \
           "0.170941, 0.174903, 0.186155, 0.201677, 0.219433, 0.292280, 0.423129", \
           "0.184494, 0.188474, 0.199694, 0.215060, 0.232818, 0.307706, 0.438413", \
           "0.199837, 0.203806, 0.215149, 0.230644, 0.248390, 0.322299, 0.452047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028204, 0.033184, 0.051173, 0.081131, 0.118000, 0.276201, 0.551668", \
           "0.028316, 0.033171, 0.050966, 0.081058, 0.117905, 0.276509, 0.549417", \
           "0.028255, 0.033412, 0.051195, 0.081051, 0.117914, 0.277362, 0.551036", \
           "0.028750, 0.033637, 0.051609, 0.081755, 0.118545, 0.276398, 0.551226", \
           "0.028321, 0.033384, 0.051411, 0.081507, 0.118224, 0.278265, 0.557153", \
           "0.028546, 0.033673, 0.051087, 0.081265, 0.117974, 0.276133, 0.553037", \
           "0.029886, 0.034555, 0.051552, 0.081221, 0.118219, 0.276327, 0.554398" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028204, 0.033184, 0.051173, 0.081131, 0.118000, 0.276201, 0.551668", \
           "0.028316, 0.033171, 0.050966, 0.081058, 0.117905, 0.276509, 0.549417", \
           "0.028255, 0.033412, 0.051195, 0.081051, 0.117914, 0.277362, 0.551036", \
           "0.028750, 0.033637, 0.051609, 0.081755, 0.118545, 0.276398, 0.551226", \
           "0.028321, 0.033384, 0.051411, 0.081507, 0.118224, 0.278265, 0.557153", \
           "0.028546, 0.033673, 0.051087, 0.081265, 0.117974, 0.276133, 0.553037", \
           "0.029886, 0.034555, 0.051552, 0.081221, 0.118219, 0.276327, 0.554398" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988", \
           "0.266326, 0.266355, 0.266456, 0.266616, 0.266804, 0.267599, 0.268988" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146", \
           "0.302485, 0.302514, 0.302615, 0.302774, 0.302962, 0.303758, 0.305146" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798", \
           "0.053265, 0.053271, 0.053291, 0.053323, 0.053361, 0.053520, 0.053798" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029", \
           "0.060497, 0.060503, 0.060523, 0.060555, 0.060592, 0.060752, 0.061029" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219318, 0.223401, 0.235568, 0.252981, 0.273671, 0.360814, 0.509570", \
           "0.220892, 0.224993, 0.237137, 0.254701, 0.274953, 0.362692, 0.512772", \
           "0.226546, 0.230652, 0.242796, 0.260261, 0.280495, 0.369003, 0.518716", \
           "0.236728, 0.240996, 0.252931, 0.270487, 0.290770, 0.378681, 0.528867", \
           "0.251709, 0.255866, 0.268071, 0.285416, 0.305708, 0.394197, 0.543876", \
           "0.265095, 0.269221, 0.281365, 0.298741, 0.319254, 0.407090, 0.559844", \
           "0.279849, 0.283976, 0.296130, 0.313552, 0.333838, 0.421283, 0.573742" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.186420, 0.189891, 0.200233, 0.215034, 0.232620, 0.306692, 0.433135", \
           "0.187759, 0.191244, 0.201566, 0.216496, 0.233710, 0.308288, 0.435856", \
           "0.192564, 0.196054, 0.206377, 0.221222, 0.238421, 0.313652, 0.440909", \
           "0.201219, 0.204847, 0.214992, 0.229914, 0.247154, 0.321879, 0.449537", \
           "0.213953, 0.217486, 0.227860, 0.242604, 0.259852, 0.335068, 0.462295", \
           "0.225331, 0.228838, 0.239160, 0.253930, 0.271366, 0.346027, 0.475867", \
           "0.237872, 0.241380, 0.251711, 0.266519, 0.283763, 0.358091, 0.487680" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027445, 0.033017, 0.053287, 0.087057, 0.128146, 0.303579, 0.605378", \
           "0.027490, 0.032969, 0.053199, 0.087012, 0.127997, 0.303612, 0.599281", \
           "0.027448, 0.032939, 0.053214, 0.086945, 0.127790, 0.303524, 0.602158", \
           "0.027461, 0.032956, 0.053203, 0.086937, 0.127978, 0.307784, 0.599293", \
           "0.027411, 0.032903, 0.053220, 0.086965, 0.128018, 0.308180, 0.602470", \
           "0.027564, 0.033115, 0.053321, 0.087105, 0.128901, 0.305237, 0.605618", \
           "0.027474, 0.032951, 0.053467, 0.086997, 0.127767, 0.300329, 0.605648" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027445, 0.033017, 0.053287, 0.087057, 0.128146, 0.303579, 0.605378", \
           "0.027490, 0.032969, 0.053199, 0.087012, 0.127997, 0.303612, 0.599281", \
           "0.027448, 0.032939, 0.053214, 0.086945, 0.127790, 0.303524, 0.602158", \
           "0.027461, 0.032956, 0.053203, 0.086937, 0.127978, 0.307784, 0.599293", \
           "0.027411, 0.032903, 0.053220, 0.086965, 0.128018, 0.308180, 0.602470", \
           "0.027564, 0.033115, 0.053321, 0.087105, 0.128901, 0.305237, 0.605618", \
           "0.027474, 0.032951, 0.053467, 0.086997, 0.127767, 0.300329, 0.605648" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.222130, 0.226811, 0.239885, 0.258244, 0.279009, 0.366397, 0.518808", \
           "0.223528, 0.228199, 0.241350, 0.259574, 0.280511, 0.367805, 0.520280", \
           "0.229226, 0.233947, 0.247012, 0.265317, 0.286055, 0.374269, 0.525793", \
           "0.238734, 0.243428, 0.256723, 0.274936, 0.295734, 0.383044, 0.537195", \
           "0.250467, 0.255129, 0.268366, 0.286627, 0.307517, 0.393220, 0.547159", \
           "0.260410, 0.265092, 0.278292, 0.296370, 0.317261, 0.405365, 0.559138", \
           "0.271456, 0.276125, 0.289470, 0.307700, 0.328577, 0.415529, 0.568173" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188811, 0.192789, 0.203902, 0.219507, 0.237158, 0.311438, 0.440987", \
           "0.189999, 0.193969, 0.205147, 0.220638, 0.238434, 0.312634, 0.442238", \
           "0.194842, 0.198855, 0.209960, 0.225519, 0.243147, 0.318129, 0.446924", \
           "0.202924, 0.206914, 0.218214, 0.233696, 0.251374, 0.325588, 0.456616", \
           "0.212897, 0.216860, 0.228111, 0.243633, 0.261389, 0.334237, 0.465085", \
           "0.221348, 0.225328, 0.236548, 0.251914, 0.269672, 0.344561, 0.475267", \
           "0.230737, 0.234706, 0.246049, 0.261545, 0.279291, 0.353200, 0.482947" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028334, 0.033197, 0.051001, 0.081172, 0.118156, 0.277249, 0.554495", \
           "0.028324, 0.033167, 0.051045, 0.081156, 0.118078, 0.276609, 0.557585", \
           "0.028241, 0.033155, 0.050996, 0.081114, 0.118064, 0.277463, 0.556761", \
           "0.028258, 0.033108, 0.051138, 0.081292, 0.118226, 0.277686, 0.554176", \
           "0.028212, 0.033262, 0.051028, 0.081145, 0.118071, 0.276708, 0.554473", \
           "0.028404, 0.033260, 0.051081, 0.081261, 0.118214, 0.276250, 0.555675", \
           "0.028292, 0.033144, 0.051069, 0.081053, 0.118231, 0.276343, 0.555933" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028334, 0.033197, 0.051001, 0.081172, 0.118156, 0.277249, 0.554495", \
           "0.028324, 0.033167, 0.051045, 0.081156, 0.118078, 0.276609, 0.557585", \
           "0.028241, 0.033155, 0.050996, 0.081114, 0.118064, 0.277463, 0.556761", \
           "0.028258, 0.033108, 0.051138, 0.081292, 0.118226, 0.277686, 0.554176", \
           "0.028212, 0.033262, 0.051028, 0.081145, 0.118071, 0.276708, 0.554473", \
           "0.028404, 0.033260, 0.051081, 0.081261, 0.118214, 0.276250, 0.555675", \
           "0.028292, 0.033144, 0.051069, 0.081053, 0.118231, 0.276343, 0.555933" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.232130, 0.236214, 0.248380, 0.265793, 0.286483, 0.373627, 0.522382", \
           "0.233816, 0.237917, 0.250060, 0.267624, 0.287876, 0.375615, 0.525695", \
           "0.239668, 0.243774, 0.255918, 0.273382, 0.293617, 0.382124, 0.531838", \
           "0.249230, 0.253498, 0.265434, 0.282989, 0.303272, 0.391183, 0.541369", \
           "0.261084, 0.265241, 0.277446, 0.294791, 0.315083, 0.403572, 0.553251", \
           "0.270850, 0.274977, 0.287120, 0.304497, 0.325009, 0.412846, 0.565599", \
           "0.281529, 0.285656, 0.297809, 0.315231, 0.335518, 0.422962, 0.575421" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.197311, 0.200782, 0.211123, 0.225924, 0.243511, 0.317583, 0.444025", \
           "0.198743, 0.202229, 0.212551, 0.227481, 0.244695, 0.319273, 0.446841", \
           "0.203717, 0.207208, 0.217530, 0.232375, 0.249574, 0.324805, 0.452062", \
           "0.211846, 0.215474, 0.225619, 0.240540, 0.257781, 0.332506, 0.460163", \
           "0.221922, 0.225455, 0.235829, 0.250572, 0.267820, 0.343036, 0.470264", \
           "0.230223, 0.233730, 0.244052, 0.258822, 0.276258, 0.350919, 0.480759", \
           "0.239299, 0.242807, 0.253138, 0.267947, 0.285190, 0.359518, 0.489108" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027392, 0.032872, 0.053274, 0.087142, 0.128013, 0.298129, 0.598394", \
           "0.027424, 0.032886, 0.053098, 0.087146, 0.128150, 0.302187, 0.594890", \
           "0.027387, 0.032826, 0.053140, 0.087018, 0.128177, 0.299926, 0.603648", \
           "0.027382, 0.032766, 0.053223, 0.087130, 0.129303, 0.300226, 0.596050", \
           "0.027412, 0.032789, 0.053220, 0.087361, 0.128977, 0.299828, 0.595019", \
           "0.027447, 0.032967, 0.053316, 0.087287, 0.128973, 0.299857, 0.598947", \
           "0.027520, 0.032859, 0.053186, 0.086779, 0.127934, 0.299958, 0.602528" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027392, 0.032872, 0.053274, 0.087142, 0.128013, 0.298129, 0.598394", \
           "0.027424, 0.032886, 0.053098, 0.087146, 0.128150, 0.302187, 0.594890", \
           "0.027387, 0.032826, 0.053140, 0.087018, 0.128177, 0.299926, 0.603648", \
           "0.027382, 0.032766, 0.053223, 0.087130, 0.129303, 0.300226, 0.596050", \
           "0.027412, 0.032789, 0.053220, 0.087361, 0.128977, 0.299828, 0.595019", \
           "0.027447, 0.032967, 0.053316, 0.087287, 0.128973, 0.299857, 0.598947", \
           "0.027520, 0.032859, 0.053186, 0.086779, 0.127934, 0.299958, 0.602528" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.241578, 0.246259, 0.259333, 0.277692, 0.298457, 0.385846, 0.538257", \
           "0.242894, 0.247565, 0.260716, 0.278940, 0.299877, 0.387171, 0.539646", \
           "0.248512, 0.253234, 0.266299, 0.284604, 0.305342, 0.393556, 0.545080", \
           "0.258892, 0.263585, 0.276880, 0.295094, 0.315891, 0.403202, 0.557352", \
           "0.273542, 0.278204, 0.291441, 0.309702, 0.330592, 0.416295, 0.570234", \
           "0.286889, 0.291571, 0.304770, 0.322848, 0.343740, 0.431844, 0.585617", \
           "0.301655, 0.306324, 0.319669, 0.337899, 0.358777, 0.445728, 0.598372" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205342, 0.209320, 0.220433, 0.236038, 0.253689, 0.327969, 0.457518", \
           "0.206460, 0.210430, 0.221608, 0.237099, 0.254895, 0.329096, 0.458699", \
           "0.211236, 0.215249, 0.226354, 0.241913, 0.259541, 0.334523, 0.463318", \
           "0.220058, 0.224047, 0.235348, 0.250830, 0.268507, 0.342721, 0.473750", \
           "0.232511, 0.236474, 0.247725, 0.263247, 0.281003, 0.353850, 0.484699", \
           "0.243855, 0.247835, 0.259055, 0.274421, 0.292179, 0.367067, 0.497774", \
           "0.256407, 0.260375, 0.271719, 0.287214, 0.304960, 0.378869, 0.508616" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028243, 0.033180, 0.051028, 0.081172, 0.118352, 0.278303, 0.550792", \
           "0.028469, 0.033304, 0.050982, 0.081009, 0.118208, 0.277627, 0.553249", \
           "0.028217, 0.033146, 0.051069, 0.081178, 0.118383, 0.277578, 0.553331", \
           "0.028250, 0.033146, 0.051030, 0.081187, 0.118317, 0.278686, 0.554309", \
           "0.028272, 0.033132, 0.051013, 0.081114, 0.118207, 0.277196, 0.554012", \
           "0.028752, 0.033156, 0.051388, 0.081078, 0.118423, 0.278368, 0.552722", \
           "0.028263, 0.033239, 0.051319, 0.081609, 0.118145, 0.278244, 0.554071" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028243, 0.033180, 0.051028, 0.081172, 0.118352, 0.278303, 0.550792", \
           "0.028469, 0.033304, 0.050982, 0.081009, 0.118208, 0.277627, 0.553249", \
           "0.028217, 0.033146, 0.051069, 0.081178, 0.118383, 0.277578, 0.553331", \
           "0.028250, 0.033146, 0.051030, 0.081187, 0.118317, 0.278686, 0.554309", \
           "0.028272, 0.033132, 0.051013, 0.081114, 0.118207, 0.277196, 0.554012", \
           "0.028752, 0.033156, 0.051388, 0.081078, 0.118423, 0.278368, 0.552722", \
           "0.028263, 0.033239, 0.051319, 0.081609, 0.118145, 0.278244, 0.554071" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085061, 0.089144, 0.101310, 0.118724, 0.139413, 0.226557, 0.375312", \
           "0.086448, 0.090549, 0.102692, 0.120256, 0.140508, 0.228247, 0.378327", \
           "0.091612, 0.095718, 0.107862, 0.125326, 0.145561, 0.234068, 0.383782", \
           "0.100541, 0.104810, 0.116745, 0.134300, 0.154583, 0.242494, 0.392680", \
           "0.113569, 0.117726, 0.129931, 0.147276, 0.167568, 0.256057, 0.405736", \
           "0.125260, 0.129387, 0.141530, 0.158907, 0.179419, 0.267256, 0.420009", \
           "0.137390, 0.141517, 0.153671, 0.171092, 0.191379, 0.278823, 0.431282" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072301, 0.075772, 0.086114, 0.100915, 0.118501, 0.192573, 0.319016", \
           "0.073480, 0.076966, 0.087288, 0.102218, 0.119432, 0.194010, 0.321578", \
           "0.077870, 0.081360, 0.091683, 0.106527, 0.123727, 0.198958, 0.326215", \
           "0.085460, 0.089088, 0.099233, 0.114155, 0.131395, 0.206120, 0.333778", \
           "0.096534, 0.100067, 0.110441, 0.125185, 0.142433, 0.217649, 0.344876", \
           "0.106471, 0.109979, 0.120301, 0.135071, 0.152506, 0.227167, 0.357008", \
           "0.116781, 0.120289, 0.130620, 0.145429, 0.162672, 0.237000, 0.366590" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020699, 0.025711, 0.043983, 0.075620, 0.113164, 0.276580, 0.565410", \
           "0.020658, 0.025723, 0.044005, 0.075072, 0.113646, 0.277115, 0.565111", \
           "0.020692, 0.025643, 0.044009, 0.075087, 0.114888, 0.277137, 0.569857", \
           "0.020663, 0.025705, 0.044050, 0.075258, 0.113671, 0.277059, 0.572575", \
           "0.020945, 0.026167, 0.044554, 0.075485, 0.114882, 0.276688, 0.568471", \
           "0.020858, 0.025746, 0.043964, 0.076134, 0.113913, 0.277029, 0.561353", \
           "0.020781, 0.025641, 0.043840, 0.075171, 0.113660, 0.275390, 0.571655" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020699, 0.025711, 0.043983, 0.075620, 0.113164, 0.276580, 0.565410", \
           "0.020658, 0.025723, 0.044005, 0.075072, 0.113646, 0.277115, 0.565111", \
           "0.020692, 0.025643, 0.044009, 0.075087, 0.114888, 0.277137, 0.569857", \
           "0.020663, 0.025705, 0.044050, 0.075258, 0.113671, 0.277059, 0.572575", \
           "0.020945, 0.026167, 0.044554, 0.075485, 0.114882, 0.276688, 0.568471", \
           "0.020858, 0.025746, 0.043964, 0.076134, 0.113913, 0.277029, 0.561353", \
           "0.020781, 0.025641, 0.043840, 0.075171, 0.113660, 0.275390, 0.571655" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.091990, 0.096671, 0.109744, 0.128103, 0.148868, 0.236257, 0.388668", \
           "0.093014, 0.097684, 0.110835, 0.129059, 0.149996, 0.237291, 0.389765", \
           "0.097461, 0.102183, 0.115247, 0.133552, 0.154290, 0.242505, 0.394028", \
           "0.106192, 0.110885, 0.124180, 0.142394, 0.163191, 0.250502, 0.404653", \
           "0.120167, 0.124829, 0.138066, 0.156327, 0.177217, 0.262920, 0.416859", \
           "0.132432, 0.137114, 0.150314, 0.168392, 0.189283, 0.277387, 0.431160", \
           "0.146535, 0.151204, 0.164549, 0.182779, 0.203657, 0.290608, 0.443252" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.078191, 0.082170, 0.093283, 0.108888, 0.126538, 0.200818, 0.330368", \
           "0.079062, 0.083032, 0.094210, 0.109700, 0.127497, 0.201697, 0.331301", \
           "0.082842, 0.086855, 0.097960, 0.113519, 0.131147, 0.206129, 0.334924", \
           "0.090263, 0.094253, 0.105553, 0.121035, 0.138712, 0.212926, 0.343955", \
           "0.102142, 0.106105, 0.117356, 0.132878, 0.150634, 0.223482, 0.354330", \
           "0.112567, 0.116547, 0.127767, 0.143133, 0.160891, 0.235779, 0.366486", \
           "0.124555, 0.128523, 0.139867, 0.155362, 0.173108, 0.247017, 0.376764" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022611, 0.027562, 0.044975, 0.074013, 0.109505, 0.265237, 0.536101", \
           "0.022533, 0.027616, 0.044956, 0.073866, 0.110223, 0.264930, 0.537884", \
           "0.022549, 0.027386, 0.044660, 0.073474, 0.110014, 0.264078, 0.534507", \
           "0.022542, 0.027629, 0.044551, 0.073371, 0.110185, 0.264873, 0.535701", \
           "0.022924, 0.027980, 0.045439, 0.074353, 0.110757, 0.267052, 0.535722", \
           "0.022507, 0.027516, 0.044501, 0.073442, 0.109306, 0.263617, 0.534240", \
           "0.022636, 0.027515, 0.044773, 0.073518, 0.109024, 0.263868, 0.539410" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022611, 0.027562, 0.044975, 0.074013, 0.109505, 0.265237, 0.536101", \
           "0.022533, 0.027616, 0.044956, 0.073866, 0.110223, 0.264930, 0.537884", \
           "0.022549, 0.027386, 0.044660, 0.073474, 0.110014, 0.264078, 0.534507", \
           "0.022542, 0.027629, 0.044551, 0.073371, 0.110185, 0.264873, 0.535701", \
           "0.022924, 0.027980, 0.045439, 0.074353, 0.110757, 0.267052, 0.535722", \
           "0.022507, 0.027516, 0.044501, 0.073442, 0.109306, 0.263617, 0.534240", \
           "0.022636, 0.027515, 0.044773, 0.073518, 0.109024, 0.263868, 0.539410" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.117616, 0.121699, 0.133865, 0.151279, 0.171968, 0.259112, 0.407867", \
           "0.119003, 0.123104, 0.135247, 0.152811, 0.173063, 0.260802, 0.410882", \
           "0.124167, 0.128273, 0.140417, 0.157881, 0.178116, 0.266623, 0.416337", \
           "0.133096, 0.137365, 0.149300, 0.166855, 0.187138, 0.275049, 0.425235", \
           "0.146124, 0.150281, 0.162486, 0.179831, 0.200123, 0.288612, 0.438292", \
           "0.157816, 0.161942, 0.174085, 0.191462, 0.211974, 0.299811, 0.452564", \
           "0.169945, 0.174072, 0.186226, 0.203647, 0.223934, 0.311378, 0.463837" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.099973, 0.103444, 0.113786, 0.128587, 0.146173, 0.220245, 0.346687", \
           "0.101152, 0.104638, 0.114960, 0.129890, 0.147103, 0.221682, 0.349250", \
           "0.105542, 0.109032, 0.119354, 0.134199, 0.151399, 0.226630, 0.353887", \
           "0.113132, 0.116760, 0.126905, 0.141827, 0.159067, 0.233792, 0.361450", \
           "0.124206, 0.127739, 0.138113, 0.152857, 0.170104, 0.245320, 0.372548", \
           "0.134143, 0.137651, 0.147973, 0.162742, 0.180178, 0.254839, 0.384679", \
           "0.144453, 0.147961, 0.158292, 0.173100, 0.190344, 0.264672, 0.394262" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020647, 0.025863, 0.043911, 0.074887, 0.113389, 0.274664, 0.565457", \
           "0.020819, 0.025598, 0.043976, 0.075267, 0.113115, 0.274079, 0.562790", \
           "0.020679, 0.025745, 0.043849, 0.075201, 0.113323, 0.273503, 0.560800", \
           "0.020628, 0.025695, 0.043756, 0.075037, 0.113190, 0.274945, 0.561050", \
           "0.020768, 0.025681, 0.043967, 0.075749, 0.113959, 0.275491, 0.566380", \
           "0.020874, 0.025755, 0.043913, 0.076192, 0.113727, 0.274979, 0.561159", \
           "0.020931, 0.025981, 0.043792, 0.075323, 0.113792, 0.275482, 0.562626" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.020647, 0.025863, 0.043911, 0.074887, 0.113389, 0.274664, 0.565457", \
           "0.020819, 0.025598, 0.043976, 0.075267, 0.113115, 0.274079, 0.562790", \
           "0.020679, 0.025745, 0.043849, 0.075201, 0.113323, 0.273503, 0.560800", \
           "0.020628, 0.025695, 0.043756, 0.075037, 0.113190, 0.274945, 0.561050", \
           "0.020768, 0.025681, 0.043967, 0.075749, 0.113959, 0.275491, 0.566380", \
           "0.020874, 0.025755, 0.043913, 0.076192, 0.113727, 0.274979, 0.561159", \
           "0.020931, 0.025981, 0.043792, 0.075323, 0.113792, 0.275482, 0.562626" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123331, 0.128012, 0.141086, 0.159445, 0.180210, 0.267599, 0.420010", \
           "0.124355, 0.129026, 0.142177, 0.160401, 0.181338, 0.268632, 0.421107", \
           "0.128803, 0.133524, 0.146589, 0.164894, 0.185632, 0.273846, 0.425370", \
           "0.137534, 0.142227, 0.155522, 0.173735, 0.194533, 0.281843, 0.435994", \
           "0.151509, 0.156171, 0.169407, 0.187669, 0.208558, 0.294261, 0.448201", \
           "0.163774, 0.168456, 0.181655, 0.199733, 0.220625, 0.308729, 0.462502", \
           "0.177877, 0.182546, 0.195891, 0.214121, 0.234998, 0.321950, 0.474594" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.104832, 0.108810, 0.119923, 0.135528, 0.153179, 0.227459, 0.357008", \
           "0.105702, 0.109672, 0.120850, 0.136341, 0.154137, 0.228338, 0.357941", \
           "0.109482, 0.113496, 0.124600, 0.140160, 0.157787, 0.232770, 0.361564", \
           "0.116904, 0.120893, 0.132193, 0.147675, 0.165353, 0.239567, 0.370595", \
           "0.128782, 0.132745, 0.143996, 0.159518, 0.177275, 0.250122, 0.380971", \
           "0.139208, 0.143188, 0.154407, 0.169773, 0.187531, 0.262420, 0.393126", \
           "0.151195, 0.155164, 0.166507, 0.182003, 0.199749, 0.273658, 0.403405" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022658, 0.027673, 0.044858, 0.072302, 0.107661, 0.262845, 0.533124", \
           "0.022638, 0.027765, 0.044325, 0.075026, 0.109494, 0.264467, 0.536353", \
           "0.022665, 0.027732, 0.044713, 0.071859, 0.107368, 0.262004, 0.537551", \
           "0.022702, 0.027972, 0.044843, 0.073509, 0.108909, 0.269945, 0.539363", \
           "0.023128, 0.027806, 0.044905, 0.073432, 0.108986, 0.264433, 0.538893", \
           "0.022757, 0.027441, 0.045018, 0.074016, 0.109935, 0.264267, 0.535044", \
           "0.022962, 0.028171, 0.044325, 0.072583, 0.107948, 0.262663, 0.536322" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022658, 0.027673, 0.044858, 0.072302, 0.107661, 0.262845, 0.533124", \
           "0.022638, 0.027765, 0.044325, 0.075026, 0.109494, 0.264467, 0.536353", \
           "0.022665, 0.027732, 0.044713, 0.071859, 0.107368, 0.262004, 0.537551", \
           "0.022702, 0.027972, 0.044843, 0.073509, 0.108909, 0.269945, 0.539363", \
           "0.023128, 0.027806, 0.044905, 0.073432, 0.108986, 0.264433, 0.538893", \
           "0.022757, 0.027441, 0.045018, 0.074016, 0.109935, 0.264267, 0.535044", \
           "0.022962, 0.028171, 0.044325, 0.072583, 0.107948, 0.262663, 0.536322" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.089662, 0.093746, 0.105912, 0.123325, 0.144015, 0.231159, 0.379914", \
           "0.091374, 0.095475, 0.107619, 0.125183, 0.145435, 0.233174, 0.383254", \
           "0.097188, 0.101294, 0.113438, 0.130903, 0.151137, 0.239644, 0.389358", \
           "0.106363, 0.110631, 0.122566, 0.140122, 0.160405, 0.248316, 0.398502", \
           "0.117655, 0.121812, 0.134016, 0.151362, 0.171653, 0.260143, 0.409822", \
           "0.127035, 0.131162, 0.143305, 0.160681, 0.181194, 0.269030, 0.421784", \
           "0.136374, 0.140501, 0.152655, 0.170077, 0.190363, 0.277808, 0.430267" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.076213, 0.079684, 0.090025, 0.104827, 0.122413, 0.196485, 0.322927", \
           "0.077668, 0.081154, 0.091476, 0.106406, 0.123619, 0.198198, 0.325766", \
           "0.082610, 0.086100, 0.096422, 0.111267, 0.128467, 0.203698, 0.330954", \
           "0.090409, 0.094037, 0.104181, 0.119103, 0.136344, 0.211069, 0.338726", \
           "0.100007, 0.103540, 0.113914, 0.128658, 0.145905, 0.221121, 0.348349", \
           "0.107980, 0.111487, 0.121809, 0.136579, 0.154015, 0.228676, 0.358516", \
           "0.115918, 0.119426, 0.129757, 0.144565, 0.161809, 0.236137, 0.365727" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021138, 0.026041, 0.043766, 0.074886, 0.112816, 0.288029, 0.563134", \
           "0.021828, 0.026059, 0.043957, 0.074677, 0.113125, 0.277475, 0.561281", \
           "0.021915, 0.026067, 0.044337, 0.075096, 0.113258, 0.278034, 0.563072", \
           "0.020932, 0.026444, 0.044241, 0.075897, 0.113047, 0.277487, 0.564128", \
           "0.021880, 0.026415, 0.044131, 0.075443, 0.115035, 0.279042, 0.564481", \
           "0.021240, 0.026127, 0.044364, 0.075568, 0.112948, 0.277691, 0.563351", \
           "0.021082, 0.026150, 0.043824, 0.075604, 0.112843, 0.274956, 0.564201" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021138, 0.026041, 0.043766, 0.074886, 0.112816, 0.288029, 0.563134", \
           "0.021828, 0.026059, 0.043957, 0.074677, 0.113125, 0.277475, 0.561281", \
           "0.021915, 0.026067, 0.044337, 0.075096, 0.113258, 0.278034, 0.563072", \
           "0.020932, 0.026444, 0.044241, 0.075897, 0.113047, 0.277487, 0.564128", \
           "0.021880, 0.026415, 0.044131, 0.075443, 0.115035, 0.279042, 0.564481", \
           "0.021240, 0.026127, 0.044364, 0.075568, 0.112948, 0.277691, 0.563351", \
           "0.021082, 0.026150, 0.043824, 0.075604, 0.112843, 0.274956, 0.564201" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094817, 0.099498, 0.112571, 0.130931, 0.151696, 0.239084, 0.391495", \
           "0.096255, 0.100925, 0.114076, 0.132300, 0.153237, 0.240532, 0.393006", \
           "0.102155, 0.106876, 0.119941, 0.138246, 0.158984, 0.247199, 0.398722", \
           "0.113016, 0.117709, 0.131004, 0.149217, 0.170015, 0.257325, 0.411476", \
           "0.129820, 0.134482, 0.147718, 0.165980, 0.186870, 0.272572, 0.426512", \
           "0.145765, 0.150448, 0.163647, 0.181725, 0.202617, 0.290721, 0.444493", \
           "0.163816, 0.168484, 0.181830, 0.200059, 0.220937, 0.307889, 0.460533" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.080594, 0.084573, 0.095686, 0.111291, 0.128941, 0.203221, 0.332771", \
           "0.081816, 0.085786, 0.096965, 0.112455, 0.130252, 0.204452, 0.334055", \
           "0.086831, 0.090845, 0.101950, 0.117509, 0.135136, 0.210119, 0.338914", \
           "0.096063, 0.100053, 0.111353, 0.126835, 0.144513, 0.218727, 0.349755", \
           "0.110347, 0.114310, 0.125561, 0.141083, 0.158839, 0.231687, 0.362535", \
           "0.123900, 0.127881, 0.139100, 0.154466, 0.172224, 0.247113, 0.377819", \
           "0.139243, 0.143212, 0.154555, 0.170051, 0.187797, 0.261706, 0.391453" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022654, 0.027719, 0.045216, 0.072632, 0.108244, 0.264577, 0.534820", \
           "0.022665, 0.027997, 0.044562, 0.072384, 0.108518, 0.263658, 0.533485", \
           "0.022675, 0.028282, 0.044485, 0.072212, 0.108770, 0.264379, 0.531840", \
           "0.022553, 0.027867, 0.045360, 0.074511, 0.108655, 0.263435, 0.536008", \
           "0.022740, 0.027742, 0.045018, 0.072484, 0.109057, 0.263469, 0.539618", \
           "0.022647, 0.027837, 0.045765, 0.074445, 0.110370, 0.263521, 0.538449", \
           "0.022903, 0.027706, 0.044843, 0.072135, 0.107744, 0.263292, 0.535151" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022654, 0.027719, 0.045216, 0.072632, 0.108244, 0.264577, 0.534820", \
           "0.022665, 0.027997, 0.044562, 0.072384, 0.108518, 0.263658, 0.533485", \
           "0.022675, 0.028282, 0.044485, 0.072212, 0.108770, 0.264379, 0.531840", \
           "0.022553, 0.027867, 0.045360, 0.074511, 0.108655, 0.263435, 0.536008", \
           "0.022740, 0.027742, 0.045018, 0.072484, 0.109057, 0.263469, 0.539618", \
           "0.022647, 0.027837, 0.045765, 0.074445, 0.110370, 0.263521, 0.538449", \
           "0.022903, 0.027706, 0.044843, 0.072135, 0.107744, 0.263292, 0.535151" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853", \
           "0.489192, 0.489221, 0.489322, 0.489481, 0.489669, 0.490464, 0.491853" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762", \
           "0.251100, 0.251129, 0.251231, 0.251390, 0.251578, 0.252373, 0.253762" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371", \
           "0.097838, 0.097844, 0.097864, 0.097896, 0.097934, 0.098093, 0.098371" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752", \
           "0.050220, 0.050226, 0.050246, 0.050278, 0.050316, 0.050475, 0.050752" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.270914, 0.274998, 0.287164, 0.304577, 0.325267, 0.412411, 0.561166", \
             "0.272507, 0.276608, 0.288751, 0.306316, 0.326568, 0.414307, 0.564387", \
             "0.278356, 0.282462, 0.294606, 0.312070, 0.332305, 0.420812, 0.570526", \
             "0.288809, 0.293077, 0.305012, 0.322567, 0.342850, 0.430762, 0.580947", \
             "0.304184, 0.308341, 0.320545, 0.337891, 0.358182, 0.446672, 0.596351", \
             "0.318514, 0.322641, 0.334784, 0.352160, 0.372673, 0.460509, 0.613263", \
             "0.334500, 0.338627, 0.350781, 0.368203, 0.388490, 0.475934, 0.628393" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230277, 0.233748, 0.244090, 0.258891, 0.276477, 0.350549, 0.476991", \
             "0.231631, 0.235117, 0.245439, 0.260368, 0.277582, 0.352161, 0.479729", \
             "0.236602, 0.240092, 0.250415, 0.265260, 0.282459, 0.357690, 0.484947", \
             "0.245487, 0.249115, 0.259260, 0.274182, 0.291423, 0.366148, 0.493805", \
             "0.258556, 0.262090, 0.272463, 0.287207, 0.304455, 0.379671, 0.506898", \
             "0.270737, 0.274245, 0.284566, 0.299336, 0.316772, 0.391433, 0.521273", \
             "0.284325, 0.287833, 0.298164, 0.312973, 0.330216, 0.404544, 0.534134" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020704, 0.025481, 0.043957, 0.075136, 0.113931, 0.274506, 0.559145", \
             "0.020720, 0.026014, 0.043946, 0.074549, 0.112860, 0.274338, 0.557911", \
             "0.020735, 0.025923, 0.043850, 0.074978, 0.113320, 0.274732, 0.557902", \
             "0.020716, 0.026107, 0.043924, 0.074672, 0.113942, 0.273605, 0.557432", \
             "0.020516, 0.026021, 0.044025, 0.075150, 0.113131, 0.273835, 0.562976", \
             "0.020750, 0.025819, 0.043969, 0.074997, 0.112894, 0.273518, 0.565961", \
             "0.020607, 0.025515, 0.043942, 0.074964, 0.113105, 0.274876, 0.565734" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.246220, 0.250901, 0.263975, 0.282334, 0.303099, 0.390487, 0.542898", \
             "0.247628, 0.252298, 0.265449, 0.283673, 0.304610, 0.391905, 0.544379", \
             "0.253292, 0.258014, 0.271078, 0.289383, 0.310121, 0.398336, 0.549859", \
             "0.262681, 0.267375, 0.280669, 0.298883, 0.319680, 0.406991, 0.561142", \
             "0.273724, 0.278386, 0.291622, 0.309884, 0.330773, 0.416476, 0.570416", \
             "0.283223, 0.287906, 0.301105, 0.319183, 0.340075, 0.428179, 0.581952", \
             "0.293312, 0.297981, 0.311327, 0.329556, 0.350434, 0.437386, 0.590030" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.209287, 0.213266, 0.224378, 0.239984, 0.257634, 0.331914, 0.461464", \
             "0.210483, 0.214454, 0.225632, 0.241122, 0.258919, 0.333119, 0.462722", \
             "0.215298, 0.219312, 0.230416, 0.245976, 0.263603, 0.338585, 0.467380", \
             "0.223279, 0.227268, 0.238569, 0.254050, 0.271728, 0.345942, 0.476971", \
             "0.232665, 0.236628, 0.247879, 0.263401, 0.281157, 0.354005, 0.484853", \
             "0.240740, 0.244720, 0.255939, 0.271306, 0.289064, 0.363952, 0.494659", \
             "0.249316, 0.253284, 0.264628, 0.280123, 0.297869, 0.371778, 0.501525" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022616, 0.027677, 0.044484, 0.073204, 0.107453, 0.266984, 0.534598", \
             "0.022528, 0.027673, 0.046028, 0.073138, 0.109059, 0.265546, 0.537593", \
             "0.022821, 0.027626, 0.046341, 0.073173, 0.109623, 0.265871, 0.537943", \
             "0.022791, 0.028932, 0.047143, 0.073136, 0.107928, 0.263499, 0.532035", \
             "0.022599, 0.027769, 0.045388, 0.072935, 0.107451, 0.262557, 0.531940", \
             "0.024343, 0.028941, 0.045825, 0.073257, 0.107326, 0.262639, 0.533437", \
             "0.022493, 0.028054, 0.044704, 0.073210, 0.107448, 0.261884, 0.533234" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.208174, 0.212257, 0.224424, 0.241837, 0.262527, 0.349670, 0.498426", \
             "0.209844, 0.213945, 0.226088, 0.243653, 0.263904, 0.351644, 0.501724", \
             "0.215662, 0.219768, 0.231912, 0.249376, 0.269611, 0.358118, 0.507832", \
             "0.224798, 0.229066, 0.241001, 0.258556, 0.278840, 0.366751, 0.516937", \
             "0.235999, 0.240156, 0.252360, 0.269706, 0.289997, 0.378487, 0.528166", \
             "0.245538, 0.249664, 0.261808, 0.279184, 0.299696, 0.387533, 0.540286", \
             "0.255072, 0.259199, 0.271353, 0.288775, 0.309061, 0.396506, 0.548965" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.176948, 0.180418, 0.190760, 0.205561, 0.223148, 0.297220, 0.423662", \
             "0.178368, 0.181853, 0.192175, 0.207105, 0.224319, 0.298897, 0.426465", \
             "0.183312, 0.186803, 0.197125, 0.211970, 0.229169, 0.304400, 0.431657", \
             "0.191078, 0.194706, 0.204851, 0.219773, 0.237014, 0.311738, 0.439396", \
             "0.200599, 0.204132, 0.214506, 0.229250, 0.246498, 0.321714, 0.448941", \
             "0.208707, 0.212215, 0.222536, 0.237306, 0.254742, 0.329403, 0.459243", \
             "0.216811, 0.220319, 0.230650, 0.245459, 0.262702, 0.337030, 0.466620" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.020490, 0.026058, 0.043806, 0.074676, 0.112917, 0.277606, 0.557525", \
             "0.020781, 0.026068, 0.043772, 0.075072, 0.113103, 0.275785, 0.562445", \
             "0.020707, 0.026071, 0.043808, 0.075164, 0.113763, 0.274478, 0.560118", \
             "0.020724, 0.025613, 0.043911, 0.074735, 0.112847, 0.275486, 0.560054", \
             "0.021195, 0.025846, 0.043827, 0.074855, 0.113029, 0.275067, 0.562533", \
             "0.020634, 0.025687, 0.043955, 0.075113, 0.113110, 0.274573, 0.566459", \
             "0.020623, 0.026663, 0.043969, 0.075374, 0.112934, 0.274515, 0.562274" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.227294, 0.231975, 0.245049, 0.263408, 0.284173, 0.371561, 0.523972", \
             "0.228572, 0.233243, 0.246394, 0.264617, 0.285554, 0.372849, 0.525324", \
             "0.234284, 0.239005, 0.252070, 0.270375, 0.291113, 0.379328, 0.530851", \
             "0.245003, 0.249696, 0.262991, 0.281204, 0.302002, 0.389312, 0.543463", \
             "0.260190, 0.264852, 0.278089, 0.296350, 0.317240, 0.402943, 0.556882", \
             "0.274421, 0.279104, 0.292303, 0.310381, 0.331273, 0.419377, 0.573149", \
             "0.290454, 0.295123, 0.308468, 0.326698, 0.347576, 0.434527, 0.587171" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.193200, 0.197179, 0.208291, 0.223897, 0.241547, 0.315827, 0.445377", \
             "0.194286, 0.198256, 0.209435, 0.224925, 0.242721, 0.316922, 0.446525", \
             "0.199141, 0.203155, 0.214259, 0.229819, 0.247446, 0.322428, 0.451223", \
             "0.208252, 0.212242, 0.223542, 0.239024, 0.256701, 0.330915, 0.461944", \
             "0.221162, 0.225124, 0.236376, 0.251898, 0.269654, 0.342501, 0.473350", \
             "0.233258, 0.237238, 0.248458, 0.263824, 0.281582, 0.356470, 0.487177", \
             "0.246886, 0.250854, 0.262198, 0.277693, 0.295439, 0.369348, 0.499096" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.022730, 0.027567, 0.044650, 0.072746, 0.106845, 0.263454, 0.535777", \
             "0.023927, 0.028276, 0.045258, 0.075325, 0.109067, 0.265399, 0.536436", \
             "0.022759, 0.027992, 0.044488, 0.072194, 0.106859, 0.263408, 0.534470", \
             "0.022739, 0.028027, 0.044596, 0.072784, 0.108484, 0.263065, 0.532768", \
             "0.023639, 0.028376, 0.045279, 0.075374, 0.109219, 0.263785, 0.535385", \
             "0.022760, 0.027682, 0.044840, 0.073088, 0.110705, 0.272045, 0.533401", \
             "0.022767, 0.027880, 0.044370, 0.072016, 0.110175, 0.272025, 0.534888" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.367200;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.571645, 0.575336, 0.584969, 0.600070, 0.632165, 0.694906, 0.826879", \
           "0.573014, 0.576480, 0.585889, 0.601210, 0.633336, 0.697270, 0.828313", \
           "0.577936, 0.581658, 0.591104, 0.606253, 0.638912, 0.704261, 0.833758", \
           "0.586779, 0.590768, 0.600274, 0.615929, 0.647193, 0.709189, 0.833891", \
           "0.598281, 0.602624, 0.612193, 0.627318, 0.658739, 0.720972, 0.847334", \
           "0.607673, 0.612913, 0.623236, 0.638341, 0.669554, 0.731299, 0.856763", \
           "0.618160, 0.623657, 0.634961, 0.650327, 0.680789, 0.742355, 0.868189" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.584918, 0.588417, 0.597236, 0.611987, 0.642334, 0.703323, 0.825761", \
           "0.586132, 0.589841, 0.598850, 0.613580, 0.644367, 0.705206, 0.826370", \
           "0.591249, 0.595034, 0.604184, 0.618759, 0.649691, 0.709997, 0.832010", \
           "0.599789, 0.604002, 0.613017, 0.627525, 0.657822, 0.718644, 0.839729", \
           "0.611467, 0.615986, 0.625209, 0.640127, 0.669424, 0.729887, 0.851977", \
           "0.620339, 0.625696, 0.636199, 0.650805, 0.680546, 0.739990, 0.860574", \
           "0.631906, 0.636560, 0.649212, 0.664192, 0.693857, 0.753984, 0.871911" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.613506, 0.617198, 0.626831, 0.641931, 0.674027, 0.736767, 0.868741", \
           "0.614876, 0.618342, 0.627751, 0.643071, 0.675198, 0.739131, 0.870174", \
           "0.619798, 0.623520, 0.632966, 0.648115, 0.680774, 0.746122, 0.875619", \
           "0.628640, 0.632630, 0.642136, 0.657791, 0.689055, 0.751050, 0.875752", \
           "0.640143, 0.644486, 0.654055, 0.669179, 0.700601, 0.762833, 0.889196", \
           "0.649535, 0.654774, 0.665097, 0.680203, 0.711416, 0.773161, 0.898624", \
           "0.660021, 0.665518, 0.676823, 0.692189, 0.722651, 0.784216, 0.910050" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.626780, 0.630278, 0.639097, 0.653848, 0.684195, 0.745185, 0.867622", \
           "0.627994, 0.631703, 0.640711, 0.655441, 0.686228, 0.747067, 0.868231", \
           "0.633110, 0.636896, 0.646045, 0.660620, 0.691553, 0.751858, 0.873872", \
           "0.641651, 0.645864, 0.654878, 0.669387, 0.699684, 0.760505, 0.881591", \
           "0.653329, 0.657847, 0.667070, 0.681989, 0.711285, 0.771748, 0.893839", \
           "0.662201, 0.667557, 0.678060, 0.692666, 0.722408, 0.781851, 0.902435", \
           "0.673767, 0.678422, 0.691074, 0.706054, 0.735719, 0.795845, 0.913773" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.648743, 0.652435, 0.662068, 0.677168, 0.709264, 0.772004, 0.903978", \
           "0.650113, 0.653579, 0.662988, 0.678309, 0.710435, 0.774368, 0.905411", \
           "0.655035, 0.658757, 0.668203, 0.683352, 0.716011, 0.781360, 0.910856", \
           "0.663877, 0.667867, 0.677373, 0.693028, 0.724292, 0.786288, 0.910989", \
           "0.675380, 0.679723, 0.689292, 0.704416, 0.735838, 0.798070, 0.924433", \
           "0.684772, 0.690011, 0.700334, 0.715440, 0.746653, 0.808398, 0.933861", \
           "0.695258, 0.700755, 0.712060, 0.727426, 0.757888, 0.819453, 0.945287" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.662017, 0.665515, 0.674334, 0.689085, 0.719432, 0.780422, 0.902859", \
           "0.663231, 0.666940, 0.675948, 0.690679, 0.721465, 0.782305, 0.903468", \
           "0.668348, 0.672133, 0.681283, 0.695857, 0.726790, 0.787095, 0.909109", \
           "0.676888, 0.681101, 0.690115, 0.704624, 0.734921, 0.795742, 0.916828", \
           "0.688566, 0.693084, 0.702307, 0.717226, 0.746522, 0.806985, 0.929076", \
           "0.697438, 0.702794, 0.713298, 0.727904, 0.757645, 0.817088, 0.937672", \
           "0.709004, 0.713659, 0.726311, 0.741291, 0.770956, 0.831082, 0.949010" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.728391, 0.732083, 0.741716, 0.756816, 0.788912, 0.851652, 0.983626", \
           "0.729760, 0.733227, 0.742636, 0.757956, 0.790083, 0.854016, 0.985059", \
           "0.734683, 0.738405, 0.747851, 0.763000, 0.795659, 0.861007, 0.990504", \
           "0.743525, 0.747515, 0.757021, 0.772676, 0.803940, 0.865935, 0.990637", \
           "0.755028, 0.759371, 0.768940, 0.784064, 0.815486, 0.877718, 1.004081", \
           "0.764420, 0.769659, 0.779982, 0.795088, 0.826301, 0.888046, 1.013509", \
           "0.774906, 0.780403, 0.791708, 0.807074, 0.837536, 0.899101, 1.024935" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.741665, 0.745163, 0.753982, 0.768733, 0.799080, 0.860070, 0.982507", \
           "0.742879, 0.746588, 0.755596, 0.770326, 0.801113, 0.861952, 0.983116", \
           "0.747995, 0.751781, 0.760930, 0.775505, 0.806438, 0.866743, 0.988757", \
           "0.756536, 0.760748, 0.769763, 0.784272, 0.814569, 0.875390, 0.996476", \
           "0.768214, 0.772732, 0.781955, 0.796874, 0.826170, 0.886633, 1.008724", \
           "0.777086, 0.782442, 0.792945, 0.807551, 0.837293, 0.896736, 1.017320", \
           "0.788652, 0.793307, 0.805959, 0.820939, 0.850604, 0.910730, 1.028658" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.772802, 0.776494, 0.786127, 0.801228, 0.833323, 0.896064, 1.028037", \
           "0.774172, 0.777638, 0.787047, 0.802368, 0.834494, 0.898428, 1.029470", \
           "0.779094, 0.782816, 0.792262, 0.807411, 0.840070, 0.905419, 1.034916", \
           "0.787936, 0.791926, 0.801432, 0.817087, 0.848351, 0.910347, 1.035049", \
           "0.799439, 0.803782, 0.813351, 0.828476, 0.859897, 0.922129, 1.048492", \
           "0.808831, 0.814071, 0.824393, 0.839499, 0.870712, 0.932457, 1.057921", \
           "0.819318, 0.824815, 0.836119, 0.851485, 0.881947, 0.943512, 1.069346" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.786076, 0.789575, 0.798393, 0.813145, 0.843492, 0.904481, 1.026918", \
           "0.787290, 0.790999, 0.800008, 0.814738, 0.845524, 0.906364, 1.027527", \
           "0.792407, 0.796192, 0.805342, 0.819917, 0.850849, 0.911154, 1.033168", \
           "0.800947, 0.805160, 0.814175, 0.828683, 0.858980, 0.919801, 1.040887", \
           "0.812625, 0.817144, 0.826366, 0.841285, 0.870582, 0.931044, 1.053135", \
           "0.821497, 0.826854, 0.837357, 0.851963, 0.881704, 0.941148, 1.061732", \
           "0.833064, 0.837718, 0.850370, 0.865350, 0.895015, 0.955142, 1.073069" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.822341, 0.826033, 0.835666, 0.850766, 0.882862, 0.945602, 1.077576", \
           "0.823711, 0.827177, 0.836586, 0.851907, 0.884033, 0.947966, 1.079009", \
           "0.828633, 0.832355, 0.841801, 0.856950, 0.889609, 0.954957, 1.084454", \
           "0.837475, 0.841465, 0.850971, 0.866626, 0.897890, 0.959885, 1.084587", \
           "0.848978, 0.853321, 0.862890, 0.878014, 0.909436, 0.971668, 1.098031", \
           "0.858370, 0.863609, 0.873932, 0.889038, 0.920251, 0.981996, 1.107459", \
           "0.868856, 0.874353, 0.885658, 0.901024, 0.931486, 0.993051, 1.118885" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.835615, 0.839113, 0.847932, 0.862683, 0.893030, 0.954020, 1.076457", \
           "0.836829, 0.840538, 0.849546, 0.864277, 0.895063, 0.955903, 1.077066", \
           "0.841945, 0.845731, 0.854881, 0.869455, 0.900388, 0.960693, 1.082707", \
           "0.850486, 0.854699, 0.863713, 0.878222, 0.908519, 0.969340, 1.090426", \
           "0.862164, 0.866682, 0.875905, 0.890824, 0.920120, 0.980583, 1.102674", \
           "0.871036, 0.876392, 0.886896, 0.901502, 0.931243, 0.990686, 1.111270", \
           "0.882602, 0.887257, 0.899909, 0.914889, 0.944554, 1.004680, 1.122608" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.881829, 0.885521, 0.895154, 0.910255, 0.942350, 1.005091, 1.137064", \
           "0.883199, 0.886665, 0.896074, 0.911395, 0.943521, 1.007455, 1.138497", \
           "0.888121, 0.891843, 0.901289, 0.916438, 0.949097, 1.014446, 1.143942", \
           "0.896963, 0.900953, 0.910459, 0.926114, 0.957378, 1.019374, 1.144076", \
           "0.908466, 0.912809, 0.922378, 0.937503, 0.968924, 1.031156, 1.157519", \
           "0.917858, 0.923098, 0.933420, 0.948526, 0.979739, 1.041484, 1.166948", \
           "0.928345, 0.933842, 0.945146, 0.960512, 0.990974, 1.052539, 1.178373" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.895103, 0.898602, 0.907420, 0.922172, 0.952519, 1.013508, 1.135945", \
           "0.896317, 0.900026, 0.909035, 0.923765, 0.954551, 1.015391, 1.136554", \
           "0.901434, 0.905219, 0.914369, 0.928944, 0.959876, 1.020181, 1.142195", \
           "0.909974, 0.914187, 0.923202, 0.937710, 0.968007, 1.028828, 1.149914", \
           "0.921652, 0.926170, 0.935393, 0.950312, 0.979609, 1.040071, 1.162162", \
           "0.930524, 0.935880, 0.946384, 0.960990, 0.990731, 1.050175, 1.170759", \
           "0.942091, 0.946745, 0.959397, 0.974377, 1.004042, 1.064169, 1.182096" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.950713, 0.954405, 0.964038, 0.979138, 1.011233, 1.073974, 1.205947", \
           "0.952082, 0.955548, 0.964958, 0.980278, 1.012404, 1.076338, 1.207381", \
           "0.957004, 0.960726, 0.970173, 0.985322, 1.017981, 1.083329, 1.212826", \
           "0.965847, 0.969836, 0.979343, 0.994997, 1.026262, 1.088257, 1.212959", \
           "0.977349, 0.981692, 0.991262, 1.006386, 1.037807, 1.100040, 1.226403", \
           "0.986742, 0.991981, 1.002304, 1.017410, 1.048622, 1.110368, 1.235831", \
           "0.997228, 1.002725, 1.014030, 1.029396, 1.059857, 1.121423, 1.247257" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.963986, 0.967485, 0.976304, 0.991055, 1.021402, 1.082391, 1.204829", \
           "0.965200, 0.968910, 0.977918, 0.992648, 1.023435, 1.084274, 1.205438", \
           "0.970317, 0.974102, 0.983252, 0.997827, 1.028760, 1.089065, 1.211079", \
           "0.978858, 0.983070, 0.992085, 1.006594, 1.036890, 1.097712, 1.218798", \
           "0.990535, 0.995054, 1.004277, 1.019195, 1.048492, 1.108955, 1.231045", \
           "0.999407, 1.004764, 1.015267, 1.029873, 1.059615, 1.119058, 1.239642", \
           "1.010974, 1.015629, 1.028280, 1.043261, 1.072926, 1.133052, 1.250980" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.262192, 0.265884, 0.275517, 0.290617, 0.322713, 0.385453, 0.517427", \
           "0.263562, 0.267028, 0.276437, 0.291758, 0.323884, 0.387817, 0.518860", \
           "0.268484, 0.272206, 0.281652, 0.296801, 0.329460, 0.394809, 0.524305", \
           "0.277326, 0.281316, 0.290822, 0.306477, 0.337741, 0.399737, 0.524438", \
           "0.288829, 0.293172, 0.302741, 0.317866, 0.349287, 0.411519, 0.537882", \
           "0.298221, 0.303460, 0.313783, 0.328889, 0.360102, 0.421847, 0.547310", \
           "0.308707, 0.314204, 0.325509, 0.340875, 0.371337, 0.432902, 0.558736" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.186894, 0.190586, 0.200219, 0.215319, 0.247415, 0.310155, 0.442129", \
           "0.188264, 0.191730, 0.201139, 0.216460, 0.248586, 0.312519, 0.443562", \
           "0.193186, 0.196908, 0.206354, 0.221503, 0.254162, 0.319511, 0.449007", \
           "0.202028, 0.206018, 0.215524, 0.231179, 0.262443, 0.324439, 0.449140", \
           "0.213531, 0.217874, 0.227443, 0.242567, 0.273989, 0.336221, 0.462584", \
           "0.222923, 0.228162, 0.238485, 0.253591, 0.284804, 0.346549, 0.472012", \
           "0.233409, 0.238906, 0.250211, 0.265577, 0.296039, 0.357604, 0.483438" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.296933, 0.300432, 0.309251, 0.324002, 0.354349, 0.415338, 0.537776", \
           "0.298147, 0.301856, 0.310865, 0.325595, 0.356382, 0.417221, 0.538385", \
           "0.303264, 0.307049, 0.316199, 0.330774, 0.361706, 0.422012, 0.544025", \
           "0.311804, 0.316017, 0.325032, 0.339541, 0.369837, 0.430659, 0.551744", \
           "0.323482, 0.328001, 0.337224, 0.352142, 0.381439, 0.441902, 0.563992", \
           "0.332354, 0.337711, 0.348214, 0.362820, 0.392561, 0.452005, 0.572589", \
           "0.343921, 0.348575, 0.361227, 0.376207, 0.405873, 0.465999, 0.583926" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.208146, 0.211645, 0.220463, 0.235215, 0.265562, 0.326551, 0.448988", \
           "0.209360, 0.213069, 0.222078, 0.236808, 0.267594, 0.328434, 0.449597", \
           "0.214477, 0.218262, 0.227412, 0.241987, 0.272919, 0.333224, 0.455238", \
           "0.223017, 0.227230, 0.236245, 0.250753, 0.281050, 0.341871, 0.462957", \
           "0.234695, 0.239213, 0.248436, 0.263355, 0.292652, 0.353114, 0.475205", \
           "0.243567, 0.248923, 0.259427, 0.274033, 0.303774, 0.363218, 0.483802", \
           "0.255134, 0.259788, 0.272440, 0.287420, 0.317085, 0.377212, 0.495139" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.067064, 0.067375, 0.068192, 0.069514, 0.072237, 0.077683, 0.088574");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019180, 0.019491, 0.020308, 0.021631, 0.024354, 0.029799, 0.040691");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.067064, 0.067375, 0.068192, 0.069514, 0.072237, 0.077683, 0.088574");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019180, 0.019491, 0.020308, 0.021631, 0.024354, 0.029799, 0.040691");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.367200;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.571645, 0.575336, 0.584969, 0.600070, 0.632165, 0.694906, 0.826879", \
           "0.573014, 0.576480, 0.585889, 0.601210, 0.633336, 0.697270, 0.828313", \
           "0.577936, 0.581658, 0.591104, 0.606253, 0.638912, 0.704261, 0.833758", \
           "0.586779, 0.590768, 0.600274, 0.615929, 0.647193, 0.709189, 0.833891", \
           "0.598281, 0.602624, 0.612193, 0.627318, 0.658739, 0.720972, 0.847334", \
           "0.607673, 0.612913, 0.623236, 0.638341, 0.669554, 0.731299, 0.856763", \
           "0.618160, 0.623657, 0.634961, 0.650327, 0.680789, 0.742355, 0.868189" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.584918, 0.588417, 0.597236, 0.611987, 0.642334, 0.703323, 0.825761", \
           "0.586132, 0.589841, 0.598850, 0.613580, 0.644367, 0.705206, 0.826370", \
           "0.591249, 0.595034, 0.604184, 0.618759, 0.649691, 0.709997, 0.832010", \
           "0.599789, 0.604002, 0.613017, 0.627525, 0.657822, 0.718644, 0.839729", \
           "0.611467, 0.615986, 0.625209, 0.640127, 0.669424, 0.729887, 0.851977", \
           "0.620339, 0.625696, 0.636199, 0.650805, 0.680546, 0.739990, 0.860574", \
           "0.631906, 0.636560, 0.649212, 0.664192, 0.693857, 0.753984, 0.871911" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.613506, 0.617198, 0.626831, 0.641931, 0.674027, 0.736767, 0.868741", \
           "0.614876, 0.618342, 0.627751, 0.643071, 0.675198, 0.739131, 0.870174", \
           "0.619798, 0.623520, 0.632966, 0.648115, 0.680774, 0.746122, 0.875619", \
           "0.628640, 0.632630, 0.642136, 0.657791, 0.689055, 0.751050, 0.875752", \
           "0.640143, 0.644486, 0.654055, 0.669179, 0.700601, 0.762833, 0.889196", \
           "0.649535, 0.654774, 0.665097, 0.680203, 0.711416, 0.773161, 0.898624", \
           "0.660021, 0.665518, 0.676823, 0.692189, 0.722651, 0.784216, 0.910050" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.626780, 0.630278, 0.639097, 0.653848, 0.684195, 0.745185, 0.867622", \
           "0.627994, 0.631703, 0.640711, 0.655441, 0.686228, 0.747067, 0.868231", \
           "0.633110, 0.636896, 0.646045, 0.660620, 0.691553, 0.751858, 0.873872", \
           "0.641651, 0.645864, 0.654878, 0.669387, 0.699684, 0.760505, 0.881591", \
           "0.653329, 0.657847, 0.667070, 0.681989, 0.711285, 0.771748, 0.893839", \
           "0.662201, 0.667557, 0.678060, 0.692666, 0.722408, 0.781851, 0.902435", \
           "0.673767, 0.678422, 0.691074, 0.706054, 0.735719, 0.795845, 0.913773" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.648743, 0.652435, 0.662068, 0.677168, 0.709264, 0.772004, 0.903978", \
           "0.650113, 0.653579, 0.662988, 0.678309, 0.710435, 0.774368, 0.905411", \
           "0.655035, 0.658757, 0.668203, 0.683352, 0.716011, 0.781360, 0.910856", \
           "0.663877, 0.667867, 0.677373, 0.693028, 0.724292, 0.786288, 0.910989", \
           "0.675380, 0.679723, 0.689292, 0.704416, 0.735838, 0.798070, 0.924433", \
           "0.684772, 0.690011, 0.700334, 0.715440, 0.746653, 0.808398, 0.933861", \
           "0.695258, 0.700755, 0.712060, 0.727426, 0.757888, 0.819453, 0.945287" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.662017, 0.665515, 0.674334, 0.689085, 0.719432, 0.780422, 0.902859", \
           "0.663231, 0.666940, 0.675948, 0.690679, 0.721465, 0.782305, 0.903468", \
           "0.668348, 0.672133, 0.681283, 0.695857, 0.726790, 0.787095, 0.909109", \
           "0.676888, 0.681101, 0.690115, 0.704624, 0.734921, 0.795742, 0.916828", \
           "0.688566, 0.693084, 0.702307, 0.717226, 0.746522, 0.806985, 0.929076", \
           "0.697438, 0.702794, 0.713298, 0.727904, 0.757645, 0.817088, 0.937672", \
           "0.709004, 0.713659, 0.726311, 0.741291, 0.770956, 0.831082, 0.949010" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.728391, 0.732083, 0.741716, 0.756816, 0.788912, 0.851652, 0.983626", \
           "0.729760, 0.733227, 0.742636, 0.757956, 0.790083, 0.854016, 0.985059", \
           "0.734683, 0.738405, 0.747851, 0.763000, 0.795659, 0.861007, 0.990504", \
           "0.743525, 0.747515, 0.757021, 0.772676, 0.803940, 0.865935, 0.990637", \
           "0.755028, 0.759371, 0.768940, 0.784064, 0.815486, 0.877718, 1.004081", \
           "0.764420, 0.769659, 0.779982, 0.795088, 0.826301, 0.888046, 1.013509", \
           "0.774906, 0.780403, 0.791708, 0.807074, 0.837536, 0.899101, 1.024935" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.741665, 0.745163, 0.753982, 0.768733, 0.799080, 0.860070, 0.982507", \
           "0.742879, 0.746588, 0.755596, 0.770326, 0.801113, 0.861952, 0.983116", \
           "0.747995, 0.751781, 0.760930, 0.775505, 0.806438, 0.866743, 0.988757", \
           "0.756536, 0.760748, 0.769763, 0.784272, 0.814569, 0.875390, 0.996476", \
           "0.768214, 0.772732, 0.781955, 0.796874, 0.826170, 0.886633, 1.008724", \
           "0.777086, 0.782442, 0.792945, 0.807551, 0.837293, 0.896736, 1.017320", \
           "0.788652, 0.793307, 0.805959, 0.820939, 0.850604, 0.910730, 1.028658" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.772802, 0.776494, 0.786127, 0.801228, 0.833323, 0.896064, 1.028037", \
           "0.774172, 0.777638, 0.787047, 0.802368, 0.834494, 0.898428, 1.029470", \
           "0.779094, 0.782816, 0.792262, 0.807411, 0.840070, 0.905419, 1.034916", \
           "0.787936, 0.791926, 0.801432, 0.817087, 0.848351, 0.910347, 1.035049", \
           "0.799439, 0.803782, 0.813351, 0.828476, 0.859897, 0.922129, 1.048492", \
           "0.808831, 0.814071, 0.824393, 0.839499, 0.870712, 0.932457, 1.057921", \
           "0.819318, 0.824815, 0.836119, 0.851485, 0.881947, 0.943512, 1.069346" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.786076, 0.789575, 0.798393, 0.813145, 0.843492, 0.904481, 1.026918", \
           "0.787290, 0.790999, 0.800008, 0.814738, 0.845524, 0.906364, 1.027527", \
           "0.792407, 0.796192, 0.805342, 0.819917, 0.850849, 0.911154, 1.033168", \
           "0.800947, 0.805160, 0.814175, 0.828683, 0.858980, 0.919801, 1.040887", \
           "0.812625, 0.817144, 0.826366, 0.841285, 0.870582, 0.931044, 1.053135", \
           "0.821497, 0.826854, 0.837357, 0.851963, 0.881704, 0.941148, 1.061732", \
           "0.833064, 0.837718, 0.850370, 0.865350, 0.895015, 0.955142, 1.073069" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.822341, 0.826033, 0.835666, 0.850766, 0.882862, 0.945602, 1.077576", \
           "0.823711, 0.827177, 0.836586, 0.851907, 0.884033, 0.947966, 1.079009", \
           "0.828633, 0.832355, 0.841801, 0.856950, 0.889609, 0.954957, 1.084454", \
           "0.837475, 0.841465, 0.850971, 0.866626, 0.897890, 0.959885, 1.084587", \
           "0.848978, 0.853321, 0.862890, 0.878014, 0.909436, 0.971668, 1.098031", \
           "0.858370, 0.863609, 0.873932, 0.889038, 0.920251, 0.981996, 1.107459", \
           "0.868856, 0.874353, 0.885658, 0.901024, 0.931486, 0.993051, 1.118885" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.835615, 0.839113, 0.847932, 0.862683, 0.893030, 0.954020, 1.076457", \
           "0.836829, 0.840538, 0.849546, 0.864277, 0.895063, 0.955903, 1.077066", \
           "0.841945, 0.845731, 0.854881, 0.869455, 0.900388, 0.960693, 1.082707", \
           "0.850486, 0.854699, 0.863713, 0.878222, 0.908519, 0.969340, 1.090426", \
           "0.862164, 0.866682, 0.875905, 0.890824, 0.920120, 0.980583, 1.102674", \
           "0.871036, 0.876392, 0.886896, 0.901502, 0.931243, 0.990686, 1.111270", \
           "0.882602, 0.887257, 0.899909, 0.914889, 0.944554, 1.004680, 1.122608" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.881829, 0.885521, 0.895154, 0.910255, 0.942350, 1.005091, 1.137064", \
           "0.883199, 0.886665, 0.896074, 0.911395, 0.943521, 1.007455, 1.138497", \
           "0.888121, 0.891843, 0.901289, 0.916438, 0.949097, 1.014446, 1.143942", \
           "0.896963, 0.900953, 0.910459, 0.926114, 0.957378, 1.019374, 1.144076", \
           "0.908466, 0.912809, 0.922378, 0.937503, 0.968924, 1.031156, 1.157519", \
           "0.917858, 0.923098, 0.933420, 0.948526, 0.979739, 1.041484, 1.166948", \
           "0.928345, 0.933842, 0.945146, 0.960512, 0.990974, 1.052539, 1.178373" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.895103, 0.898602, 0.907420, 0.922172, 0.952519, 1.013508, 1.135945", \
           "0.896317, 0.900026, 0.909035, 0.923765, 0.954551, 1.015391, 1.136554", \
           "0.901434, 0.905219, 0.914369, 0.928944, 0.959876, 1.020181, 1.142195", \
           "0.909974, 0.914187, 0.923202, 0.937710, 0.968007, 1.028828, 1.149914", \
           "0.921652, 0.926170, 0.935393, 0.950312, 0.979609, 1.040071, 1.162162", \
           "0.930524, 0.935880, 0.946384, 0.960990, 0.990731, 1.050175, 1.170759", \
           "0.942091, 0.946745, 0.959397, 0.974377, 1.004042, 1.064169, 1.182096" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.950713, 0.954405, 0.964038, 0.979138, 1.011233, 1.073974, 1.205947", \
           "0.952082, 0.955548, 0.964958, 0.980278, 1.012404, 1.076338, 1.207381", \
           "0.957004, 0.960726, 0.970173, 0.985322, 1.017981, 1.083329, 1.212826", \
           "0.965847, 0.969836, 0.979343, 0.994997, 1.026262, 1.088257, 1.212959", \
           "0.977349, 0.981692, 0.991262, 1.006386, 1.037807, 1.100040, 1.226403", \
           "0.986742, 0.991981, 1.002304, 1.017410, 1.048622, 1.110368, 1.235831", \
           "0.997228, 1.002725, 1.014030, 1.029396, 1.059857, 1.121423, 1.247257" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.443934, 0.447625, 0.457258, 0.472359, 0.504454, 0.567195, 0.699168", \
           "0.445303, 0.448769, 0.458178, 0.473499, 0.505625, 0.569559, 0.700601", \
           "0.450225, 0.453947, 0.463393, 0.478542, 0.511201, 0.576550, 0.706047", \
           "0.459068, 0.463057, 0.472563, 0.488218, 0.519482, 0.581478, 0.706180", \
           "0.470570, 0.474913, 0.484482, 0.499607, 0.531028, 0.593261, 0.719623", \
           "0.479962, 0.485202, 0.495525, 0.510630, 0.541843, 0.603588, 0.729052", \
           "0.490449, 0.495946, 0.507250, 0.522616, 0.553078, 0.614643, 0.740477" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.963986, 0.967485, 0.976304, 0.991055, 1.021402, 1.082391, 1.204829", \
           "0.965200, 0.968910, 0.977918, 0.992648, 1.023435, 1.084274, 1.205438", \
           "0.970317, 0.974102, 0.983252, 0.997827, 1.028760, 1.089065, 1.211079", \
           "0.978858, 0.983070, 0.992085, 1.006594, 1.036890, 1.097712, 1.218798", \
           "0.990535, 0.995054, 1.004277, 1.019195, 1.048492, 1.108955, 1.231045", \
           "0.999407, 1.004764, 1.015267, 1.029873, 1.059615, 1.119058, 1.239642", \
           "1.010974, 1.015629, 1.028280, 1.043261, 1.072926, 1.133052, 1.250980" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.444061, 0.447560, 0.456379, 0.471130, 0.501477, 0.562466, 0.684903", \
           "0.445275, 0.448984, 0.457993, 0.472723, 0.503510, 0.564349, 0.685513", \
           "0.450392, 0.454177, 0.463327, 0.477902, 0.508834, 0.569139, 0.691153", \
           "0.458932, 0.463145, 0.472160, 0.486668, 0.516965, 0.577786, 0.698872", \
           "0.470610, 0.475129, 0.484352, 0.499270, 0.528567, 0.589030, 0.711120", \
           "0.479482, 0.484839, 0.495342, 0.509948, 0.539689, 0.599133, 0.719717", \
           "0.491049, 0.495703, 0.508355, 0.523335, 0.553000, 0.613127, 0.731054" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.262192, 0.265884, 0.275517, 0.290617, 0.322713, 0.385453, 0.517427", \
           "0.263562, 0.267028, 0.276437, 0.291758, 0.323884, 0.387817, 0.518860", \
           "0.268484, 0.272206, 0.281652, 0.296801, 0.329460, 0.394809, 0.524305", \
           "0.277326, 0.281316, 0.290822, 0.306477, 0.337741, 0.399737, 0.524438", \
           "0.288829, 0.293172, 0.302741, 0.317866, 0.349287, 0.411519, 0.537882", \
           "0.298221, 0.303460, 0.313783, 0.328889, 0.360102, 0.421847, 0.547310", \
           "0.308707, 0.314204, 0.325509, 0.340875, 0.371337, 0.432902, 0.558736" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.186894, 0.190586, 0.200219, 0.215319, 0.247415, 0.310155, 0.442129", \
           "0.188264, 0.191730, 0.201139, 0.216460, 0.248586, 0.312519, 0.443562", \
           "0.193186, 0.196908, 0.206354, 0.221503, 0.254162, 0.319511, 0.449007", \
           "0.202028, 0.206018, 0.215524, 0.231179, 0.262443, 0.324439, 0.449140", \
           "0.213531, 0.217874, 0.227443, 0.242567, 0.273989, 0.336221, 0.462584", \
           "0.222923, 0.228162, 0.238485, 0.253591, 0.284804, 0.346549, 0.472012", \
           "0.233409, 0.238906, 0.250211, 0.265577, 0.296039, 0.357604, 0.483438" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137", \
           "0.019124, 0.024064, 0.039702, 0.067677, 0.129719, 0.246030, 0.483137" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.296933, 0.300432, 0.309251, 0.324002, 0.354349, 0.415338, 0.537776", \
           "0.298147, 0.301856, 0.310865, 0.325595, 0.356382, 0.417221, 0.538385", \
           "0.303264, 0.307049, 0.316199, 0.330774, 0.361706, 0.422012, 0.544025", \
           "0.311804, 0.316017, 0.325032, 0.339541, 0.369837, 0.430659, 0.551744", \
           "0.323482, 0.328001, 0.337224, 0.352142, 0.381439, 0.441902, 0.563992", \
           "0.332354, 0.337711, 0.348214, 0.362820, 0.392561, 0.452005, 0.572589", \
           "0.343921, 0.348575, 0.361227, 0.376207, 0.405873, 0.465999, 0.583926" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.208146, 0.211645, 0.220463, 0.235215, 0.265562, 0.326551, 0.448988", \
           "0.209360, 0.213069, 0.222078, 0.236808, 0.267594, 0.328434, 0.449597", \
           "0.214477, 0.218262, 0.227412, 0.241987, 0.272919, 0.333224, 0.455238", \
           "0.223017, 0.227230, 0.236245, 0.250753, 0.281050, 0.341871, 0.462957", \
           "0.234695, 0.239213, 0.248436, 0.263355, 0.292652, 0.353114, 0.475205", \
           "0.243567, 0.248923, 0.259427, 0.274033, 0.303774, 0.363218, 0.483802", \
           "0.255134, 0.259788, 0.272440, 0.287420, 0.317085, 0.377212, 0.495139" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519", \
           "0.018281, 0.023210, 0.036305, 0.061264, 0.114583, 0.221235, 0.433519" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.067064, 0.067375, 0.068192, 0.069514, 0.072237, 0.077683, 0.088574");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019180, 0.019491, 0.020308, 0.021631, 0.024354, 0.029799, 0.040691");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.067064, 0.067375, 0.068192, 0.069514, 0.072237, 0.077683, 0.088574");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019180, 0.019491, 0.020308, 0.021631, 0.024354, 0.029799, 0.040691");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.626810, 0.628954, 0.635674, 0.645627, 0.657357, 0.707350, 0.796994", \
           "0.628174, 0.630318, 0.637019, 0.647005, 0.658747, 0.708777, 0.797700", \
           "0.633157, 0.635317, 0.642025, 0.652020, 0.663781, 0.713883, 0.803538", \
           "0.641608, 0.643867, 0.650711, 0.660663, 0.672350, 0.722438, 0.811728", \
           "0.652903, 0.655586, 0.663035, 0.673077, 0.684777, 0.734549, 0.824624", \
           "0.662303, 0.665482, 0.673772, 0.684267, 0.695830, 0.745657, 0.835220", \
           "0.672932, 0.676447, 0.685787, 0.697053, 0.708912, 0.758505, 0.846617" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.633086, 0.635329, 0.642222, 0.652178, 0.663607, 0.711551, 0.795575", \
           "0.634294, 0.636602, 0.643551, 0.653435, 0.664939, 0.712910, 0.796859", \
           "0.639327, 0.641637, 0.648681, 0.658652, 0.670041, 0.718015, 0.802039", \
           "0.648192, 0.650323, 0.657470, 0.667478, 0.678960, 0.726893, 0.811014", \
           "0.659121, 0.661895, 0.669805, 0.680324, 0.692006, 0.739431, 0.823308", \
           "0.668941, 0.672088, 0.680886, 0.691895, 0.703520, 0.751634, 0.835111", \
           "0.679131, 0.683006, 0.693039, 0.705010, 0.717056, 0.764824, 0.848317" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.668672, 0.670816, 0.677535, 0.687489, 0.699219, 0.749212, 0.838856", \
           "0.670035, 0.672179, 0.678880, 0.688866, 0.700608, 0.750638, 0.839561", \
           "0.675018, 0.677179, 0.683887, 0.693881, 0.705643, 0.755745, 0.845400", \
           "0.683470, 0.685728, 0.692572, 0.702525, 0.714211, 0.764299, 0.853589", \
           "0.694765, 0.697448, 0.704897, 0.714938, 0.726638, 0.776411, 0.866485", \
           "0.704165, 0.707344, 0.715633, 0.726128, 0.737691, 0.787518, 0.877082", \
           "0.714794, 0.718308, 0.727649, 0.738915, 0.750774, 0.800367, 0.888478" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.674947, 0.677190, 0.684084, 0.694040, 0.705469, 0.753413, 0.837436", \
           "0.676155, 0.678463, 0.685413, 0.695297, 0.706801, 0.754772, 0.838721", \
           "0.681188, 0.683498, 0.690542, 0.700513, 0.711902, 0.759877, 0.843900", \
           "0.690054, 0.692184, 0.699331, 0.709340, 0.720821, 0.768754, 0.852876", \
           "0.700982, 0.703757, 0.711667, 0.722186, 0.733868, 0.781292, 0.865170", \
           "0.710803, 0.713949, 0.722747, 0.733757, 0.745381, 0.793496, 0.876973", \
           "0.720992, 0.724868, 0.734900, 0.746871, 0.758917, 0.806686, 0.890179" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.703909, 0.706053, 0.712773, 0.722726, 0.734456, 0.784449, 0.874093", \
           "0.705273, 0.707416, 0.714117, 0.724103, 0.735845, 0.785876, 0.874798", \
           "0.710255, 0.712416, 0.719124, 0.729118, 0.740880, 0.790982, 0.880637", \
           "0.718707, 0.720965, 0.727809, 0.737762, 0.749448, 0.799536, 0.888826", \
           "0.730002, 0.732685, 0.740134, 0.750176, 0.761875, 0.811648, 0.901722", \
           "0.739402, 0.742581, 0.750870, 0.761366, 0.772929, 0.822755, 0.912319", \
           "0.750031, 0.753546, 0.762886, 0.774152, 0.786011, 0.835604, 0.923716" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.710184, 0.712427, 0.719321, 0.729277, 0.740706, 0.788650, 0.872673", \
           "0.711393, 0.713700, 0.720650, 0.730534, 0.742038, 0.790009, 0.873958", \
           "0.716425, 0.718735, 0.725779, 0.735751, 0.747139, 0.795114, 0.879137", \
           "0.725291, 0.727421, 0.734568, 0.744577, 0.756058, 0.803991, 0.888113", \
           "0.736220, 0.738994, 0.746904, 0.757423, 0.769105, 0.816529, 0.900407", \
           "0.746040, 0.749186, 0.757985, 0.768994, 0.780618, 0.828733, 0.912210", \
           "0.756229, 0.760105, 0.770137, 0.782108, 0.794154, 0.841923, 0.925416" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.783557, 0.785700, 0.792420, 0.802374, 0.814104, 0.864097, 0.953741", \
           "0.784920, 0.787064, 0.793765, 0.803751, 0.815493, 0.865523, 0.954446", \
           "0.789903, 0.792064, 0.798771, 0.808766, 0.820528, 0.870630, 0.960285", \
           "0.798355, 0.800613, 0.807457, 0.817410, 0.829096, 0.879184, 0.968474", \
           "0.809650, 0.812333, 0.819782, 0.829823, 0.841523, 0.891296, 0.981370", \
           "0.819050, 0.822229, 0.830518, 0.841013, 0.852576, 0.902403, 0.991967", \
           "0.829678, 0.833193, 0.842534, 0.853800, 0.865658, 0.915251, 1.003363" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.789832, 0.792075, 0.798969, 0.808925, 0.820354, 0.868298, 0.952321", \
           "0.791040, 0.793348, 0.800298, 0.810182, 0.821686, 0.869657, 0.953606", \
           "0.796073, 0.798383, 0.805427, 0.815398, 0.826787, 0.874762, 0.958785", \
           "0.804939, 0.807069, 0.814216, 0.824225, 0.835706, 0.883639, 0.967761", \
           "0.815867, 0.818642, 0.826552, 0.837071, 0.848753, 0.896177, 0.980055", \
           "0.825688, 0.828834, 0.837632, 0.848642, 0.860266, 0.908381, 0.991858", \
           "0.835877, 0.839753, 0.849785, 0.861756, 0.873802, 0.921571, 1.005064" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.827968, 0.830112, 0.836832, 0.846785, 0.858515, 0.908508, 0.998152", \
           "0.829332, 0.831476, 0.838176, 0.848163, 0.859905, 0.909935, 0.998857", \
           "0.834314, 0.836475, 0.843183, 0.853177, 0.864939, 0.915041, 1.004696", \
           "0.842766, 0.845025, 0.851869, 0.861821, 0.873507, 0.923595, 1.012886", \
           "0.854061, 0.856744, 0.864193, 0.874235, 0.885934, 0.935707, 1.025782", \
           "0.863461, 0.866640, 0.874930, 0.885425, 0.896988, 0.946815, 1.036378", \
           "0.874090, 0.877605, 0.886945, 0.898211, 0.910070, 0.959663, 1.047775" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.834243, 0.836487, 0.843380, 0.853336, 0.864765, 0.912709, 0.996733", \
           "0.835452, 0.837759, 0.844709, 0.854593, 0.866097, 0.914068, 0.998017", \
           "0.840485, 0.842795, 0.849838, 0.859810, 0.871198, 0.919173, 1.003196", \
           "0.849350, 0.851481, 0.858627, 0.868636, 0.880117, 0.928050, 1.012172", \
           "0.860279, 0.863053, 0.870963, 0.881482, 0.893164, 0.940588, 1.024466", \
           "0.870099, 0.873246, 0.882044, 0.893053, 0.904677, 0.952792, 1.036269", \
           "0.880288, 0.884164, 0.894196, 0.906168, 0.918214, 0.965982, 1.049475" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.877507, 0.879651, 0.886370, 0.896324, 0.908054, 0.958047, 1.047691", \
           "0.878871, 0.881014, 0.887715, 0.897701, 0.909443, 0.959473, 1.048396", \
           "0.883853, 0.886014, 0.892722, 0.902716, 0.914478, 0.964580, 1.054235", \
           "0.892305, 0.894563, 0.901407, 0.911360, 0.923046, 0.973134, 1.062424", \
           "0.903600, 0.906283, 0.913732, 0.923773, 0.935473, 0.985246, 1.075320", \
           "0.913000, 0.916179, 0.924468, 0.934964, 0.946526, 0.996353, 1.085917", \
           "0.923629, 0.927144, 0.936484, 0.947750, 0.959609, 1.009202, 1.097313" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.883782, 0.886025, 0.892919, 0.902875, 0.914304, 0.962248, 1.046271", \
           "0.884990, 0.887298, 0.894248, 0.904132, 0.915636, 0.963607, 1.047556", \
           "0.890023, 0.892333, 0.899377, 0.909349, 0.920737, 0.968712, 1.052735", \
           "0.898889, 0.901019, 0.908166, 0.918175, 0.929656, 0.977589, 1.061711", \
           "0.909817, 0.912592, 0.920502, 0.931021, 0.942703, 0.990127, 1.074005", \
           "0.919638, 0.922784, 0.931582, 0.942592, 0.954216, 1.002331, 1.085808", \
           "0.929827, 0.933703, 0.943735, 0.955706, 0.967752, 1.015521, 1.099014" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.936995, 0.939139, 0.945859, 0.955812, 0.967542, 1.017535, 1.107179", \
           "0.938359, 0.940502, 0.947203, 0.957190, 0.968932, 1.018962, 1.107884", \
           "0.943341, 0.945502, 0.952210, 0.962204, 0.973966, 1.024068, 1.113723", \
           "0.951793, 0.954052, 0.960896, 0.970848, 0.982534, 1.032622, 1.121913", \
           "0.963088, 0.965771, 0.973220, 0.983262, 0.994961, 1.044734, 1.134808", \
           "0.972488, 0.975667, 0.983957, 0.994452, 1.006015, 1.055842, 1.145405", \
           "0.983117, 0.986632, 0.995972, 1.007238, 1.019097, 1.068690, 1.156802" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.943270, 0.945514, 0.952407, 0.962363, 0.973792, 1.021736, 1.105759", \
           "0.944479, 0.946786, 0.953736, 0.963620, 0.975124, 1.023095, 1.107044", \
           "0.949512, 0.951822, 0.958865, 0.968837, 0.980225, 1.028200, 1.112223", \
           "0.958377, 0.960507, 0.967654, 0.977663, 0.989144, 1.037077, 1.121199", \
           "0.969306, 0.972080, 0.979990, 0.990509, 1.002191, 1.049615, 1.133493", \
           "0.979126, 0.982273, 0.991071, 1.002080, 1.013704, 1.061819, 1.145296", \
           "0.989315, 0.993191, 1.003223, 1.015195, 1.027241, 1.075009, 1.158502" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.005878, 1.008022, 1.014742, 1.024696, 1.036426, 1.086419, 1.176063", \
           "1.007242, 1.009386, 1.016087, 1.026073, 1.037815, 1.087845, 1.176768", \
           "1.012225, 1.014386, 1.021093, 1.031088, 1.042850, 1.092951, 1.182606", \
           "1.020677, 1.022935, 1.029779, 1.039732, 1.051418, 1.101506, 1.190796", \
           "1.031972, 1.034655, 1.042104, 1.052145, 1.063845, 1.113618, 1.203692", \
           "1.041372, 1.044550, 1.052840, 1.063335, 1.074898, 1.124725, 1.214289", \
           "1.052000, 1.055515, 1.064856, 1.076122, 1.087980, 1.137573, 1.225685" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012154, 1.014397, 1.021291, 1.031247, 1.042676, 1.090620, 1.174643", \
           "1.013362, 1.015670, 1.022620, 1.032503, 1.044007, 1.091979, 1.175928", \
           "1.018395, 1.020705, 1.027749, 1.037720, 1.049109, 1.097084, 1.181107", \
           "1.027261, 1.029391, 1.036538, 1.046547, 1.058028, 1.105961, 1.190083", \
           "1.038189, 1.040964, 1.048874, 1.059393, 1.071075, 1.118499, 1.202377", \
           "1.048009, 1.051156, 1.059954, 1.070964, 1.082588, 1.130703, 1.214180", \
           "1.058199, 1.062075, 1.072107, 1.084078, 1.096124, 1.143893, 1.227386" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.317358, 0.319502, 0.326222, 0.336175, 0.347905, 0.397898, 0.487542", \
           "0.318722, 0.320865, 0.327566, 0.337553, 0.349295, 0.399325, 0.488247", \
           "0.323704, 0.325865, 0.332573, 0.342567, 0.354329, 0.404431, 0.494086", \
           "0.332156, 0.334414, 0.341259, 0.351211, 0.362897, 0.412985, 0.502275", \
           "0.343451, 0.346134, 0.353583, 0.363625, 0.375324, 0.425097, 0.515171", \
           "0.352851, 0.356030, 0.364319, 0.374815, 0.386378, 0.436204, 0.525768", \
           "0.363480, 0.366995, 0.376335, 0.387601, 0.399460, 0.449053, 0.537165" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.209839, 0.211983, 0.218703, 0.228657, 0.240387, 0.290380, 0.380024", \
           "0.211203, 0.213347, 0.220048, 0.230034, 0.241776, 0.291806, 0.380729", \
           "0.216186, 0.218347, 0.225054, 0.235049, 0.246810, 0.296912, 0.386567", \
           "0.224638, 0.226896, 0.233740, 0.243693, 0.255379, 0.305467, 0.394757", \
           "0.235933, 0.238616, 0.246065, 0.256106, 0.267806, 0.317579, 0.407653", \
           "0.245333, 0.248511, 0.256801, 0.267296, 0.278859, 0.328686, 0.418250", \
           "0.255961, 0.259476, 0.268817, 0.280083, 0.291941, 0.341534, 0.429646" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.345101, 0.347344, 0.354237, 0.364193, 0.375622, 0.423566, 0.507590", \
           "0.346309, 0.348617, 0.355566, 0.365450, 0.376954, 0.424925, 0.508874", \
           "0.351342, 0.353652, 0.360696, 0.370667, 0.382056, 0.430030, 0.514054", \
           "0.360207, 0.362338, 0.369485, 0.379493, 0.390975, 0.438908, 0.523029", \
           "0.371136, 0.373910, 0.381820, 0.392339, 0.404021, 0.451446, 0.535323", \
           "0.380956, 0.384103, 0.392901, 0.403910, 0.415535, 0.463649, 0.547126", \
           "0.391146, 0.395021, 0.405054, 0.417025, 0.429071, 0.476839, 0.560332" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229851, 0.232094, 0.238987, 0.248943, 0.260372, 0.308316, 0.392340", \
           "0.231059, 0.233367, 0.240316, 0.250200, 0.261704, 0.309675, 0.393624", \
           "0.236092, 0.238402, 0.245445, 0.255417, 0.266806, 0.314780, 0.398803", \
           "0.244957, 0.247088, 0.254235, 0.264243, 0.275724, 0.323657, 0.407779", \
           "0.255886, 0.258660, 0.266570, 0.277089, 0.288771, 0.336196, 0.420073", \
           "0.265706, 0.268853, 0.277651, 0.288660, 0.300284, 0.348399, 0.431876", \
           "0.275895, 0.279771, 0.289803, 0.301775, 0.313821, 0.361589, 0.445082" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033435, 0.033474, 0.033610, 0.033824, 0.034076, 0.035146, 0.037013");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009493, 0.009532, 0.009668, 0.009882, 0.010135, 0.011204, 0.013071");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033435, 0.033474, 0.033610, 0.033824, 0.034076, 0.035146, 0.037013");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009493, 0.009532, 0.009668, 0.009882, 0.010135, 0.011204, 0.013071");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.626810, 0.628954, 0.635674, 0.645627, 0.657357, 0.707350, 0.796994", \
           "0.628174, 0.630318, 0.637019, 0.647005, 0.658747, 0.708777, 0.797700", \
           "0.633157, 0.635317, 0.642025, 0.652020, 0.663781, 0.713883, 0.803538", \
           "0.641608, 0.643867, 0.650711, 0.660663, 0.672350, 0.722438, 0.811728", \
           "0.652903, 0.655586, 0.663035, 0.673077, 0.684777, 0.734549, 0.824624", \
           "0.662303, 0.665482, 0.673772, 0.684267, 0.695830, 0.745657, 0.835220", \
           "0.672932, 0.676447, 0.685787, 0.697053, 0.708912, 0.758505, 0.846617" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.633086, 0.635329, 0.642222, 0.652178, 0.663607, 0.711551, 0.795575", \
           "0.634294, 0.636602, 0.643551, 0.653435, 0.664939, 0.712910, 0.796859", \
           "0.639327, 0.641637, 0.648681, 0.658652, 0.670041, 0.718015, 0.802039", \
           "0.648192, 0.650323, 0.657470, 0.667478, 0.678960, 0.726893, 0.811014", \
           "0.659121, 0.661895, 0.669805, 0.680324, 0.692006, 0.739431, 0.823308", \
           "0.668941, 0.672088, 0.680886, 0.691895, 0.703520, 0.751634, 0.835111", \
           "0.679131, 0.683006, 0.693039, 0.705010, 0.717056, 0.764824, 0.848317" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.668672, 0.670816, 0.677535, 0.687489, 0.699219, 0.749212, 0.838856", \
           "0.670035, 0.672179, 0.678880, 0.688866, 0.700608, 0.750638, 0.839561", \
           "0.675018, 0.677179, 0.683887, 0.693881, 0.705643, 0.755745, 0.845400", \
           "0.683470, 0.685728, 0.692572, 0.702525, 0.714211, 0.764299, 0.853589", \
           "0.694765, 0.697448, 0.704897, 0.714938, 0.726638, 0.776411, 0.866485", \
           "0.704165, 0.707344, 0.715633, 0.726128, 0.737691, 0.787518, 0.877082", \
           "0.714794, 0.718308, 0.727649, 0.738915, 0.750774, 0.800367, 0.888478" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.674947, 0.677190, 0.684084, 0.694040, 0.705469, 0.753413, 0.837436", \
           "0.676155, 0.678463, 0.685413, 0.695297, 0.706801, 0.754772, 0.838721", \
           "0.681188, 0.683498, 0.690542, 0.700513, 0.711902, 0.759877, 0.843900", \
           "0.690054, 0.692184, 0.699331, 0.709340, 0.720821, 0.768754, 0.852876", \
           "0.700982, 0.703757, 0.711667, 0.722186, 0.733868, 0.781292, 0.865170", \
           "0.710803, 0.713949, 0.722747, 0.733757, 0.745381, 0.793496, 0.876973", \
           "0.720992, 0.724868, 0.734900, 0.746871, 0.758917, 0.806686, 0.890179" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.703909, 0.706053, 0.712773, 0.722726, 0.734456, 0.784449, 0.874093", \
           "0.705273, 0.707416, 0.714117, 0.724103, 0.735845, 0.785876, 0.874798", \
           "0.710255, 0.712416, 0.719124, 0.729118, 0.740880, 0.790982, 0.880637", \
           "0.718707, 0.720965, 0.727809, 0.737762, 0.749448, 0.799536, 0.888826", \
           "0.730002, 0.732685, 0.740134, 0.750176, 0.761875, 0.811648, 0.901722", \
           "0.739402, 0.742581, 0.750870, 0.761366, 0.772929, 0.822755, 0.912319", \
           "0.750031, 0.753546, 0.762886, 0.774152, 0.786011, 0.835604, 0.923716" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.710184, 0.712427, 0.719321, 0.729277, 0.740706, 0.788650, 0.872673", \
           "0.711393, 0.713700, 0.720650, 0.730534, 0.742038, 0.790009, 0.873958", \
           "0.716425, 0.718735, 0.725779, 0.735751, 0.747139, 0.795114, 0.879137", \
           "0.725291, 0.727421, 0.734568, 0.744577, 0.756058, 0.803991, 0.888113", \
           "0.736220, 0.738994, 0.746904, 0.757423, 0.769105, 0.816529, 0.900407", \
           "0.746040, 0.749186, 0.757985, 0.768994, 0.780618, 0.828733, 0.912210", \
           "0.756229, 0.760105, 0.770137, 0.782108, 0.794154, 0.841923, 0.925416" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.783557, 0.785700, 0.792420, 0.802374, 0.814104, 0.864097, 0.953741", \
           "0.784920, 0.787064, 0.793765, 0.803751, 0.815493, 0.865523, 0.954446", \
           "0.789903, 0.792064, 0.798771, 0.808766, 0.820528, 0.870630, 0.960285", \
           "0.798355, 0.800613, 0.807457, 0.817410, 0.829096, 0.879184, 0.968474", \
           "0.809650, 0.812333, 0.819782, 0.829823, 0.841523, 0.891296, 0.981370", \
           "0.819050, 0.822229, 0.830518, 0.841013, 0.852576, 0.902403, 0.991967", \
           "0.829678, 0.833193, 0.842534, 0.853800, 0.865658, 0.915251, 1.003363" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.789832, 0.792075, 0.798969, 0.808925, 0.820354, 0.868298, 0.952321", \
           "0.791040, 0.793348, 0.800298, 0.810182, 0.821686, 0.869657, 0.953606", \
           "0.796073, 0.798383, 0.805427, 0.815398, 0.826787, 0.874762, 0.958785", \
           "0.804939, 0.807069, 0.814216, 0.824225, 0.835706, 0.883639, 0.967761", \
           "0.815867, 0.818642, 0.826552, 0.837071, 0.848753, 0.896177, 0.980055", \
           "0.825688, 0.828834, 0.837632, 0.848642, 0.860266, 0.908381, 0.991858", \
           "0.835877, 0.839753, 0.849785, 0.861756, 0.873802, 0.921571, 1.005064" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.827968, 0.830112, 0.836832, 0.846785, 0.858515, 0.908508, 0.998152", \
           "0.829332, 0.831476, 0.838176, 0.848163, 0.859905, 0.909935, 0.998857", \
           "0.834314, 0.836475, 0.843183, 0.853177, 0.864939, 0.915041, 1.004696", \
           "0.842766, 0.845025, 0.851869, 0.861821, 0.873507, 0.923595, 1.012886", \
           "0.854061, 0.856744, 0.864193, 0.874235, 0.885934, 0.935707, 1.025782", \
           "0.863461, 0.866640, 0.874930, 0.885425, 0.896988, 0.946815, 1.036378", \
           "0.874090, 0.877605, 0.886945, 0.898211, 0.910070, 0.959663, 1.047775" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.834243, 0.836487, 0.843380, 0.853336, 0.864765, 0.912709, 0.996733", \
           "0.835452, 0.837759, 0.844709, 0.854593, 0.866097, 0.914068, 0.998017", \
           "0.840485, 0.842795, 0.849838, 0.859810, 0.871198, 0.919173, 1.003196", \
           "0.849350, 0.851481, 0.858627, 0.868636, 0.880117, 0.928050, 1.012172", \
           "0.860279, 0.863053, 0.870963, 0.881482, 0.893164, 0.940588, 1.024466", \
           "0.870099, 0.873246, 0.882044, 0.893053, 0.904677, 0.952792, 1.036269", \
           "0.880288, 0.884164, 0.894196, 0.906168, 0.918214, 0.965982, 1.049475" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.877507, 0.879651, 0.886370, 0.896324, 0.908054, 0.958047, 1.047691", \
           "0.878871, 0.881014, 0.887715, 0.897701, 0.909443, 0.959473, 1.048396", \
           "0.883853, 0.886014, 0.892722, 0.902716, 0.914478, 0.964580, 1.054235", \
           "0.892305, 0.894563, 0.901407, 0.911360, 0.923046, 0.973134, 1.062424", \
           "0.903600, 0.906283, 0.913732, 0.923773, 0.935473, 0.985246, 1.075320", \
           "0.913000, 0.916179, 0.924468, 0.934964, 0.946526, 0.996353, 1.085917", \
           "0.923629, 0.927144, 0.936484, 0.947750, 0.959609, 1.009202, 1.097313" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.883782, 0.886025, 0.892919, 0.902875, 0.914304, 0.962248, 1.046271", \
           "0.884990, 0.887298, 0.894248, 0.904132, 0.915636, 0.963607, 1.047556", \
           "0.890023, 0.892333, 0.899377, 0.909349, 0.920737, 0.968712, 1.052735", \
           "0.898889, 0.901019, 0.908166, 0.918175, 0.929656, 0.977589, 1.061711", \
           "0.909817, 0.912592, 0.920502, 0.931021, 0.942703, 0.990127, 1.074005", \
           "0.919638, 0.922784, 0.931582, 0.942592, 0.954216, 1.002331, 1.085808", \
           "0.929827, 0.933703, 0.943735, 0.955706, 0.967752, 1.015521, 1.099014" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.936995, 0.939139, 0.945859, 0.955812, 0.967542, 1.017535, 1.107179", \
           "0.938359, 0.940502, 0.947203, 0.957190, 0.968932, 1.018962, 1.107884", \
           "0.943341, 0.945502, 0.952210, 0.962204, 0.973966, 1.024068, 1.113723", \
           "0.951793, 0.954052, 0.960896, 0.970848, 0.982534, 1.032622, 1.121913", \
           "0.963088, 0.965771, 0.973220, 0.983262, 0.994961, 1.044734, 1.134808", \
           "0.972488, 0.975667, 0.983957, 0.994452, 1.006015, 1.055842, 1.145405", \
           "0.983117, 0.986632, 0.995972, 1.007238, 1.019097, 1.068690, 1.156802" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.943270, 0.945514, 0.952407, 0.962363, 0.973792, 1.021736, 1.105759", \
           "0.944479, 0.946786, 0.953736, 0.963620, 0.975124, 1.023095, 1.107044", \
           "0.949512, 0.951822, 0.958865, 0.968837, 0.980225, 1.028200, 1.112223", \
           "0.958377, 0.960507, 0.967654, 0.977663, 0.989144, 1.037077, 1.121199", \
           "0.969306, 0.972080, 0.979990, 0.990509, 1.002191, 1.049615, 1.133493", \
           "0.979126, 0.982273, 0.991071, 1.002080, 1.013704, 1.061819, 1.145296", \
           "0.989315, 0.993191, 1.003223, 1.015195, 1.027241, 1.075009, 1.158502" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.005878, 1.008022, 1.014742, 1.024696, 1.036426, 1.086419, 1.176063", \
           "1.007242, 1.009386, 1.016087, 1.026073, 1.037815, 1.087845, 1.176768", \
           "1.012225, 1.014386, 1.021093, 1.031088, 1.042850, 1.092951, 1.182606", \
           "1.020677, 1.022935, 1.029779, 1.039732, 1.051418, 1.101506, 1.190796", \
           "1.031972, 1.034655, 1.042104, 1.052145, 1.063845, 1.113618, 1.203692", \
           "1.041372, 1.044550, 1.052840, 1.063335, 1.074898, 1.124725, 1.214289", \
           "1.052000, 1.055515, 1.064856, 1.076122, 1.087980, 1.137573, 1.225685" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449686, 0.451830, 0.458550, 0.468503, 0.480233, 0.530226, 0.619870", \
           "0.451050, 0.453194, 0.459895, 0.469881, 0.481623, 0.531653, 0.620576", \
           "0.456032, 0.458193, 0.464901, 0.474895, 0.486657, 0.536759, 0.626414", \
           "0.464484, 0.466743, 0.473587, 0.483539, 0.495225, 0.545313, 0.634604", \
           "0.475779, 0.478462, 0.485911, 0.495953, 0.507652, 0.557425, 0.647500", \
           "0.485179, 0.488358, 0.496648, 0.507143, 0.518706, 0.568533, 0.658096", \
           "0.495808, 0.499323, 0.508663, 0.519929, 0.531788, 0.581381, 0.669493" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012154, 1.014397, 1.021291, 1.031247, 1.042676, 1.090620, 1.174643", \
           "1.013362, 1.015670, 1.022620, 1.032503, 1.044007, 1.091979, 1.175928", \
           "1.018395, 1.020705, 1.027749, 1.037720, 1.049109, 1.097084, 1.181107", \
           "1.027261, 1.029391, 1.036538, 1.046547, 1.058028, 1.105961, 1.190083", \
           "1.038189, 1.040964, 1.048874, 1.059393, 1.071075, 1.118499, 1.202377", \
           "1.048009, 1.051156, 1.059954, 1.070964, 1.082588, 1.130703, 1.214180", \
           "1.058199, 1.062075, 1.072107, 1.084078, 1.096124, 1.143893, 1.227386" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449816, 0.452059, 0.458952, 0.468908, 0.480337, 0.528281, 0.612305", \
           "0.451024, 0.453331, 0.460281, 0.470165, 0.481669, 0.529640, 0.613589", \
           "0.456057, 0.458367, 0.465410, 0.475382, 0.486770, 0.534745, 0.618768", \
           "0.464922, 0.467053, 0.474200, 0.484208, 0.495689, 0.543622, 0.627744", \
           "0.475851, 0.478625, 0.486535, 0.497054, 0.508736, 0.556161, 0.640038", \
           "0.485671, 0.488818, 0.497616, 0.508625, 0.520249, 0.568364, 0.651841", \
           "0.495860, 0.499736, 0.509768, 0.521740, 0.533786, 0.581554, 0.665047" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.317358, 0.319502, 0.326222, 0.336175, 0.347905, 0.397898, 0.487542", \
           "0.318722, 0.320865, 0.327566, 0.337553, 0.349295, 0.399325, 0.488247", \
           "0.323704, 0.325865, 0.332573, 0.342567, 0.354329, 0.404431, 0.494086", \
           "0.332156, 0.334414, 0.341259, 0.351211, 0.362897, 0.412985, 0.502275", \
           "0.343451, 0.346134, 0.353583, 0.363625, 0.375324, 0.425097, 0.515171", \
           "0.352851, 0.356030, 0.364319, 0.374815, 0.386378, 0.436204, 0.525768", \
           "0.363480, 0.366995, 0.376335, 0.387601, 0.399460, 0.449053, 0.537165" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.209839, 0.211983, 0.218703, 0.228657, 0.240387, 0.290380, 0.380024", \
           "0.211203, 0.213347, 0.220048, 0.230034, 0.241776, 0.291806, 0.380729", \
           "0.216186, 0.218347, 0.225054, 0.235049, 0.246810, 0.296912, 0.386567", \
           "0.224638, 0.226896, 0.233740, 0.243693, 0.255379, 0.305467, 0.394757", \
           "0.235933, 0.238616, 0.246065, 0.256106, 0.267806, 0.317579, 0.407653", \
           "0.245333, 0.248511, 0.256801, 0.267296, 0.278859, 0.328686, 0.418250", \
           "0.255961, 0.259476, 0.268817, 0.280083, 0.291941, 0.341534, 0.429646" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004", \
           "0.018634, 0.021034, 0.030276, 0.047435, 0.069463, 0.166211, 0.327004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.345101, 0.347344, 0.354237, 0.364193, 0.375622, 0.423566, 0.507590", \
           "0.346309, 0.348617, 0.355566, 0.365450, 0.376954, 0.424925, 0.508874", \
           "0.351342, 0.353652, 0.360696, 0.370667, 0.382056, 0.430030, 0.514054", \
           "0.360207, 0.362338, 0.369485, 0.379493, 0.390975, 0.438908, 0.523029", \
           "0.371136, 0.373910, 0.381820, 0.392339, 0.404021, 0.451446, 0.535323", \
           "0.380956, 0.384103, 0.392901, 0.403910, 0.415535, 0.463649, 0.547126", \
           "0.391146, 0.395021, 0.405054, 0.417025, 0.429071, 0.476839, 0.560332" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229851, 0.232094, 0.238987, 0.248943, 0.260372, 0.308316, 0.392340", \
           "0.231059, 0.233367, 0.240316, 0.250200, 0.261704, 0.309675, 0.393624", \
           "0.236092, 0.238402, 0.245445, 0.255417, 0.266806, 0.314780, 0.398803", \
           "0.244957, 0.247088, 0.254235, 0.264243, 0.275724, 0.323657, 0.407779", \
           "0.255886, 0.258660, 0.266570, 0.277089, 0.288771, 0.336196, 0.420073", \
           "0.265706, 0.268853, 0.277651, 0.288660, 0.300284, 0.348399, 0.431876", \
           "0.275895, 0.279771, 0.289803, 0.301775, 0.313821, 0.361589, 0.445082" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675", \
           "0.019351, 0.021619, 0.029877, 0.044836, 0.064400, 0.151272, 0.303675" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033435, 0.033474, 0.033610, 0.033824, 0.034076, 0.035146, 0.037013");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009493, 0.009532, 0.009668, 0.009882, 0.010135, 0.011204, 0.013071");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033435, 0.033474, 0.033610, 0.033824, 0.034076, 0.035146, 0.037013");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009493, 0.009532, 0.009668, 0.009882, 0.010135, 0.011204, 0.013071");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.014200;
      clock : true;
      max_transition : 0.306000;
      min_pulse_width_high : 0.157;
      min_pulse_width_low : 0.134;
      /*min_period : 0.853;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.436640, 0.437991, 0.442914, 0.451427, 0.462396, 0.471671, 0.481851", \
            "0.435276, 0.436627, 0.441550, 0.450064, 0.461032, 0.470307, 0.480487", \
            "0.430352, 0.431703, 0.436626, 0.445139, 0.456108, 0.465383, 0.475563", \
            "0.421840, 0.423191, 0.428113, 0.436627, 0.447596, 0.456870, 0.467051", \
            "0.410872, 0.412223, 0.417146, 0.425659, 0.436628, 0.445903, 0.456083", \
            "0.401599, 0.402951, 0.407873, 0.416387, 0.427355, 0.436630, 0.446810", \
            "0.391434, 0.392785, 0.397708, 0.406222, 0.417190, 0.426465, 0.436645" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.478502, 0.479853, 0.484776, 0.493289, 0.504258, 0.513533, 0.523713", \
            "0.477138, 0.478489, 0.483412, 0.491925, 0.502894, 0.512169, 0.522349", \
            "0.472213, 0.473565, 0.478487, 0.487001, 0.497969, 0.507244, 0.517424", \
            "0.463701, 0.465052, 0.469975, 0.478488, 0.489457, 0.498732, 0.508912", \
            "0.452734, 0.454085, 0.459007, 0.467521, 0.478490, 0.487765, 0.497945", \
            "0.443461, 0.444812, 0.449735, 0.458248, 0.469217, 0.478492, 0.488672", \
            "0.433296, 0.434647, 0.439570, 0.448083, 0.459052, 0.468327, 0.478507" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.513739, 0.515090, 0.520013, 0.528526, 0.539495, 0.548770, 0.558950", \
            "0.512375, 0.513726, 0.518649, 0.527162, 0.538131, 0.547406, 0.557586", \
            "0.507451, 0.508802, 0.513724, 0.522238, 0.533207, 0.542481, 0.552662", \
            "0.498938, 0.500290, 0.505212, 0.513726, 0.524694, 0.533969, 0.544149", \
            "0.487971, 0.489322, 0.494245, 0.502758, 0.513727, 0.523002, 0.533182", \
            "0.478698, 0.480049, 0.484972, 0.493485, 0.504454, 0.513729, 0.523909", \
            "0.468533, 0.469884, 0.474807, 0.483320, 0.494289, 0.503564, 0.513744" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.593387, 0.594738, 0.599661, 0.608174, 0.619143, 0.628418, 0.638598", \
            "0.592023, 0.593374, 0.598297, 0.606810, 0.617779, 0.627054, 0.637234", \
            "0.587098, 0.588450, 0.593372, 0.601886, 0.612854, 0.622129, 0.632309", \
            "0.578586, 0.579937, 0.584860, 0.593373, 0.604342, 0.613617, 0.623797", \
            "0.567619, 0.568970, 0.573892, 0.582406, 0.593375, 0.602649, 0.612830", \
            "0.558346, 0.559697, 0.564620, 0.573133, 0.584102, 0.593377, 0.603557", \
            "0.548181, 0.549532, 0.554455, 0.562968, 0.573937, 0.583212, 0.593392" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.637798, 0.639149, 0.644072, 0.652585, 0.663554, 0.672829, 0.683009", \
            "0.636434, 0.637785, 0.642708, 0.651221, 0.662190, 0.671465, 0.681645", \
            "0.631510, 0.632861, 0.637783, 0.646297, 0.657266, 0.666540, 0.676721", \
            "0.622998, 0.624349, 0.629271, 0.637785, 0.648754, 0.658028, 0.668209", \
            "0.612030, 0.613381, 0.618304, 0.626817, 0.637786, 0.647061, 0.657241", \
            "0.602757, 0.604108, 0.609031, 0.617544, 0.628513, 0.637788, 0.647968", \
            "0.592592, 0.593943, 0.598866, 0.607379, 0.618348, 0.627623, 0.637803" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.687337, 0.688688, 0.693611, 0.702124, 0.713093, 0.722368, 0.732548", \
            "0.685973, 0.687324, 0.692247, 0.700760, 0.711729, 0.721004, 0.731184", \
            "0.681048, 0.682400, 0.687322, 0.695836, 0.706804, 0.716079, 0.726259", \
            "0.672536, 0.673887, 0.678810, 0.687324, 0.698292, 0.707567, 0.717747", \
            "0.661569, 0.662920, 0.667843, 0.676356, 0.687325, 0.696600, 0.706780", \
            "0.652296, 0.653647, 0.658570, 0.667083, 0.678052, 0.687327, 0.697507", \
            "0.642131, 0.643482, 0.648405, 0.656918, 0.667887, 0.677162, 0.687342" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.746825, 0.748176, 0.753099, 0.761612, 0.772581, 0.781856, 0.792036", \
            "0.745461, 0.746812, 0.751735, 0.760248, 0.771217, 0.780492, 0.790672", \
            "0.740537, 0.741888, 0.746810, 0.755324, 0.766293, 0.775567, 0.785748", \
            "0.732025, 0.733376, 0.738298, 0.746812, 0.757781, 0.767055, 0.777236", \
            "0.721057, 0.722408, 0.727331, 0.735844, 0.746813, 0.756088, 0.766268", \
            "0.711784, 0.713135, 0.718058, 0.726571, 0.737540, 0.746815, 0.756995", \
            "0.701619, 0.702970, 0.707893, 0.716406, 0.727375, 0.736650, 0.746830" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.815709, 0.817060, 0.821982, 0.830496, 0.841465, 0.850739, 0.860920", \
            "0.814345, 0.815696, 0.820618, 0.829132, 0.840101, 0.849375, 0.859556", \
            "0.809420, 0.810771, 0.815694, 0.824207, 0.835176, 0.844451, 0.854631", \
            "0.800908, 0.802259, 0.807182, 0.815695, 0.826664, 0.835939, 0.846119", \
            "0.789941, 0.791292, 0.796214, 0.804728, 0.815697, 0.824971, 0.835152", \
            "0.780668, 0.782019, 0.786941, 0.795455, 0.806424, 0.815698, 0.825879", \
            "0.770503, 0.771854, 0.776776, 0.785290, 0.796259, 0.805533, 0.815714" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.436640, 0.437991, 0.442914, 0.451427, 0.462396, 0.471671, 0.481851", \
            "0.435276, 0.436627, 0.441550, 0.450064, 0.461032, 0.470307, 0.480487", \
            "0.430352, 0.431703, 0.436626, 0.445139, 0.456108, 0.465383, 0.475563", \
            "0.421840, 0.423191, 0.428113, 0.436627, 0.447596, 0.456870, 0.467051", \
            "0.410872, 0.412223, 0.417146, 0.425659, 0.436628, 0.445903, 0.456083", \
            "0.401599, 0.402951, 0.407873, 0.416387, 0.427355, 0.436630, 0.446810", \
            "0.391434, 0.392785, 0.397708, 0.406222, 0.417190, 0.426465, 0.436645" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.585956, 0.587307, 0.592230, 0.600743, 0.611712, 0.620987, 0.631167", \
            "0.584592, 0.585943, 0.590866, 0.599380, 0.610348, 0.619623, 0.629803", \
            "0.579668, 0.581019, 0.585942, 0.594455, 0.605424, 0.614699, 0.624879", \
            "0.571156, 0.572507, 0.577429, 0.585943, 0.596912, 0.606186, 0.616367", \
            "0.560188, 0.561539, 0.566462, 0.574975, 0.585944, 0.595219, 0.605399", \
            "0.550915, 0.552267, 0.557189, 0.565703, 0.576671, 0.585946, 0.596126", \
            "0.540750, 0.542101, 0.547024, 0.555537, 0.566506, 0.575781, 0.585961" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.647131, 0.648482, 0.653405, 0.661918, 0.672887, 0.682162, 0.692342", \
            "0.645767, 0.647118, 0.652041, 0.660554, 0.671523, 0.680798, 0.690978", \
            "0.640843, 0.642194, 0.647116, 0.655630, 0.666599, 0.675873, 0.686054", \
            "0.632331, 0.633682, 0.638604, 0.647118, 0.658087, 0.667361, 0.677542", \
            "0.621363, 0.622714, 0.627637, 0.636150, 0.647119, 0.656394, 0.666574", \
            "0.612090, 0.613441, 0.618364, 0.626877, 0.637846, 0.647121, 0.657301", \
            "0.601925, 0.603276, 0.608199, 0.616712, 0.627681, 0.636956, 0.647136" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.685236, 0.686587, 0.691509, 0.700023, 0.710992, 0.720266, 0.730447", \
            "0.683872, 0.685223, 0.690145, 0.698659, 0.709628, 0.718902, 0.729083", \
            "0.678947, 0.680298, 0.685221, 0.693734, 0.704703, 0.713978, 0.724158", \
            "0.670435, 0.671786, 0.676709, 0.685222, 0.696191, 0.705466, 0.715646", \
            "0.659468, 0.660819, 0.665741, 0.674255, 0.685224, 0.694498, 0.704679", \
            "0.650195, 0.651546, 0.656468, 0.664982, 0.675951, 0.685225, 0.695406", \
            "0.640030, 0.641381, 0.646303, 0.654817, 0.665786, 0.675060, 0.685241" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.478502, 0.479853, 0.484776, 0.493289, 0.504258, 0.513533, 0.523713", \
            "0.477138, 0.478489, 0.483412, 0.491925, 0.502894, 0.512169, 0.522349", \
            "0.472213, 0.473565, 0.478487, 0.487001, 0.497969, 0.507244, 0.517424", \
            "0.463701, 0.465052, 0.469975, 0.478488, 0.489457, 0.498732, 0.508912", \
            "0.452734, 0.454085, 0.459007, 0.467521, 0.478490, 0.487765, 0.497945", \
            "0.443461, 0.444812, 0.449735, 0.458248, 0.469217, 0.478492, 0.488672", \
            "0.433296, 0.434647, 0.439570, 0.448083, 0.459052, 0.468327, 0.478507" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.627818, 0.629169, 0.634092, 0.642605, 0.653574, 0.662849, 0.673029", \
            "0.626454, 0.627805, 0.632728, 0.641241, 0.652210, 0.661485, 0.671665", \
            "0.621529, 0.622881, 0.627803, 0.636317, 0.647285, 0.656560, 0.666740", \
            "0.613017, 0.614368, 0.619291, 0.627804, 0.638773, 0.648048, 0.658228", \
            "0.602050, 0.603401, 0.608323, 0.616837, 0.627806, 0.637080, 0.647261", \
            "0.592777, 0.594128, 0.599051, 0.607564, 0.618533, 0.627808, 0.637988", \
            "0.582612, 0.583963, 0.588886, 0.597399, 0.608368, 0.617643, 0.627823" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.688993, 0.690344, 0.695266, 0.703780, 0.714749, 0.724023, 0.734204", \
            "0.687629, 0.688980, 0.693902, 0.702416, 0.713385, 0.722659, 0.732840", \
            "0.682704, 0.684055, 0.688978, 0.697491, 0.708460, 0.717735, 0.727915", \
            "0.674192, 0.675543, 0.680466, 0.688979, 0.699948, 0.709223, 0.719403", \
            "0.663225, 0.664576, 0.669498, 0.678012, 0.688981, 0.698255, 0.708436", \
            "0.653952, 0.655303, 0.660225, 0.668739, 0.679708, 0.688982, 0.699163", \
            "0.643787, 0.645138, 0.650060, 0.658574, 0.669543, 0.678817, 0.688998" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.727097, 0.728448, 0.733371, 0.741884, 0.752853, 0.762128, 0.772308", \
            "0.725733, 0.727084, 0.732007, 0.740520, 0.751489, 0.760764, 0.770944", \
            "0.720809, 0.722160, 0.727082, 0.735596, 0.746565, 0.755839, 0.766020", \
            "0.712297, 0.713648, 0.718570, 0.727084, 0.738053, 0.747327, 0.757508", \
            "0.701329, 0.702680, 0.707603, 0.716116, 0.727085, 0.736360, 0.746540", \
            "0.692056, 0.693407, 0.698330, 0.706843, 0.717812, 0.727087, 0.737267", \
            "0.681891, 0.683242, 0.688165, 0.696678, 0.707647, 0.716922, 0.727102" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.513739, 0.515090, 0.520013, 0.528526, 0.539495, 0.548770, 0.558950", \
            "0.512375, 0.513726, 0.518649, 0.527162, 0.538131, 0.547406, 0.557586", \
            "0.507451, 0.508802, 0.513724, 0.522238, 0.533207, 0.542481, 0.552662", \
            "0.498938, 0.500290, 0.505212, 0.513726, 0.524694, 0.533969, 0.544149", \
            "0.487971, 0.489322, 0.494245, 0.502758, 0.513727, 0.523002, 0.533182", \
            "0.478698, 0.480049, 0.484972, 0.493485, 0.504454, 0.513729, 0.523909", \
            "0.468533, 0.469884, 0.474807, 0.483320, 0.494289, 0.503564, 0.513744" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.663055, 0.664406, 0.669329, 0.677842, 0.688811, 0.698086, 0.708266", \
            "0.661691, 0.663042, 0.667965, 0.676478, 0.687447, 0.696722, 0.706902", \
            "0.656767, 0.658118, 0.663040, 0.671554, 0.682522, 0.691797, 0.701978", \
            "0.648254, 0.649606, 0.654528, 0.663042, 0.674010, 0.683285, 0.693465", \
            "0.637287, 0.638638, 0.643561, 0.652074, 0.663043, 0.672318, 0.682498", \
            "0.628014, 0.629365, 0.634288, 0.642801, 0.653770, 0.663045, 0.673225", \
            "0.617849, 0.619200, 0.624123, 0.632636, 0.643605, 0.652880, 0.663060" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.724230, 0.725581, 0.730503, 0.739017, 0.749986, 0.759260, 0.769441", \
            "0.722866, 0.724217, 0.729139, 0.737653, 0.748622, 0.757897, 0.768077", \
            "0.717941, 0.719292, 0.724215, 0.732729, 0.743697, 0.752972, 0.763152", \
            "0.709429, 0.710780, 0.715703, 0.724216, 0.735185, 0.744460, 0.754640", \
            "0.698462, 0.699813, 0.704735, 0.713249, 0.724218, 0.733492, 0.743673", \
            "0.689189, 0.690540, 0.695463, 0.703976, 0.714945, 0.724220, 0.734400", \
            "0.679024, 0.680375, 0.685297, 0.693811, 0.704780, 0.714054, 0.724235" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.762334, 0.763685, 0.768608, 0.777121, 0.788090, 0.797365, 0.807545", \
            "0.760970, 0.762321, 0.767244, 0.775757, 0.786726, 0.796001, 0.806181", \
            "0.756046, 0.757397, 0.762320, 0.770833, 0.781802, 0.791077, 0.801257", \
            "0.747534, 0.748885, 0.753807, 0.762321, 0.773290, 0.782564, 0.792745", \
            "0.736566, 0.737917, 0.742840, 0.751353, 0.762322, 0.771597, 0.781777", \
            "0.727293, 0.728644, 0.733567, 0.742080, 0.753049, 0.762324, 0.772504", \
            "0.717128, 0.718479, 0.723402, 0.731915, 0.742884, 0.752159, 0.762339" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.593387, 0.594738, 0.599661, 0.608174, 0.619143, 0.628418, 0.638598", \
            "0.592023, 0.593374, 0.598297, 0.606810, 0.617779, 0.627054, 0.637234", \
            "0.587098, 0.588450, 0.593372, 0.601886, 0.612854, 0.622129, 0.632309", \
            "0.578586, 0.579937, 0.584860, 0.593373, 0.604342, 0.613617, 0.623797", \
            "0.567619, 0.568970, 0.573892, 0.582406, 0.593375, 0.602649, 0.612830", \
            "0.558346, 0.559697, 0.564620, 0.573133, 0.584102, 0.593377, 0.603557", \
            "0.548181, 0.549532, 0.554455, 0.562968, 0.573937, 0.583212, 0.593392" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.742703, 0.744054, 0.748976, 0.757490, 0.768459, 0.777734, 0.787914", \
            "0.741339, 0.742690, 0.747613, 0.756126, 0.767095, 0.776370, 0.786550", \
            "0.736414, 0.737766, 0.742688, 0.751202, 0.762170, 0.771445, 0.781625", \
            "0.727902, 0.729253, 0.734176, 0.742689, 0.753658, 0.762933, 0.773113", \
            "0.716935, 0.718286, 0.723208, 0.731722, 0.742691, 0.751965, 0.762146", \
            "0.707662, 0.709013, 0.713936, 0.722449, 0.733418, 0.742693, 0.752873", \
            "0.697497, 0.698848, 0.703771, 0.712284, 0.723253, 0.732528, 0.742708" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.803878, 0.805229, 0.810151, 0.818665, 0.829634, 0.838908, 0.849089", \
            "0.802514, 0.803865, 0.808787, 0.817301, 0.828270, 0.837544, 0.847725", \
            "0.797589, 0.798940, 0.803863, 0.812376, 0.823345, 0.832620, 0.842800", \
            "0.789077, 0.790428, 0.795351, 0.803864, 0.814833, 0.824108, 0.834288", \
            "0.778110, 0.779461, 0.784383, 0.792897, 0.803866, 0.813140, 0.823321", \
            "0.768837, 0.770188, 0.775110, 0.783624, 0.794593, 0.803867, 0.814048", \
            "0.758672, 0.760023, 0.764945, 0.773459, 0.784428, 0.793702, 0.803883" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.841982, 0.843333, 0.848256, 0.856769, 0.867738, 0.877013, 0.887193", \
            "0.840618, 0.841969, 0.846892, 0.855405, 0.866374, 0.875649, 0.885829", \
            "0.835694, 0.837045, 0.841967, 0.850481, 0.861450, 0.870724, 0.880905", \
            "0.827182, 0.828533, 0.833455, 0.841969, 0.852938, 0.862212, 0.872393", \
            "0.816214, 0.817565, 0.822488, 0.831001, 0.841970, 0.851245, 0.861425", \
            "0.806941, 0.808292, 0.813215, 0.821728, 0.832697, 0.841972, 0.852152", \
            "0.796776, 0.798127, 0.803050, 0.811563, 0.822532, 0.831807, 0.841987" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.637798, 0.639149, 0.644072, 0.652585, 0.663554, 0.672829, 0.683009", \
            "0.636434, 0.637785, 0.642708, 0.651221, 0.662190, 0.671465, 0.681645", \
            "0.631510, 0.632861, 0.637783, 0.646297, 0.657266, 0.666540, 0.676721", \
            "0.622998, 0.624349, 0.629271, 0.637785, 0.648754, 0.658028, 0.668209", \
            "0.612030, 0.613381, 0.618304, 0.626817, 0.637786, 0.647061, 0.657241", \
            "0.602757, 0.604108, 0.609031, 0.617544, 0.628513, 0.637788, 0.647968", \
            "0.592592, 0.593943, 0.598866, 0.607379, 0.618348, 0.627623, 0.637803" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.787114, 0.788465, 0.793388, 0.801901, 0.812870, 0.822145, 0.832325", \
            "0.785750, 0.787101, 0.792024, 0.800537, 0.811506, 0.820781, 0.830961", \
            "0.780826, 0.782177, 0.787099, 0.795613, 0.806582, 0.815856, 0.826037", \
            "0.772314, 0.773665, 0.778587, 0.787101, 0.798070, 0.807344, 0.817525", \
            "0.761346, 0.762697, 0.767620, 0.776133, 0.787102, 0.796377, 0.806557", \
            "0.752073, 0.753424, 0.758347, 0.766860, 0.777829, 0.787104, 0.797284", \
            "0.741908, 0.743259, 0.748182, 0.756695, 0.767664, 0.776939, 0.787119" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.848289, 0.849640, 0.854563, 0.863076, 0.874045, 0.883320, 0.893500", \
            "0.846925, 0.848276, 0.853199, 0.861712, 0.872681, 0.881956, 0.892136", \
            "0.842001, 0.843352, 0.848274, 0.856788, 0.867757, 0.877031, 0.887212", \
            "0.833488, 0.834840, 0.839762, 0.848276, 0.859244, 0.868519, 0.878699", \
            "0.822521, 0.823872, 0.828795, 0.837308, 0.848277, 0.857552, 0.867732", \
            "0.813248, 0.814599, 0.819522, 0.828035, 0.839004, 0.848279, 0.858459", \
            "0.803083, 0.804434, 0.809357, 0.817870, 0.828839, 0.838114, 0.848294" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.886393, 0.887745, 0.892667, 0.901181, 0.912149, 0.921424, 0.931604", \
            "0.885029, 0.886381, 0.891303, 0.899817, 0.910785, 0.920060, 0.930240", \
            "0.880105, 0.881456, 0.886379, 0.894892, 0.905861, 0.915136, 0.925316", \
            "0.871593, 0.872944, 0.877867, 0.886380, 0.897349, 0.906624, 0.916804", \
            "0.860625, 0.861977, 0.866899, 0.875413, 0.886381, 0.895656, 0.905836", \
            "0.851353, 0.852704, 0.857626, 0.866140, 0.877108, 0.886383, 0.896564", \
            "0.841187, 0.842539, 0.847461, 0.855975, 0.866943, 0.876218, 0.886398" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.687337, 0.688688, 0.693611, 0.702124, 0.713093, 0.722368, 0.732548", \
            "0.685973, 0.687324, 0.692247, 0.700760, 0.711729, 0.721004, 0.731184", \
            "0.681048, 0.682400, 0.687322, 0.695836, 0.706804, 0.716079, 0.726259", \
            "0.672536, 0.673887, 0.678810, 0.687324, 0.698292, 0.707567, 0.717747", \
            "0.661569, 0.662920, 0.667843, 0.676356, 0.687325, 0.696600, 0.706780", \
            "0.652296, 0.653647, 0.658570, 0.667083, 0.678052, 0.687327, 0.697507", \
            "0.642131, 0.643482, 0.648405, 0.656918, 0.667887, 0.677162, 0.687342" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.836653, 0.838004, 0.842927, 0.851440, 0.862409, 0.871684, 0.881864", \
            "0.835289, 0.836640, 0.841563, 0.850076, 0.861045, 0.870320, 0.880500", \
            "0.830364, 0.831716, 0.836638, 0.845152, 0.856120, 0.865395, 0.875575", \
            "0.821852, 0.823203, 0.828126, 0.836639, 0.847608, 0.856883, 0.867063", \
            "0.810885, 0.812236, 0.817159, 0.825672, 0.836641, 0.845916, 0.856096", \
            "0.801612, 0.802963, 0.807886, 0.816399, 0.827368, 0.836643, 0.846823", \
            "0.791447, 0.792798, 0.797721, 0.806234, 0.817203, 0.826478, 0.836658" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.897828, 0.899179, 0.904101, 0.912615, 0.923584, 0.932858, 0.943039", \
            "0.896464, 0.897815, 0.902737, 0.911251, 0.922220, 0.931494, 0.941675", \
            "0.891539, 0.892890, 0.897813, 0.906326, 0.917295, 0.926570, 0.936750", \
            "0.883027, 0.884378, 0.889301, 0.897814, 0.908783, 0.918058, 0.928238", \
            "0.872060, 0.873411, 0.878333, 0.886847, 0.897816, 0.907090, 0.917271", \
            "0.862787, 0.864138, 0.869060, 0.877574, 0.888543, 0.897817, 0.907998", \
            "0.852622, 0.853973, 0.858895, 0.867409, 0.878378, 0.887652, 0.897833" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.935932, 0.937283, 0.942206, 0.950719, 0.961688, 0.970963, 0.981143", \
            "0.934568, 0.935919, 0.940842, 0.949355, 0.960324, 0.969599, 0.979779", \
            "0.929644, 0.930995, 0.935917, 0.944431, 0.955400, 0.964674, 0.974855", \
            "0.921132, 0.922483, 0.927405, 0.935919, 0.946888, 0.956162, 0.966343", \
            "0.910164, 0.911515, 0.916438, 0.924951, 0.935920, 0.945195, 0.955375", \
            "0.900891, 0.902242, 0.907165, 0.915678, 0.926647, 0.935922, 0.946102", \
            "0.890726, 0.892077, 0.897000, 0.905513, 0.916482, 0.925757, 0.935937" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.746825, 0.748176, 0.753099, 0.761612, 0.772581, 0.781856, 0.792036", \
            "0.745461, 0.746812, 0.751735, 0.760248, 0.771217, 0.780492, 0.790672", \
            "0.740537, 0.741888, 0.746810, 0.755324, 0.766293, 0.775567, 0.785748", \
            "0.732025, 0.733376, 0.738298, 0.746812, 0.757781, 0.767055, 0.777236", \
            "0.721057, 0.722408, 0.727331, 0.735844, 0.746813, 0.756088, 0.766268", \
            "0.711784, 0.713135, 0.718058, 0.726571, 0.737540, 0.746815, 0.756995", \
            "0.701619, 0.702970, 0.707893, 0.716406, 0.727375, 0.736650, 0.746830" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.896141, 0.897492, 0.902415, 0.910928, 0.921897, 0.931172, 0.941352", \
            "0.894777, 0.896128, 0.901051, 0.909564, 0.920533, 0.929808, 0.939988", \
            "0.889853, 0.891204, 0.896126, 0.904640, 0.915609, 0.924883, 0.935064", \
            "0.881341, 0.882692, 0.887614, 0.896128, 0.907097, 0.916371, 0.926552", \
            "0.870373, 0.871724, 0.876647, 0.885160, 0.896129, 0.905404, 0.915584", \
            "0.861100, 0.862451, 0.867374, 0.875887, 0.886856, 0.896131, 0.906311", \
            "0.850935, 0.852286, 0.857209, 0.865722, 0.876691, 0.885966, 0.896146" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.957316, 0.958667, 0.963590, 0.972103, 0.983072, 0.992347, 1.002527", \
            "0.955952, 0.957303, 0.962226, 0.970739, 0.981708, 0.990983, 1.001163", \
            "0.951028, 0.952379, 0.957301, 0.965815, 0.976784, 0.986058, 0.996239", \
            "0.942515, 0.943867, 0.948789, 0.957303, 0.968271, 0.977546, 0.987726", \
            "0.931548, 0.932899, 0.937822, 0.946335, 0.957304, 0.966579, 0.976759", \
            "0.922275, 0.923626, 0.928549, 0.937062, 0.948031, 0.957306, 0.967486", \
            "0.912110, 0.913461, 0.918384, 0.926897, 0.937866, 0.947141, 0.957321" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.995420, 0.996772, 1.001694, 1.010208, 1.021176, 1.030451, 1.040631", \
            "0.994056, 0.995408, 1.000330, 1.008844, 1.019812, 1.029087, 1.039267", \
            "0.989132, 0.990483, 0.995406, 1.003919, 1.014888, 1.024163, 1.034343", \
            "0.980620, 0.981971, 0.986894, 0.995407, 1.006376, 1.015651, 1.025831", \
            "0.969652, 0.971004, 0.975926, 0.984440, 0.995408, 1.004683, 1.014863", \
            "0.960379, 0.961731, 0.966653, 0.975167, 0.986135, 0.995410, 1.005590", \
            "0.950214, 0.951566, 0.956488, 0.965002, 0.975970, 0.985245, 0.995425" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.815709, 0.817060, 0.821982, 0.830496, 0.841465, 0.850739, 0.860920", \
            "0.814345, 0.815696, 0.820618, 0.829132, 0.840101, 0.849375, 0.859556", \
            "0.809420, 0.810771, 0.815694, 0.824207, 0.835176, 0.844451, 0.854631", \
            "0.800908, 0.802259, 0.807182, 0.815695, 0.826664, 0.835939, 0.846119", \
            "0.789941, 0.791292, 0.796214, 0.804728, 0.815697, 0.824971, 0.835152", \
            "0.780668, 0.782019, 0.786941, 0.795455, 0.806424, 0.815698, 0.825879", \
            "0.770503, 0.771854, 0.776776, 0.785290, 0.796259, 0.805533, 0.815714" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.965025, 0.966376, 0.971298, 0.979812, 0.990781, 1.000055, 1.010236", \
            "0.963661, 0.965012, 0.969934, 0.978448, 0.989417, 0.998691, 1.008872", \
            "0.958736, 0.960087, 0.965010, 0.973523, 0.984492, 0.993767, 1.003947", \
            "0.950224, 0.951575, 0.956498, 0.965011, 0.975980, 0.985255, 0.995435", \
            "0.939257, 0.940608, 0.945530, 0.954044, 0.965013, 0.974287, 0.984468", \
            "0.929984, 0.931335, 0.936257, 0.944771, 0.955740, 0.965014, 0.975195", \
            "0.919819, 0.921170, 0.926092, 0.934606, 0.945575, 0.954849, 0.965030" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.026199, 1.027551, 1.032473, 1.040987, 1.051955, 1.061230, 1.071410", \
            "1.024836, 1.026187, 1.031109, 1.039623, 1.050591, 1.059866, 1.070047", \
            "1.019911, 1.021262, 1.026185, 1.034698, 1.045667, 1.054942, 1.065122", \
            "1.011399, 1.012750, 1.017673, 1.026186, 1.037155, 1.046430, 1.056610", \
            "1.000431, 1.001783, 1.006705, 1.015219, 1.026187, 1.035462, 1.045642", \
            "0.991159, 0.992510, 0.997432, 1.005946, 1.016915, 1.026189, 1.036370", \
            "0.980994, 0.982345, 0.987267, 0.995781, 1.006749, 1.016024, 1.026205" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.064304, 1.065655, 1.070578, 1.079091, 1.090060, 1.099335, 1.109515", \
            "1.062940, 1.064291, 1.069214, 1.077727, 1.088696, 1.097971, 1.108151", \
            "1.058016, 1.059367, 1.064289, 1.072803, 1.083772, 1.093046, 1.103227", \
            "1.049503, 1.050855, 1.055777, 1.064291, 1.075259, 1.084534, 1.094714", \
            "1.038536, 1.039887, 1.044810, 1.053323, 1.064292, 1.073567, 1.083747", \
            "1.029263, 1.030614, 1.035537, 1.044050, 1.055019, 1.064294, 1.074474", \
            "1.019098, 1.020449, 1.025372, 1.033885, 1.044854, 1.054129, 1.064309" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 0.853;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.895;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.930;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.003;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.010;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.045;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.055;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.064;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.080;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.102;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.104;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.106;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.141;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.144;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.159;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.164;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.179;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.204;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.221;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.232;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.253;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.259;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.265;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.303;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.313;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.315;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.353;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.374;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.382;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.412;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.443;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.481;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("13.795654, 13.795654, 13.795654, 13.795654, 13.795654, 13.795654, 13.795654");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("13.930550, 13.930550, 13.930550, 13.930550, 13.930550, 13.930550, 13.930550");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.065446, 14.065446, 14.065446, 14.065446, 14.065446, 14.065446, 14.065446");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.200342, 14.200342, 14.200342, 14.200342, 14.200342, 14.200342, 14.200342");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.335239, 14.335239, 14.335239, 14.335239, 14.335239, 14.335239, 14.335239");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.470135, 14.470135, 14.470135, 14.470135, 14.470135, 14.470135, 14.470135");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.605031, 14.605031, 14.605031, 14.605031, 14.605031, 14.605031, 14.605031");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.739927, 14.739927, 14.739927, 14.739927, 14.739927, 14.739927, 14.739927");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021936, 0.021936, 0.021936, 0.021936, 0.021936, 0.021936, 0.021936");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.588853, 2.588853, 2.588853, 2.588853, 2.588853, 2.588853, 2.588853");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003688;
      max_transition : 0.306000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.149161, 0.149292, 0.154443, 0.167345, 0.191458, 0.212983, 0.238241", \
            "0.148144, 0.148275, 0.153425, 0.166328, 0.190440, 0.211965, 0.237224", \
            "0.147304, 0.147436, 0.152586, 0.165488, 0.189601, 0.211126, 0.236385", \
            "0.147246, 0.147378, 0.152528, 0.165430, 0.189543, 0.211068, 0.236326", \
            "0.150446, 0.150577, 0.155727, 0.168630, 0.192743, 0.214267, 0.239526", \
            "0.153306, 0.153438, 0.158588, 0.171490, 0.195603, 0.217128, 0.242386", \
            "0.157905, 0.158036, 0.163186, 0.176088, 0.200201, 0.221726, 0.246985" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.161290, 0.161436, 0.167158, 0.181495, 0.208287, 0.232203, 0.260268", \
            "0.160160, 0.160305, 0.166028, 0.180364, 0.207156, 0.231072, 0.259137", \
            "0.159227, 0.159373, 0.165095, 0.179432, 0.206224, 0.230140, 0.258205", \
            "0.159163, 0.159308, 0.165031, 0.179367, 0.206159, 0.230075, 0.258140", \
            "0.162718, 0.162863, 0.168586, 0.182922, 0.209714, 0.233630, 0.261696", \
            "0.165896, 0.166042, 0.171764, 0.186100, 0.212892, 0.236809, 0.264874", \
            "0.171005, 0.171151, 0.176873, 0.191209, 0.218001, 0.241918, 0.269983" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.121455, 0.121471, 0.120456, 0.115297, 0.105431, 0.095310, 0.081743", \
            "0.122809, 0.122825, 0.121810, 0.116652, 0.106786, 0.096664, 0.083097", \
            "0.127982, 0.127998, 0.126983, 0.121824, 0.111958, 0.101837, 0.088270", \
            "0.136320, 0.136336, 0.135321, 0.130163, 0.120297, 0.110175, 0.096608", \
            "0.147938, 0.147954, 0.146939, 0.141780, 0.131914, 0.121792, 0.108226", \
            "0.158286, 0.158303, 0.157287, 0.152129, 0.142263, 0.132141, 0.118574", \
            "0.169333, 0.169349, 0.168334, 0.163175, 0.153309, 0.143188, 0.129621" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.115803, 0.115665, 0.115238, 0.111671, 0.104278, 0.096725, 0.089191", \
            "0.117157, 0.117020, 0.116593, 0.113026, 0.105632, 0.098080, 0.090545", \
            "0.122330, 0.122193, 0.121766, 0.118199, 0.110805, 0.103253, 0.095718", \
            "0.130668, 0.130531, 0.130104, 0.126537, 0.119143, 0.111591, 0.104056", \
            "0.142286, 0.142148, 0.141721, 0.138154, 0.130760, 0.123208, 0.115673", \
            "0.152634, 0.152497, 0.152070, 0.148503, 0.141109, 0.133557, 0.126022", \
            "0.163681, 0.163544, 0.163117, 0.159550, 0.152156, 0.144604, 0.137069" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.328971, 0.328825, 0.323103, 0.308767, 0.281975, 0.258059, 0.229993", \
            "0.330102, 0.329956, 0.324234, 0.309897, 0.283105, 0.259189, 0.231124", \
            "0.331034, 0.330888, 0.325166, 0.310830, 0.284038, 0.260122, 0.232056", \
            "0.331099, 0.330953, 0.325231, 0.310894, 0.284102, 0.260186, 0.232121", \
            "0.327544, 0.327398, 0.321675, 0.307339, 0.280547, 0.256631, 0.228566", \
            "0.324365, 0.324220, 0.318497, 0.304161, 0.277369, 0.253453, 0.225387", \
            "0.319256, 0.319111, 0.313388, 0.299052, 0.272260, 0.248344, 0.220279" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003449;
      max_transition : 0.306000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107228, 0.108445, 0.113049, 0.120437, 0.131600, 0.141471, 0.151997", \
           "0.105879, 0.107096, 0.111700, 0.119088, 0.130251, 0.140122, 0.150648", \
           "0.100930, 0.102147, 0.106751, 0.114139, 0.125302, 0.135173, 0.145699", \
           "0.092377, 0.093595, 0.098199, 0.105587, 0.116749, 0.126620, 0.137146", \
           "0.080611, 0.081828, 0.086432, 0.093820, 0.104983, 0.114854, 0.125380", \
           "0.070669, 0.071886, 0.076490, 0.083878, 0.095041, 0.104912, 0.115438", \
           "0.059375, 0.060592, 0.065196, 0.072584, 0.083747, 0.093618, 0.104144" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.105846, 0.106898, 0.111624, 0.120677, 0.134940, 0.147986, 0.163074", \
           "0.104497, 0.105548, 0.110274, 0.119328, 0.133591, 0.146636, 0.161725", \
           "0.099549, 0.100600, 0.105326, 0.114379, 0.128642, 0.141688, 0.156777", \
           "0.090996, 0.092047, 0.096773, 0.105827, 0.120090, 0.133135, 0.148224", \
           "0.079229, 0.080281, 0.085007, 0.094060, 0.108323, 0.121369, 0.136457", \
           "0.069288, 0.070339, 0.075065, 0.084118, 0.098381, 0.111427, 0.126516", \
           "0.057994, 0.059045, 0.063771, 0.072824, 0.087087, 0.100133, 0.115222" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125370, 0.124208, 0.120065, 0.116829, 0.115147, 0.114785, 0.117442", \
           "0.126721, 0.125560, 0.121416, 0.118181, 0.116499, 0.116137, 0.118793", \
           "0.131670, 0.130508, 0.126365, 0.123129, 0.121447, 0.121085, 0.123742", \
           "0.140222, 0.139060, 0.134917, 0.131681, 0.129999, 0.129637, 0.132294", \
           "0.151972, 0.150810, 0.146667, 0.143431, 0.141749, 0.141387, 0.144044", \
           "0.161930, 0.160768, 0.156625, 0.153389, 0.151707, 0.151345, 0.154002", \
           "0.173227, 0.172066, 0.167922, 0.164686, 0.163005, 0.162642, 0.165299" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.122185, 0.121121, 0.116469, 0.111665, 0.107451, 0.104547, 0.101199", \
           "0.123536, 0.122472, 0.117821, 0.113017, 0.108803, 0.105898, 0.102551", \
           "0.128484, 0.127421, 0.122769, 0.117965, 0.113751, 0.110847, 0.107499", \
           "0.137036, 0.135973, 0.131321, 0.126517, 0.122303, 0.119399, 0.116051", \
           "0.148786, 0.147723, 0.143071, 0.138267, 0.134053, 0.131148, 0.127801", \
           "0.158744, 0.157681, 0.153029, 0.148225, 0.144011, 0.141107, 0.137759", \
           "0.170042, 0.168978, 0.164327, 0.159523, 0.155309, 0.152404, 0.149057" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003819;
      max_transition : 0.306000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152708, 0.153934, 0.158738, 0.166536, 0.179076, 0.191932, 0.206061", \
           "0.151344, 0.152570, 0.157374, 0.165172, 0.177712, 0.190568, 0.204697", \
           "0.146418, 0.147643, 0.152447, 0.160246, 0.172786, 0.185642, 0.199771", \
           "0.137907, 0.139133, 0.143937, 0.151735, 0.164276, 0.177131, 0.191261", \
           "0.126935, 0.128161, 0.132965, 0.140763, 0.153304, 0.166159, 0.180289", \
           "0.117661, 0.118886, 0.123690, 0.131489, 0.144029, 0.156885, 0.171014", \
           "0.107480, 0.108706, 0.113510, 0.121308, 0.133849, 0.146704, 0.160834" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152386, 0.153442, 0.158089, 0.166779, 0.181743, 0.197043, 0.214636", \
           "0.151022, 0.152078, 0.156725, 0.165415, 0.180379, 0.195679, 0.213272", \
           "0.146096, 0.147152, 0.151799, 0.160488, 0.175453, 0.190753, 0.208346", \
           "0.137586, 0.138641, 0.143288, 0.151978, 0.166943, 0.182242, 0.199835", \
           "0.126614, 0.127670, 0.132316, 0.141006, 0.155971, 0.171270, 0.188864", \
           "0.117339, 0.118395, 0.123042, 0.131731, 0.146696, 0.161996, 0.179589", \
           "0.107159, 0.108215, 0.112861, 0.121551, 0.136516, 0.151815, 0.169408" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125492, 0.124322, 0.119479, 0.115035, 0.111791, 0.109745, 0.110654", \
           "0.126845, 0.125675, 0.120832, 0.116388, 0.113144, 0.111098, 0.112007", \
           "0.131795, 0.130625, 0.125781, 0.121337, 0.118093, 0.116047, 0.116956", \
           "0.140348, 0.139178, 0.134334, 0.129891, 0.126646, 0.124600, 0.125509", \
           "0.152105, 0.150935, 0.146092, 0.141648, 0.138404, 0.136357, 0.137266", \
           "0.162056, 0.160886, 0.156043, 0.151599, 0.148354, 0.146308, 0.147217", \
           "0.173343, 0.172173, 0.167330, 0.162886, 0.159642, 0.157596, 0.158505" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120142, 0.119069, 0.113953, 0.108221, 0.102985, 0.099768, 0.096482", \
           "0.121495, 0.120422, 0.115307, 0.109575, 0.104338, 0.101121, 0.097835", \
           "0.126444, 0.125371, 0.120256, 0.114524, 0.109288, 0.106070, 0.102785", \
           "0.134997, 0.133924, 0.128809, 0.123077, 0.117841, 0.114623, 0.111338", \
           "0.146754, 0.145681, 0.140566, 0.134834, 0.129598, 0.126381, 0.123095", \
           "0.156705, 0.155632, 0.150517, 0.144785, 0.139549, 0.136332, 0.133046", \
           "0.167993, 0.166920, 0.161805, 0.156072, 0.150836, 0.147619, 0.144333" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152708, 0.153934, 0.158738, 0.166536, 0.179076, 0.191932, 0.206061", \
           "0.151344, 0.152570, 0.157374, 0.165172, 0.177712, 0.190568, 0.204697", \
           "0.146418, 0.147643, 0.152447, 0.160246, 0.172786, 0.185642, 0.199771", \
           "0.137907, 0.139133, 0.143937, 0.151735, 0.164276, 0.177131, 0.191261", \
           "0.126935, 0.128161, 0.132965, 0.140763, 0.153304, 0.166159, 0.180289", \
           "0.117661, 0.118886, 0.123690, 0.131489, 0.144029, 0.156885, 0.171014", \
           "0.107480, 0.108706, 0.113510, 0.121308, 0.133849, 0.146704, 0.160834" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152386, 0.153442, 0.158089, 0.166779, 0.181743, 0.197043, 0.214636", \
           "0.151022, 0.152078, 0.156725, 0.165415, 0.180379, 0.195679, 0.213272", \
           "0.146096, 0.147152, 0.151799, 0.160488, 0.175453, 0.190753, 0.208346", \
           "0.137586, 0.138641, 0.143288, 0.151978, 0.166943, 0.182242, 0.199835", \
           "0.126614, 0.127670, 0.132316, 0.141006, 0.155971, 0.171270, 0.188864", \
           "0.117339, 0.118395, 0.123042, 0.131731, 0.146696, 0.161996, 0.179589", \
           "0.107159, 0.108215, 0.112861, 0.121551, 0.136516, 0.151815, 0.169408" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125492, 0.124322, 0.119479, 0.115035, 0.111791, 0.109745, 0.110654", \
           "0.126845, 0.125675, 0.120832, 0.116388, 0.113144, 0.111098, 0.112007", \
           "0.131795, 0.130625, 0.125781, 0.121337, 0.118093, 0.116047, 0.116956", \
           "0.140348, 0.139178, 0.134334, 0.129891, 0.126646, 0.124600, 0.125509", \
           "0.152105, 0.150935, 0.146092, 0.141648, 0.138404, 0.136357, 0.137266", \
           "0.162056, 0.160886, 0.156043, 0.151599, 0.148354, 0.146308, 0.147217", \
           "0.173343, 0.172173, 0.167330, 0.162886, 0.159642, 0.157596, 0.158505" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120142, 0.119069, 0.113953, 0.108221, 0.102985, 0.099768, 0.096482", \
           "0.121495, 0.120422, 0.115307, 0.109575, 0.104338, 0.101121, 0.097835", \
           "0.126444, 0.125371, 0.120256, 0.114524, 0.109288, 0.106070, 0.102785", \
           "0.134997, 0.133924, 0.128809, 0.123077, 0.117841, 0.114623, 0.111338", \
           "0.146754, 0.145681, 0.140566, 0.134834, 0.129598, 0.126381, 0.123095", \
           "0.156705, 0.155632, 0.150517, 0.144785, 0.139549, 0.136332, 0.133046", \
           "0.167993, 0.166920, 0.161805, 0.156072, 0.150836, 0.147619, 0.144333" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004143;
      max_transition : 0.306000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.012039, 0.013481, 0.017911, 0.025261, 0.037967, 0.051133, 0.067251", \
           "0.010866, 0.012308, 0.016738, 0.024088, 0.036794, 0.049960, 0.066078", \
           "0.006629, 0.008071, 0.012502, 0.019852, 0.032558, 0.045724, 0.061842", \
           "0.000000, 0.000752, 0.005183, 0.012533, 0.025239, 0.038405, 0.054523", \
           "0.000000, 0.000000, 0.000000, 0.003097, 0.015803, 0.028969, 0.045087", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007827, 0.020992, 0.037111", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012237, 0.028356" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.013999, 0.015675, 0.020827, 0.029373, 0.044148, 0.059457, 0.078199", \
           "0.012635, 0.014311, 0.019463, 0.028009, 0.042784, 0.058093, 0.076835", \
           "0.007708, 0.009385, 0.014537, 0.023083, 0.037858, 0.053167, 0.071909", \
           "0.000000, 0.000875, 0.006026, 0.014573, 0.029348, 0.044656, 0.063399", \
           "0.000000, 0.000000, 0.000000, 0.003601, 0.018376, 0.033685, 0.052427", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009101, 0.024410, 0.043152", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014230, 0.032972" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.153438, 0.151925, 0.146511, 0.140697, 0.135029, 0.131345, 0.129428", \
           "0.154801, 0.153288, 0.147874, 0.142060, 0.136392, 0.132708, 0.130791", \
           "0.159747, 0.158234, 0.152820, 0.147007, 0.141338, 0.137654, 0.135737", \
           "0.168317, 0.166804, 0.161390, 0.155577, 0.149908, 0.146224, 0.144307", \
           "0.180041, 0.178528, 0.173114, 0.167301, 0.161633, 0.157949, 0.156031", \
           "0.190192, 0.188680, 0.183265, 0.177452, 0.171784, 0.168100, 0.166182", \
           "0.201410, 0.199897, 0.194483, 0.188669, 0.183001, 0.179317, 0.177400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.145360, 0.143698, 0.138500, 0.130733, 0.121316, 0.113764, 0.105113", \
           "0.146723, 0.145061, 0.139863, 0.132095, 0.122679, 0.115127, 0.106475", \
           "0.151670, 0.150008, 0.144809, 0.137042, 0.127625, 0.120073, 0.111422", \
           "0.160240, 0.158578, 0.153379, 0.145612, 0.136195, 0.128643, 0.119992", \
           "0.171964, 0.170302, 0.165103, 0.157336, 0.147920, 0.140368, 0.131716", \
           "0.182115, 0.180453, 0.175254, 0.167487, 0.158071, 0.150519, 0.141867", \
           "0.193332, 0.191670, 0.186472, 0.178704, 0.169288, 0.161736, 0.153084" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.045424, 0.045424, 0.045424, 0.045424, 0.045424, 0.045424, 0.045424");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.014200;
      clock : true;
      max_transition : 0.306000;
      min_pulse_width_high : 0.157;
      min_pulse_width_low : 0.134;
      /*min_period : 0.853;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.125283, 0.126647, 0.131573, 0.140083, 0.151055, 0.160330, 0.170510");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758, 0.038758");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.160955, 0.162319, 0.167246, 0.175756, 0.186728, 0.196003, 0.206183");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730, 0.035730");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.436640, 0.437991, 0.442914, 0.451427, 0.462396, 0.471671, 0.481851", \
            "0.435276, 0.436627, 0.441550, 0.450064, 0.461032, 0.470307, 0.480487", \
            "0.430352, 0.431703, 0.436626, 0.445139, 0.456108, 0.465383, 0.475563", \
            "0.421840, 0.423191, 0.428113, 0.436627, 0.447596, 0.456870, 0.467051", \
            "0.410872, 0.412223, 0.417146, 0.425659, 0.436628, 0.445903, 0.456083", \
            "0.401599, 0.402951, 0.407873, 0.416387, 0.427355, 0.436630, 0.446810", \
            "0.391434, 0.392785, 0.397708, 0.406222, 0.417190, 0.426465, 0.436645" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.478502, 0.479853, 0.484776, 0.493289, 0.504258, 0.513533, 0.523713", \
            "0.477138, 0.478489, 0.483412, 0.491925, 0.502894, 0.512169, 0.522349", \
            "0.472213, 0.473565, 0.478487, 0.487001, 0.497969, 0.507244, 0.517424", \
            "0.463701, 0.465052, 0.469975, 0.478488, 0.489457, 0.498732, 0.508912", \
            "0.452734, 0.454085, 0.459007, 0.467521, 0.478490, 0.487765, 0.497945", \
            "0.443461, 0.444812, 0.449735, 0.458248, 0.469217, 0.478492, 0.488672", \
            "0.433296, 0.434647, 0.439570, 0.448083, 0.459052, 0.468327, 0.478507" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.513739, 0.515090, 0.520013, 0.528526, 0.539495, 0.548770, 0.558950", \
            "0.512375, 0.513726, 0.518649, 0.527162, 0.538131, 0.547406, 0.557586", \
            "0.507451, 0.508802, 0.513724, 0.522238, 0.533207, 0.542481, 0.552662", \
            "0.498938, 0.500290, 0.505212, 0.513726, 0.524694, 0.533969, 0.544149", \
            "0.487971, 0.489322, 0.494245, 0.502758, 0.513727, 0.523002, 0.533182", \
            "0.478698, 0.480049, 0.484972, 0.493485, 0.504454, 0.513729, 0.523909", \
            "0.468533, 0.469884, 0.474807, 0.483320, 0.494289, 0.503564, 0.513744" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.593387, 0.594738, 0.599661, 0.608174, 0.619143, 0.628418, 0.638598", \
            "0.592023, 0.593374, 0.598297, 0.606810, 0.617779, 0.627054, 0.637234", \
            "0.587098, 0.588450, 0.593372, 0.601886, 0.612854, 0.622129, 0.632309", \
            "0.578586, 0.579937, 0.584860, 0.593373, 0.604342, 0.613617, 0.623797", \
            "0.567619, 0.568970, 0.573892, 0.582406, 0.593375, 0.602649, 0.612830", \
            "0.558346, 0.559697, 0.564620, 0.573133, 0.584102, 0.593377, 0.603557", \
            "0.548181, 0.549532, 0.554455, 0.562968, 0.573937, 0.583212, 0.593392" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.637798, 0.639149, 0.644072, 0.652585, 0.663554, 0.672829, 0.683009", \
            "0.636434, 0.637785, 0.642708, 0.651221, 0.662190, 0.671465, 0.681645", \
            "0.631510, 0.632861, 0.637783, 0.646297, 0.657266, 0.666540, 0.676721", \
            "0.622998, 0.624349, 0.629271, 0.637785, 0.648754, 0.658028, 0.668209", \
            "0.612030, 0.613381, 0.618304, 0.626817, 0.637786, 0.647061, 0.657241", \
            "0.602757, 0.604108, 0.609031, 0.617544, 0.628513, 0.637788, 0.647968", \
            "0.592592, 0.593943, 0.598866, 0.607379, 0.618348, 0.627623, 0.637803" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.687337, 0.688688, 0.693611, 0.702124, 0.713093, 0.722368, 0.732548", \
            "0.685973, 0.687324, 0.692247, 0.700760, 0.711729, 0.721004, 0.731184", \
            "0.681048, 0.682400, 0.687322, 0.695836, 0.706804, 0.716079, 0.726259", \
            "0.672536, 0.673887, 0.678810, 0.687324, 0.698292, 0.707567, 0.717747", \
            "0.661569, 0.662920, 0.667843, 0.676356, 0.687325, 0.696600, 0.706780", \
            "0.652296, 0.653647, 0.658570, 0.667083, 0.678052, 0.687327, 0.697507", \
            "0.642131, 0.643482, 0.648405, 0.656918, 0.667887, 0.677162, 0.687342" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.746825, 0.748176, 0.753099, 0.761612, 0.772581, 0.781856, 0.792036", \
            "0.745461, 0.746812, 0.751735, 0.760248, 0.771217, 0.780492, 0.790672", \
            "0.740537, 0.741888, 0.746810, 0.755324, 0.766293, 0.775567, 0.785748", \
            "0.732025, 0.733376, 0.738298, 0.746812, 0.757781, 0.767055, 0.777236", \
            "0.721057, 0.722408, 0.727331, 0.735844, 0.746813, 0.756088, 0.766268", \
            "0.711784, 0.713135, 0.718058, 0.726571, 0.737540, 0.746815, 0.756995", \
            "0.701619, 0.702970, 0.707893, 0.716406, 0.727375, 0.736650, 0.746830" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.815709, 0.817060, 0.821982, 0.830496, 0.841465, 0.850739, 0.860920", \
            "0.814345, 0.815696, 0.820618, 0.829132, 0.840101, 0.849375, 0.859556", \
            "0.809420, 0.810771, 0.815694, 0.824207, 0.835176, 0.844451, 0.854631", \
            "0.800908, 0.802259, 0.807182, 0.815695, 0.826664, 0.835939, 0.846119", \
            "0.789941, 0.791292, 0.796214, 0.804728, 0.815697, 0.824971, 0.835152", \
            "0.780668, 0.782019, 0.786941, 0.795455, 0.806424, 0.815698, 0.825879", \
            "0.770503, 0.771854, 0.776776, 0.785290, 0.796259, 0.805533, 0.815714" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.436640, 0.437991, 0.442914, 0.451427, 0.462396, 0.471671, 0.481851", \
            "0.435276, 0.436627, 0.441550, 0.450064, 0.461032, 0.470307, 0.480487", \
            "0.430352, 0.431703, 0.436626, 0.445139, 0.456108, 0.465383, 0.475563", \
            "0.421840, 0.423191, 0.428113, 0.436627, 0.447596, 0.456870, 0.467051", \
            "0.410872, 0.412223, 0.417146, 0.425659, 0.436628, 0.445903, 0.456083", \
            "0.401599, 0.402951, 0.407873, 0.416387, 0.427355, 0.436630, 0.446810", \
            "0.391434, 0.392785, 0.397708, 0.406222, 0.417190, 0.426465, 0.436645" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.585956, 0.587307, 0.592230, 0.600743, 0.611712, 0.620987, 0.631167", \
            "0.584592, 0.585943, 0.590866, 0.599380, 0.610348, 0.619623, 0.629803", \
            "0.579668, 0.581019, 0.585942, 0.594455, 0.605424, 0.614699, 0.624879", \
            "0.571156, 0.572507, 0.577429, 0.585943, 0.596912, 0.606186, 0.616367", \
            "0.560188, 0.561539, 0.566462, 0.574975, 0.585944, 0.595219, 0.605399", \
            "0.550915, 0.552267, 0.557189, 0.565703, 0.576671, 0.585946, 0.596126", \
            "0.540750, 0.542101, 0.547024, 0.555537, 0.566506, 0.575781, 0.585961" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.647131, 0.648482, 0.653405, 0.661918, 0.672887, 0.682162, 0.692342", \
            "0.645767, 0.647118, 0.652041, 0.660554, 0.671523, 0.680798, 0.690978", \
            "0.640843, 0.642194, 0.647116, 0.655630, 0.666599, 0.675873, 0.686054", \
            "0.632331, 0.633682, 0.638604, 0.647118, 0.658087, 0.667361, 0.677542", \
            "0.621363, 0.622714, 0.627637, 0.636150, 0.647119, 0.656394, 0.666574", \
            "0.612090, 0.613441, 0.618364, 0.626877, 0.637846, 0.647121, 0.657301", \
            "0.601925, 0.603276, 0.608199, 0.616712, 0.627681, 0.636956, 0.647136" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.685236, 0.686587, 0.691509, 0.700023, 0.710992, 0.720266, 0.730447", \
            "0.683872, 0.685223, 0.690145, 0.698659, 0.709628, 0.718902, 0.729083", \
            "0.678947, 0.680298, 0.685221, 0.693734, 0.704703, 0.713978, 0.724158", \
            "0.670435, 0.671786, 0.676709, 0.685222, 0.696191, 0.705466, 0.715646", \
            "0.659468, 0.660819, 0.665741, 0.674255, 0.685224, 0.694498, 0.704679", \
            "0.650195, 0.651546, 0.656468, 0.664982, 0.675951, 0.685225, 0.695406", \
            "0.640030, 0.641381, 0.646303, 0.654817, 0.665786, 0.675060, 0.685241" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.478502, 0.479853, 0.484776, 0.493289, 0.504258, 0.513533, 0.523713", \
            "0.477138, 0.478489, 0.483412, 0.491925, 0.502894, 0.512169, 0.522349", \
            "0.472213, 0.473565, 0.478487, 0.487001, 0.497969, 0.507244, 0.517424", \
            "0.463701, 0.465052, 0.469975, 0.478488, 0.489457, 0.498732, 0.508912", \
            "0.452734, 0.454085, 0.459007, 0.467521, 0.478490, 0.487765, 0.497945", \
            "0.443461, 0.444812, 0.449735, 0.458248, 0.469217, 0.478492, 0.488672", \
            "0.433296, 0.434647, 0.439570, 0.448083, 0.459052, 0.468327, 0.478507" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.627818, 0.629169, 0.634092, 0.642605, 0.653574, 0.662849, 0.673029", \
            "0.626454, 0.627805, 0.632728, 0.641241, 0.652210, 0.661485, 0.671665", \
            "0.621529, 0.622881, 0.627803, 0.636317, 0.647285, 0.656560, 0.666740", \
            "0.613017, 0.614368, 0.619291, 0.627804, 0.638773, 0.648048, 0.658228", \
            "0.602050, 0.603401, 0.608323, 0.616837, 0.627806, 0.637080, 0.647261", \
            "0.592777, 0.594128, 0.599051, 0.607564, 0.618533, 0.627808, 0.637988", \
            "0.582612, 0.583963, 0.588886, 0.597399, 0.608368, 0.617643, 0.627823" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.688993, 0.690344, 0.695266, 0.703780, 0.714749, 0.724023, 0.734204", \
            "0.687629, 0.688980, 0.693902, 0.702416, 0.713385, 0.722659, 0.732840", \
            "0.682704, 0.684055, 0.688978, 0.697491, 0.708460, 0.717735, 0.727915", \
            "0.674192, 0.675543, 0.680466, 0.688979, 0.699948, 0.709223, 0.719403", \
            "0.663225, 0.664576, 0.669498, 0.678012, 0.688981, 0.698255, 0.708436", \
            "0.653952, 0.655303, 0.660225, 0.668739, 0.679708, 0.688982, 0.699163", \
            "0.643787, 0.645138, 0.650060, 0.658574, 0.669543, 0.678817, 0.688998" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.727097, 0.728448, 0.733371, 0.741884, 0.752853, 0.762128, 0.772308", \
            "0.725733, 0.727084, 0.732007, 0.740520, 0.751489, 0.760764, 0.770944", \
            "0.720809, 0.722160, 0.727082, 0.735596, 0.746565, 0.755839, 0.766020", \
            "0.712297, 0.713648, 0.718570, 0.727084, 0.738053, 0.747327, 0.757508", \
            "0.701329, 0.702680, 0.707603, 0.716116, 0.727085, 0.736360, 0.746540", \
            "0.692056, 0.693407, 0.698330, 0.706843, 0.717812, 0.727087, 0.737267", \
            "0.681891, 0.683242, 0.688165, 0.696678, 0.707647, 0.716922, 0.727102" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.513739, 0.515090, 0.520013, 0.528526, 0.539495, 0.548770, 0.558950", \
            "0.512375, 0.513726, 0.518649, 0.527162, 0.538131, 0.547406, 0.557586", \
            "0.507451, 0.508802, 0.513724, 0.522238, 0.533207, 0.542481, 0.552662", \
            "0.498938, 0.500290, 0.505212, 0.513726, 0.524694, 0.533969, 0.544149", \
            "0.487971, 0.489322, 0.494245, 0.502758, 0.513727, 0.523002, 0.533182", \
            "0.478698, 0.480049, 0.484972, 0.493485, 0.504454, 0.513729, 0.523909", \
            "0.468533, 0.469884, 0.474807, 0.483320, 0.494289, 0.503564, 0.513744" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.663055, 0.664406, 0.669329, 0.677842, 0.688811, 0.698086, 0.708266", \
            "0.661691, 0.663042, 0.667965, 0.676478, 0.687447, 0.696722, 0.706902", \
            "0.656767, 0.658118, 0.663040, 0.671554, 0.682522, 0.691797, 0.701978", \
            "0.648254, 0.649606, 0.654528, 0.663042, 0.674010, 0.683285, 0.693465", \
            "0.637287, 0.638638, 0.643561, 0.652074, 0.663043, 0.672318, 0.682498", \
            "0.628014, 0.629365, 0.634288, 0.642801, 0.653770, 0.663045, 0.673225", \
            "0.617849, 0.619200, 0.624123, 0.632636, 0.643605, 0.652880, 0.663060" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.724230, 0.725581, 0.730503, 0.739017, 0.749986, 0.759260, 0.769441", \
            "0.722866, 0.724217, 0.729139, 0.737653, 0.748622, 0.757897, 0.768077", \
            "0.717941, 0.719292, 0.724215, 0.732729, 0.743697, 0.752972, 0.763152", \
            "0.709429, 0.710780, 0.715703, 0.724216, 0.735185, 0.744460, 0.754640", \
            "0.698462, 0.699813, 0.704735, 0.713249, 0.724218, 0.733492, 0.743673", \
            "0.689189, 0.690540, 0.695463, 0.703976, 0.714945, 0.724220, 0.734400", \
            "0.679024, 0.680375, 0.685297, 0.693811, 0.704780, 0.714054, 0.724235" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.762334, 0.763685, 0.768608, 0.777121, 0.788090, 0.797365, 0.807545", \
            "0.760970, 0.762321, 0.767244, 0.775757, 0.786726, 0.796001, 0.806181", \
            "0.756046, 0.757397, 0.762320, 0.770833, 0.781802, 0.791077, 0.801257", \
            "0.747534, 0.748885, 0.753807, 0.762321, 0.773290, 0.782564, 0.792745", \
            "0.736566, 0.737917, 0.742840, 0.751353, 0.762322, 0.771597, 0.781777", \
            "0.727293, 0.728644, 0.733567, 0.742080, 0.753049, 0.762324, 0.772504", \
            "0.717128, 0.718479, 0.723402, 0.731915, 0.742884, 0.752159, 0.762339" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.593387, 0.594738, 0.599661, 0.608174, 0.619143, 0.628418, 0.638598", \
            "0.592023, 0.593374, 0.598297, 0.606810, 0.617779, 0.627054, 0.637234", \
            "0.587098, 0.588450, 0.593372, 0.601886, 0.612854, 0.622129, 0.632309", \
            "0.578586, 0.579937, 0.584860, 0.593373, 0.604342, 0.613617, 0.623797", \
            "0.567619, 0.568970, 0.573892, 0.582406, 0.593375, 0.602649, 0.612830", \
            "0.558346, 0.559697, 0.564620, 0.573133, 0.584102, 0.593377, 0.603557", \
            "0.548181, 0.549532, 0.554455, 0.562968, 0.573937, 0.583212, 0.593392" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.742703, 0.744054, 0.748976, 0.757490, 0.768459, 0.777734, 0.787914", \
            "0.741339, 0.742690, 0.747613, 0.756126, 0.767095, 0.776370, 0.786550", \
            "0.736414, 0.737766, 0.742688, 0.751202, 0.762170, 0.771445, 0.781625", \
            "0.727902, 0.729253, 0.734176, 0.742689, 0.753658, 0.762933, 0.773113", \
            "0.716935, 0.718286, 0.723208, 0.731722, 0.742691, 0.751965, 0.762146", \
            "0.707662, 0.709013, 0.713936, 0.722449, 0.733418, 0.742693, 0.752873", \
            "0.697497, 0.698848, 0.703771, 0.712284, 0.723253, 0.732528, 0.742708" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.803878, 0.805229, 0.810151, 0.818665, 0.829634, 0.838908, 0.849089", \
            "0.802514, 0.803865, 0.808787, 0.817301, 0.828270, 0.837544, 0.847725", \
            "0.797589, 0.798940, 0.803863, 0.812376, 0.823345, 0.832620, 0.842800", \
            "0.789077, 0.790428, 0.795351, 0.803864, 0.814833, 0.824108, 0.834288", \
            "0.778110, 0.779461, 0.784383, 0.792897, 0.803866, 0.813140, 0.823321", \
            "0.768837, 0.770188, 0.775110, 0.783624, 0.794593, 0.803867, 0.814048", \
            "0.758672, 0.760023, 0.764945, 0.773459, 0.784428, 0.793702, 0.803883" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.841982, 0.843333, 0.848256, 0.856769, 0.867738, 0.877013, 0.887193", \
            "0.840618, 0.841969, 0.846892, 0.855405, 0.866374, 0.875649, 0.885829", \
            "0.835694, 0.837045, 0.841967, 0.850481, 0.861450, 0.870724, 0.880905", \
            "0.827182, 0.828533, 0.833455, 0.841969, 0.852938, 0.862212, 0.872393", \
            "0.816214, 0.817565, 0.822488, 0.831001, 0.841970, 0.851245, 0.861425", \
            "0.806941, 0.808292, 0.813215, 0.821728, 0.832697, 0.841972, 0.852152", \
            "0.796776, 0.798127, 0.803050, 0.811563, 0.822532, 0.831807, 0.841987" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.637798, 0.639149, 0.644072, 0.652585, 0.663554, 0.672829, 0.683009", \
            "0.636434, 0.637785, 0.642708, 0.651221, 0.662190, 0.671465, 0.681645", \
            "0.631510, 0.632861, 0.637783, 0.646297, 0.657266, 0.666540, 0.676721", \
            "0.622998, 0.624349, 0.629271, 0.637785, 0.648754, 0.658028, 0.668209", \
            "0.612030, 0.613381, 0.618304, 0.626817, 0.637786, 0.647061, 0.657241", \
            "0.602757, 0.604108, 0.609031, 0.617544, 0.628513, 0.637788, 0.647968", \
            "0.592592, 0.593943, 0.598866, 0.607379, 0.618348, 0.627623, 0.637803" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.787114, 0.788465, 0.793388, 0.801901, 0.812870, 0.822145, 0.832325", \
            "0.785750, 0.787101, 0.792024, 0.800537, 0.811506, 0.820781, 0.830961", \
            "0.780826, 0.782177, 0.787099, 0.795613, 0.806582, 0.815856, 0.826037", \
            "0.772314, 0.773665, 0.778587, 0.787101, 0.798070, 0.807344, 0.817525", \
            "0.761346, 0.762697, 0.767620, 0.776133, 0.787102, 0.796377, 0.806557", \
            "0.752073, 0.753424, 0.758347, 0.766860, 0.777829, 0.787104, 0.797284", \
            "0.741908, 0.743259, 0.748182, 0.756695, 0.767664, 0.776939, 0.787119" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.848289, 0.849640, 0.854563, 0.863076, 0.874045, 0.883320, 0.893500", \
            "0.846925, 0.848276, 0.853199, 0.861712, 0.872681, 0.881956, 0.892136", \
            "0.842001, 0.843352, 0.848274, 0.856788, 0.867757, 0.877031, 0.887212", \
            "0.833488, 0.834840, 0.839762, 0.848276, 0.859244, 0.868519, 0.878699", \
            "0.822521, 0.823872, 0.828795, 0.837308, 0.848277, 0.857552, 0.867732", \
            "0.813248, 0.814599, 0.819522, 0.828035, 0.839004, 0.848279, 0.858459", \
            "0.803083, 0.804434, 0.809357, 0.817870, 0.828839, 0.838114, 0.848294" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.886393, 0.887745, 0.892667, 0.901181, 0.912149, 0.921424, 0.931604", \
            "0.885029, 0.886381, 0.891303, 0.899817, 0.910785, 0.920060, 0.930240", \
            "0.880105, 0.881456, 0.886379, 0.894892, 0.905861, 0.915136, 0.925316", \
            "0.871593, 0.872944, 0.877867, 0.886380, 0.897349, 0.906624, 0.916804", \
            "0.860625, 0.861977, 0.866899, 0.875413, 0.886381, 0.895656, 0.905836", \
            "0.851353, 0.852704, 0.857626, 0.866140, 0.877108, 0.886383, 0.896564", \
            "0.841187, 0.842539, 0.847461, 0.855975, 0.866943, 0.876218, 0.886398" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.687337, 0.688688, 0.693611, 0.702124, 0.713093, 0.722368, 0.732548", \
            "0.685973, 0.687324, 0.692247, 0.700760, 0.711729, 0.721004, 0.731184", \
            "0.681048, 0.682400, 0.687322, 0.695836, 0.706804, 0.716079, 0.726259", \
            "0.672536, 0.673887, 0.678810, 0.687324, 0.698292, 0.707567, 0.717747", \
            "0.661569, 0.662920, 0.667843, 0.676356, 0.687325, 0.696600, 0.706780", \
            "0.652296, 0.653647, 0.658570, 0.667083, 0.678052, 0.687327, 0.697507", \
            "0.642131, 0.643482, 0.648405, 0.656918, 0.667887, 0.677162, 0.687342" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.836653, 0.838004, 0.842927, 0.851440, 0.862409, 0.871684, 0.881864", \
            "0.835289, 0.836640, 0.841563, 0.850076, 0.861045, 0.870320, 0.880500", \
            "0.830364, 0.831716, 0.836638, 0.845152, 0.856120, 0.865395, 0.875575", \
            "0.821852, 0.823203, 0.828126, 0.836639, 0.847608, 0.856883, 0.867063", \
            "0.810885, 0.812236, 0.817159, 0.825672, 0.836641, 0.845916, 0.856096", \
            "0.801612, 0.802963, 0.807886, 0.816399, 0.827368, 0.836643, 0.846823", \
            "0.791447, 0.792798, 0.797721, 0.806234, 0.817203, 0.826478, 0.836658" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.897828, 0.899179, 0.904101, 0.912615, 0.923584, 0.932858, 0.943039", \
            "0.896464, 0.897815, 0.902737, 0.911251, 0.922220, 0.931494, 0.941675", \
            "0.891539, 0.892890, 0.897813, 0.906326, 0.917295, 0.926570, 0.936750", \
            "0.883027, 0.884378, 0.889301, 0.897814, 0.908783, 0.918058, 0.928238", \
            "0.872060, 0.873411, 0.878333, 0.886847, 0.897816, 0.907090, 0.917271", \
            "0.862787, 0.864138, 0.869060, 0.877574, 0.888543, 0.897817, 0.907998", \
            "0.852622, 0.853973, 0.858895, 0.867409, 0.878378, 0.887652, 0.897833" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.935932, 0.937283, 0.942206, 0.950719, 0.961688, 0.970963, 0.981143", \
            "0.934568, 0.935919, 0.940842, 0.949355, 0.960324, 0.969599, 0.979779", \
            "0.929644, 0.930995, 0.935917, 0.944431, 0.955400, 0.964674, 0.974855", \
            "0.921132, 0.922483, 0.927405, 0.935919, 0.946888, 0.956162, 0.966343", \
            "0.910164, 0.911515, 0.916438, 0.924951, 0.935920, 0.945195, 0.955375", \
            "0.900891, 0.902242, 0.907165, 0.915678, 0.926647, 0.935922, 0.946102", \
            "0.890726, 0.892077, 0.897000, 0.905513, 0.916482, 0.925757, 0.935937" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.746825, 0.748176, 0.753099, 0.761612, 0.772581, 0.781856, 0.792036", \
            "0.745461, 0.746812, 0.751735, 0.760248, 0.771217, 0.780492, 0.790672", \
            "0.740537, 0.741888, 0.746810, 0.755324, 0.766293, 0.775567, 0.785748", \
            "0.732025, 0.733376, 0.738298, 0.746812, 0.757781, 0.767055, 0.777236", \
            "0.721057, 0.722408, 0.727331, 0.735844, 0.746813, 0.756088, 0.766268", \
            "0.711784, 0.713135, 0.718058, 0.726571, 0.737540, 0.746815, 0.756995", \
            "0.701619, 0.702970, 0.707893, 0.716406, 0.727375, 0.736650, 0.746830" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.896141, 0.897492, 0.902415, 0.910928, 0.921897, 0.931172, 0.941352", \
            "0.894777, 0.896128, 0.901051, 0.909564, 0.920533, 0.929808, 0.939988", \
            "0.889853, 0.891204, 0.896126, 0.904640, 0.915609, 0.924883, 0.935064", \
            "0.881341, 0.882692, 0.887614, 0.896128, 0.907097, 0.916371, 0.926552", \
            "0.870373, 0.871724, 0.876647, 0.885160, 0.896129, 0.905404, 0.915584", \
            "0.861100, 0.862451, 0.867374, 0.875887, 0.886856, 0.896131, 0.906311", \
            "0.850935, 0.852286, 0.857209, 0.865722, 0.876691, 0.885966, 0.896146" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.957316, 0.958667, 0.963590, 0.972103, 0.983072, 0.992347, 1.002527", \
            "0.955952, 0.957303, 0.962226, 0.970739, 0.981708, 0.990983, 1.001163", \
            "0.951028, 0.952379, 0.957301, 0.965815, 0.976784, 0.986058, 0.996239", \
            "0.942515, 0.943867, 0.948789, 0.957303, 0.968271, 0.977546, 0.987726", \
            "0.931548, 0.932899, 0.937822, 0.946335, 0.957304, 0.966579, 0.976759", \
            "0.922275, 0.923626, 0.928549, 0.937062, 0.948031, 0.957306, 0.967486", \
            "0.912110, 0.913461, 0.918384, 0.926897, 0.937866, 0.947141, 0.957321" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.995420, 0.996772, 1.001694, 1.010208, 1.021176, 1.030451, 1.040631", \
            "0.994056, 0.995408, 1.000330, 1.008844, 1.019812, 1.029087, 1.039267", \
            "0.989132, 0.990483, 0.995406, 1.003919, 1.014888, 1.024163, 1.034343", \
            "0.980620, 0.981971, 0.986894, 0.995407, 1.006376, 1.015651, 1.025831", \
            "0.969652, 0.971004, 0.975926, 0.984440, 0.995408, 1.004683, 1.014863", \
            "0.960379, 0.961731, 0.966653, 0.975167, 0.986135, 0.995410, 1.005590", \
            "0.950214, 0.951566, 0.956488, 0.965002, 0.975970, 0.985245, 0.995425" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.815709, 0.817060, 0.821982, 0.830496, 0.841465, 0.850739, 0.860920", \
            "0.814345, 0.815696, 0.820618, 0.829132, 0.840101, 0.849375, 0.859556", \
            "0.809420, 0.810771, 0.815694, 0.824207, 0.835176, 0.844451, 0.854631", \
            "0.800908, 0.802259, 0.807182, 0.815695, 0.826664, 0.835939, 0.846119", \
            "0.789941, 0.791292, 0.796214, 0.804728, 0.815697, 0.824971, 0.835152", \
            "0.780668, 0.782019, 0.786941, 0.795455, 0.806424, 0.815698, 0.825879", \
            "0.770503, 0.771854, 0.776776, 0.785290, 0.796259, 0.805533, 0.815714" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.965025, 0.966376, 0.971298, 0.979812, 0.990781, 1.000055, 1.010236", \
            "0.963661, 0.965012, 0.969934, 0.978448, 0.989417, 0.998691, 1.008872", \
            "0.958736, 0.960087, 0.965010, 0.973523, 0.984492, 0.993767, 1.003947", \
            "0.950224, 0.951575, 0.956498, 0.965011, 0.975980, 0.985255, 0.995435", \
            "0.939257, 0.940608, 0.945530, 0.954044, 0.965013, 0.974287, 0.984468", \
            "0.929984, 0.931335, 0.936257, 0.944771, 0.955740, 0.965014, 0.975195", \
            "0.919819, 0.921170, 0.926092, 0.934606, 0.945575, 0.954849, 0.965030" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.026199, 1.027551, 1.032473, 1.040987, 1.051955, 1.061230, 1.071410", \
            "1.024836, 1.026187, 1.031109, 1.039623, 1.050591, 1.059866, 1.070047", \
            "1.019911, 1.021262, 1.026185, 1.034698, 1.045667, 1.054942, 1.065122", \
            "1.011399, 1.012750, 1.017673, 1.026186, 1.037155, 1.046430, 1.056610", \
            "1.000431, 1.001783, 1.006705, 1.015219, 1.026187, 1.035462, 1.045642", \
            "0.991159, 0.992510, 0.997432, 1.005946, 1.016915, 1.026189, 1.036370", \
            "0.980994, 0.982345, 0.987267, 0.995781, 1.006749, 1.016024, 1.026205" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.064304, 1.065655, 1.070578, 1.079091, 1.090060, 1.099335, 1.109515", \
            "1.062940, 1.064291, 1.069214, 1.077727, 1.088696, 1.097971, 1.108151", \
            "1.058016, 1.059367, 1.064289, 1.072803, 1.083772, 1.093046, 1.103227", \
            "1.049503, 1.050855, 1.055777, 1.064291, 1.075259, 1.084534, 1.094714", \
            "1.038536, 1.039887, 1.044810, 1.053323, 1.064292, 1.073567, 1.083747", \
            "1.029263, 1.030614, 1.035537, 1.044050, 1.055019, 1.064294, 1.074474", \
            "1.019098, 1.020449, 1.025372, 1.033885, 1.044854, 1.054129, 1.064309" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 0.853;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.895;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.930;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.003;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.010;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.045;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.055;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.064;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.080;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.102;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.104;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.106;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.141;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.144;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.159;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.164;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.179;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.204;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.221;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.232;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.253;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.259;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.265;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.303;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.313;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.315;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.353;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.374;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.382;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.412;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.443;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.481;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("13.795654, 13.795654, 13.795654, 13.795654, 13.795654, 13.795654, 13.795654");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("13.930550, 13.930550, 13.930550, 13.930550, 13.930550, 13.930550, 13.930550");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.065446, 14.065446, 14.065446, 14.065446, 14.065446, 14.065446, 14.065446");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.200342, 14.200342, 14.200342, 14.200342, 14.200342, 14.200342, 14.200342");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.335239, 14.335239, 14.335239, 14.335239, 14.335239, 14.335239, 14.335239");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.470135, 14.470135, 14.470135, 14.470135, 14.470135, 14.470135, 14.470135");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.605031, 14.605031, 14.605031, 14.605031, 14.605031, 14.605031, 14.605031");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.739927, 14.739927, 14.739927, 14.739927, 14.739927, 14.739927, 14.739927");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917, 15.159917");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303, 15.308303");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689, 15.456689");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075, 15.605075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460, 15.753460");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846, 15.901846");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232, 16.050232");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618, 16.198618");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021936, 0.021936, 0.021936, 0.021936, 0.021936, 0.021936, 0.021936");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.588853, 2.588853, 2.588853, 2.588853, 2.588853, 2.588853, 2.588853");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037, 0.032037");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942, 0.019942");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003688;
      max_transition : 0.306000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.149161, 0.149292, 0.154443, 0.167345, 0.191458, 0.212983, 0.238241", \
            "0.148144, 0.148275, 0.153425, 0.166328, 0.190440, 0.211965, 0.237224", \
            "0.147304, 0.147436, 0.152586, 0.165488, 0.189601, 0.211126, 0.236385", \
            "0.147246, 0.147378, 0.152528, 0.165430, 0.189543, 0.211068, 0.236326", \
            "0.150446, 0.150577, 0.155727, 0.168630, 0.192743, 0.214267, 0.239526", \
            "0.153306, 0.153438, 0.158588, 0.171490, 0.195603, 0.217128, 0.242386", \
            "0.157905, 0.158036, 0.163186, 0.176088, 0.200201, 0.221726, 0.246985" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.161290, 0.161436, 0.167158, 0.181495, 0.208287, 0.232203, 0.260268", \
            "0.160160, 0.160305, 0.166028, 0.180364, 0.207156, 0.231072, 0.259137", \
            "0.159227, 0.159373, 0.165095, 0.179432, 0.206224, 0.230140, 0.258205", \
            "0.159163, 0.159308, 0.165031, 0.179367, 0.206159, 0.230075, 0.258140", \
            "0.162718, 0.162863, 0.168586, 0.182922, 0.209714, 0.233630, 0.261696", \
            "0.165896, 0.166042, 0.171764, 0.186100, 0.212892, 0.236809, 0.264874", \
            "0.171005, 0.171151, 0.176873, 0.191209, 0.218001, 0.241918, 0.269983" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.121455, 0.121471, 0.120456, 0.115297, 0.105431, 0.095310, 0.081743", \
            "0.122809, 0.122825, 0.121810, 0.116652, 0.106786, 0.096664, 0.083097", \
            "0.127982, 0.127998, 0.126983, 0.121824, 0.111958, 0.101837, 0.088270", \
            "0.136320, 0.136336, 0.135321, 0.130163, 0.120297, 0.110175, 0.096608", \
            "0.147938, 0.147954, 0.146939, 0.141780, 0.131914, 0.121792, 0.108226", \
            "0.158286, 0.158303, 0.157287, 0.152129, 0.142263, 0.132141, 0.118574", \
            "0.169333, 0.169349, 0.168334, 0.163175, 0.153309, 0.143188, 0.129621" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.115803, 0.115665, 0.115238, 0.111671, 0.104278, 0.096725, 0.089191", \
            "0.117157, 0.117020, 0.116593, 0.113026, 0.105632, 0.098080, 0.090545", \
            "0.122330, 0.122193, 0.121766, 0.118199, 0.110805, 0.103253, 0.095718", \
            "0.130668, 0.130531, 0.130104, 0.126537, 0.119143, 0.111591, 0.104056", \
            "0.142286, 0.142148, 0.141721, 0.138154, 0.130760, 0.123208, 0.115673", \
            "0.152634, 0.152497, 0.152070, 0.148503, 0.141109, 0.133557, 0.126022", \
            "0.163681, 0.163544, 0.163117, 0.159550, 0.152156, 0.144604, 0.137069" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.328971, 0.328825, 0.323103, 0.308767, 0.281975, 0.258059, 0.229993", \
            "0.330102, 0.329956, 0.324234, 0.309897, 0.283105, 0.259189, 0.231124", \
            "0.331034, 0.330888, 0.325166, 0.310830, 0.284038, 0.260122, 0.232056", \
            "0.331099, 0.330953, 0.325231, 0.310894, 0.284102, 0.260186, 0.232121", \
            "0.327544, 0.327398, 0.321675, 0.307339, 0.280547, 0.256631, 0.228566", \
            "0.324365, 0.324220, 0.318497, 0.304161, 0.277369, 0.253453, 0.225387", \
            "0.319256, 0.319111, 0.313388, 0.299052, 0.272260, 0.248344, 0.220279" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003449;
      max_transition : 0.306000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107228, 0.108445, 0.113049, 0.120437, 0.131600, 0.141471, 0.151997", \
           "0.105879, 0.107096, 0.111700, 0.119088, 0.130251, 0.140122, 0.150648", \
           "0.100930, 0.102147, 0.106751, 0.114139, 0.125302, 0.135173, 0.145699", \
           "0.092377, 0.093595, 0.098199, 0.105587, 0.116749, 0.126620, 0.137146", \
           "0.080611, 0.081828, 0.086432, 0.093820, 0.104983, 0.114854, 0.125380", \
           "0.070669, 0.071886, 0.076490, 0.083878, 0.095041, 0.104912, 0.115438", \
           "0.059375, 0.060592, 0.065196, 0.072584, 0.083747, 0.093618, 0.104144" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.105846, 0.106898, 0.111624, 0.120677, 0.134940, 0.147986, 0.163074", \
           "0.104497, 0.105548, 0.110274, 0.119328, 0.133591, 0.146636, 0.161725", \
           "0.099549, 0.100600, 0.105326, 0.114379, 0.128642, 0.141688, 0.156777", \
           "0.090996, 0.092047, 0.096773, 0.105827, 0.120090, 0.133135, 0.148224", \
           "0.079229, 0.080281, 0.085007, 0.094060, 0.108323, 0.121369, 0.136457", \
           "0.069288, 0.070339, 0.075065, 0.084118, 0.098381, 0.111427, 0.126516", \
           "0.057994, 0.059045, 0.063771, 0.072824, 0.087087, 0.100133, 0.115222" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125370, 0.124208, 0.120065, 0.116829, 0.115147, 0.114785, 0.117442", \
           "0.126721, 0.125560, 0.121416, 0.118181, 0.116499, 0.116137, 0.118793", \
           "0.131670, 0.130508, 0.126365, 0.123129, 0.121447, 0.121085, 0.123742", \
           "0.140222, 0.139060, 0.134917, 0.131681, 0.129999, 0.129637, 0.132294", \
           "0.151972, 0.150810, 0.146667, 0.143431, 0.141749, 0.141387, 0.144044", \
           "0.161930, 0.160768, 0.156625, 0.153389, 0.151707, 0.151345, 0.154002", \
           "0.173227, 0.172066, 0.167922, 0.164686, 0.163005, 0.162642, 0.165299" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.122185, 0.121121, 0.116469, 0.111665, 0.107451, 0.104547, 0.101199", \
           "0.123536, 0.122472, 0.117821, 0.113017, 0.108803, 0.105898, 0.102551", \
           "0.128484, 0.127421, 0.122769, 0.117965, 0.113751, 0.110847, 0.107499", \
           "0.137036, 0.135973, 0.131321, 0.126517, 0.122303, 0.119399, 0.116051", \
           "0.148786, 0.147723, 0.143071, 0.138267, 0.134053, 0.131148, 0.127801", \
           "0.158744, 0.157681, 0.153029, 0.148225, 0.144011, 0.141107, 0.137759", \
           "0.170042, 0.168978, 0.164327, 0.159523, 0.155309, 0.152404, 0.149057" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003819;
      max_transition : 0.306000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152708, 0.153934, 0.158738, 0.166536, 0.179076, 0.191932, 0.206061", \
           "0.151344, 0.152570, 0.157374, 0.165172, 0.177712, 0.190568, 0.204697", \
           "0.146418, 0.147643, 0.152447, 0.160246, 0.172786, 0.185642, 0.199771", \
           "0.137907, 0.139133, 0.143937, 0.151735, 0.164276, 0.177131, 0.191261", \
           "0.126935, 0.128161, 0.132965, 0.140763, 0.153304, 0.166159, 0.180289", \
           "0.117661, 0.118886, 0.123690, 0.131489, 0.144029, 0.156885, 0.171014", \
           "0.107480, 0.108706, 0.113510, 0.121308, 0.133849, 0.146704, 0.160834" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152386, 0.153442, 0.158089, 0.166779, 0.181743, 0.197043, 0.214636", \
           "0.151022, 0.152078, 0.156725, 0.165415, 0.180379, 0.195679, 0.213272", \
           "0.146096, 0.147152, 0.151799, 0.160488, 0.175453, 0.190753, 0.208346", \
           "0.137586, 0.138641, 0.143288, 0.151978, 0.166943, 0.182242, 0.199835", \
           "0.126614, 0.127670, 0.132316, 0.141006, 0.155971, 0.171270, 0.188864", \
           "0.117339, 0.118395, 0.123042, 0.131731, 0.146696, 0.161996, 0.179589", \
           "0.107159, 0.108215, 0.112861, 0.121551, 0.136516, 0.151815, 0.169408" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125492, 0.124322, 0.119479, 0.115035, 0.111791, 0.109745, 0.110654", \
           "0.126845, 0.125675, 0.120832, 0.116388, 0.113144, 0.111098, 0.112007", \
           "0.131795, 0.130625, 0.125781, 0.121337, 0.118093, 0.116047, 0.116956", \
           "0.140348, 0.139178, 0.134334, 0.129891, 0.126646, 0.124600, 0.125509", \
           "0.152105, 0.150935, 0.146092, 0.141648, 0.138404, 0.136357, 0.137266", \
           "0.162056, 0.160886, 0.156043, 0.151599, 0.148354, 0.146308, 0.147217", \
           "0.173343, 0.172173, 0.167330, 0.162886, 0.159642, 0.157596, 0.158505" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120142, 0.119069, 0.113953, 0.108221, 0.102985, 0.099768, 0.096482", \
           "0.121495, 0.120422, 0.115307, 0.109575, 0.104338, 0.101121, 0.097835", \
           "0.126444, 0.125371, 0.120256, 0.114524, 0.109288, 0.106070, 0.102785", \
           "0.134997, 0.133924, 0.128809, 0.123077, 0.117841, 0.114623, 0.111338", \
           "0.146754, 0.145681, 0.140566, 0.134834, 0.129598, 0.126381, 0.123095", \
           "0.156705, 0.155632, 0.150517, 0.144785, 0.139549, 0.136332, 0.133046", \
           "0.167993, 0.166920, 0.161805, 0.156072, 0.150836, 0.147619, 0.144333" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152708, 0.153934, 0.158738, 0.166536, 0.179076, 0.191932, 0.206061", \
           "0.151344, 0.152570, 0.157374, 0.165172, 0.177712, 0.190568, 0.204697", \
           "0.146418, 0.147643, 0.152447, 0.160246, 0.172786, 0.185642, 0.199771", \
           "0.137907, 0.139133, 0.143937, 0.151735, 0.164276, 0.177131, 0.191261", \
           "0.126935, 0.128161, 0.132965, 0.140763, 0.153304, 0.166159, 0.180289", \
           "0.117661, 0.118886, 0.123690, 0.131489, 0.144029, 0.156885, 0.171014", \
           "0.107480, 0.108706, 0.113510, 0.121308, 0.133849, 0.146704, 0.160834" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.152386, 0.153442, 0.158089, 0.166779, 0.181743, 0.197043, 0.214636", \
           "0.151022, 0.152078, 0.156725, 0.165415, 0.180379, 0.195679, 0.213272", \
           "0.146096, 0.147152, 0.151799, 0.160488, 0.175453, 0.190753, 0.208346", \
           "0.137586, 0.138641, 0.143288, 0.151978, 0.166943, 0.182242, 0.199835", \
           "0.126614, 0.127670, 0.132316, 0.141006, 0.155971, 0.171270, 0.188864", \
           "0.117339, 0.118395, 0.123042, 0.131731, 0.146696, 0.161996, 0.179589", \
           "0.107159, 0.108215, 0.112861, 0.121551, 0.136516, 0.151815, 0.169408" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125492, 0.124322, 0.119479, 0.115035, 0.111791, 0.109745, 0.110654", \
           "0.126845, 0.125675, 0.120832, 0.116388, 0.113144, 0.111098, 0.112007", \
           "0.131795, 0.130625, 0.125781, 0.121337, 0.118093, 0.116047, 0.116956", \
           "0.140348, 0.139178, 0.134334, 0.129891, 0.126646, 0.124600, 0.125509", \
           "0.152105, 0.150935, 0.146092, 0.141648, 0.138404, 0.136357, 0.137266", \
           "0.162056, 0.160886, 0.156043, 0.151599, 0.148354, 0.146308, 0.147217", \
           "0.173343, 0.172173, 0.167330, 0.162886, 0.159642, 0.157596, 0.158505" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120142, 0.119069, 0.113953, 0.108221, 0.102985, 0.099768, 0.096482", \
           "0.121495, 0.120422, 0.115307, 0.109575, 0.104338, 0.101121, 0.097835", \
           "0.126444, 0.125371, 0.120256, 0.114524, 0.109288, 0.106070, 0.102785", \
           "0.134997, 0.133924, 0.128809, 0.123077, 0.117841, 0.114623, 0.111338", \
           "0.146754, 0.145681, 0.140566, 0.134834, 0.129598, 0.126381, 0.123095", \
           "0.156705, 0.155632, 0.150517, 0.144785, 0.139549, 0.136332, 0.133046", \
           "0.167993, 0.166920, 0.161805, 0.156072, 0.150836, 0.147619, 0.144333" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004143;
      max_transition : 0.306000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.012039, 0.013481, 0.017911, 0.025261, 0.037967, 0.051133, 0.067251", \
           "0.010866, 0.012308, 0.016738, 0.024088, 0.036794, 0.049960, 0.066078", \
           "0.006629, 0.008071, 0.012502, 0.019852, 0.032558, 0.045724, 0.061842", \
           "0.000000, 0.000752, 0.005183, 0.012533, 0.025239, 0.038405, 0.054523", \
           "0.000000, 0.000000, 0.000000, 0.003097, 0.015803, 0.028969, 0.045087", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007827, 0.020992, 0.037111", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012237, 0.028356" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.013999, 0.015675, 0.020827, 0.029373, 0.044148, 0.059457, 0.078199", \
           "0.012635, 0.014311, 0.019463, 0.028009, 0.042784, 0.058093, 0.076835", \
           "0.007708, 0.009385, 0.014537, 0.023083, 0.037858, 0.053167, 0.071909", \
           "0.000000, 0.000875, 0.006026, 0.014573, 0.029348, 0.044656, 0.063399", \
           "0.000000, 0.000000, 0.000000, 0.003601, 0.018376, 0.033685, 0.052427", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009101, 0.024410, 0.043152", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014230, 0.032972" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.153438, 0.151925, 0.146511, 0.140697, 0.135029, 0.131345, 0.129428", \
           "0.154801, 0.153288, 0.147874, 0.142060, 0.136392, 0.132708, 0.130791", \
           "0.159747, 0.158234, 0.152820, 0.147007, 0.141338, 0.137654, 0.135737", \
           "0.168317, 0.166804, 0.161390, 0.155577, 0.149908, 0.146224, 0.144307", \
           "0.180041, 0.178528, 0.173114, 0.167301, 0.161633, 0.157949, 0.156031", \
           "0.190192, 0.188680, 0.183265, 0.177452, 0.171784, 0.168100, 0.166182", \
           "0.201410, 0.199897, 0.194483, 0.188669, 0.183001, 0.179317, 0.177400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.145360, 0.143698, 0.138500, 0.130733, 0.121316, 0.113764, 0.105113", \
           "0.146723, 0.145061, 0.139863, 0.132095, 0.122679, 0.115127, 0.106475", \
           "0.151670, 0.150008, 0.144809, 0.137042, 0.127625, 0.120073, 0.111422", \
           "0.160240, 0.158578, 0.153379, 0.145612, 0.136195, 0.128643, 0.119992", \
           "0.171964, 0.170302, 0.165103, 0.157336, 0.147920, 0.140368, 0.131716", \
           "0.182115, 0.180453, 0.175254, 0.167487, 0.158071, 0.150519, 0.141867", \
           "0.193332, 0.191670, 0.186472, 0.178704, 0.169288, 0.161736, 0.153084" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.045424, 0.045424, 0.045424, 0.045424, 0.045424, 0.045424, 0.045424");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004220;
      max_transition : 0.306000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004220;
      max_transition : 0.306000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004220;
      max_transition : 0.306000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004220;
      max_transition : 0.306000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
           "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
           "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005670;
      max_transition : 0.306000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.513294, 0.514508, 0.519294, 0.527977, 0.544406, 0.562850, 0.589058", \
            "0.510573, 0.511787, 0.516573, 0.525256, 0.541685, 0.560129, 0.586450", \
            "0.500745, 0.501959, 0.506745, 0.515428, 0.531857, 0.550301, 0.580498", \
            "0.483767, 0.484981, 0.489767, 0.498450, 0.514879, 0.541045, 0.571917", \
            "0.461878, 0.463092, 0.467878, 0.478205, 0.507676, 0.533984, 0.564856", \
            "0.450201, 0.450362, 0.456656, 0.472426, 0.501897, 0.528205, 0.559077", \
            "0.445641, 0.445801, 0.452096, 0.467866, 0.497337, 0.523645, 0.554516" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.540310, 0.541587, 0.546625, 0.555765, 0.573059, 0.592474, 0.618961", \
            "0.537445, 0.538723, 0.543761, 0.552901, 0.570195, 0.589609, 0.616097", \
            "0.527100, 0.528378, 0.533416, 0.542556, 0.559850, 0.579264, 0.605752", \
            "0.509228, 0.510506, 0.515544, 0.524684, 0.541978, 0.561392, 0.587880", \
            "0.486188, 0.487465, 0.492503, 0.501643, 0.520100, 0.543777, 0.571562", \
            "0.467445, 0.467988, 0.473255, 0.487448, 0.513972, 0.537649, 0.565433", \
            "0.462323, 0.462467, 0.468132, 0.482325, 0.508849, 0.532526, 0.560311" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.103484, 0.101696, 0.094437, 0.084152, 0.071968, 0.062596, 0.053854", \
            "0.105110, 0.103323, 0.096064, 0.085778, 0.073594, 0.064223, 0.055481", \
            "0.111046, 0.109258, 0.102000, 0.091714, 0.079530, 0.070158, 0.061416", \
            "0.121308, 0.119520, 0.112261, 0.101976, 0.089791, 0.080420, 0.071678", \
            "0.135386, 0.133598, 0.126339, 0.116054, 0.103870, 0.094498, 0.085756", \
            "0.147362, 0.145575, 0.138316, 0.128030, 0.115846, 0.106474, 0.097733", \
            "0.160919, 0.159131, 0.151872, 0.141587, 0.129403, 0.120031, 0.111289" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.096910, 0.095249, 0.088433, 0.076709, 0.061445, 0.048900, 0.035362", \
            "0.098536, 0.096875, 0.090060, 0.078336, 0.063072, 0.050527, 0.036989", \
            "0.104472, 0.102811, 0.095995, 0.084271, 0.069007, 0.056462, 0.042925", \
            "0.114733, 0.113072, 0.106257, 0.094533, 0.079269, 0.066724, 0.053186", \
            "0.128812, 0.127151, 0.120335, 0.108611, 0.093347, 0.080802, 0.067264", \
            "0.140788, 0.139127, 0.132311, 0.120587, 0.105323, 0.092778, 0.079241", \
            "0.154345, 0.152684, 0.145868, 0.134144, 0.118880, 0.106335, 0.092798" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.736124, 2.736124, 2.736124, 2.736124, 2.736124, 2.736124, 2.736124");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("4.841007, 4.841007, 4.841007, 4.841007, 4.841007, 4.841007, 4.841007");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002131;
      max_transition : 0.306000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.149161, 0.149292, 0.154443, 0.167345, 0.191458, 0.212983, 0.238241", \
            "0.148144, 0.148275, 0.153425, 0.166328, 0.190440, 0.211965, 0.237224", \
            "0.147304, 0.147436, 0.152586, 0.165488, 0.189601, 0.211126, 0.236385", \
            "0.147246, 0.147378, 0.152528, 0.165430, 0.189543, 0.211068, 0.236326", \
            "0.150446, 0.150577, 0.155727, 0.168630, 0.192743, 0.214267, 0.239526", \
            "0.153306, 0.153438, 0.158588, 0.171490, 0.195603, 0.217128, 0.242386", \
            "0.157905, 0.158036, 0.163186, 0.176088, 0.200201, 0.221726, 0.246985" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.149161, 0.149292, 0.154443, 0.167345, 0.191458, 0.212983, 0.238241", \
            "0.148144, 0.148275, 0.153425, 0.166328, 0.190440, 0.211965, 0.237224", \
            "0.147304, 0.147436, 0.152586, 0.165488, 0.189601, 0.211126, 0.236385", \
            "0.147246, 0.147378, 0.152528, 0.165430, 0.189543, 0.211068, 0.236326", \
            "0.150446, 0.150577, 0.155727, 0.168630, 0.192743, 0.214267, 0.239526", \
            "0.153306, 0.153438, 0.158588, 0.171490, 0.195603, 0.217128, 0.242386", \
            "0.157905, 0.158036, 0.163186, 0.176088, 0.200201, 0.221726, 0.246985" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.137408, 0.137482, 0.135538, 0.126805, 0.112639, 0.099214, 0.081226", \
            "0.138762, 0.138837, 0.136892, 0.128159, 0.113993, 0.100568, 0.082581", \
            "0.143935, 0.144009, 0.142065, 0.133332, 0.119166, 0.105741, 0.087753", \
            "0.152273, 0.152348, 0.150403, 0.141670, 0.127504, 0.114079, 0.096092", \
            "0.163891, 0.163965, 0.162020, 0.153287, 0.139121, 0.125696, 0.107709", \
            "0.174239, 0.174314, 0.172369, 0.163636, 0.149470, 0.136045, 0.118058", \
            "0.185286, 0.185360, 0.183416, 0.174683, 0.160517, 0.147092, 0.129104" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.129640, 0.129561, 0.129259, 0.123133, 0.112653, 0.102735, 0.093363", \
            "0.130994, 0.130915, 0.130614, 0.124488, 0.114008, 0.104089, 0.094718", \
            "0.136167, 0.136088, 0.135787, 0.129661, 0.119180, 0.109262, 0.099890", \
            "0.144505, 0.144426, 0.144125, 0.137999, 0.127519, 0.117600, 0.108229", \
            "0.156123, 0.156044, 0.155742, 0.149616, 0.139136, 0.129218, 0.119846", \
            "0.166471, 0.166392, 0.166091, 0.159965, 0.149485, 0.139566, 0.130195", \
            "0.177518, 0.177439, 0.177138, 0.171012, 0.160531, 0.150613, 0.141241" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.328971, 0.328825, 0.323103, 0.308767, 0.281975, 0.258059, 0.229993", \
            "0.330102, 0.329956, 0.324234, 0.309897, 0.283105, 0.259189, 0.231124", \
            "0.331034, 0.330888, 0.325166, 0.310830, 0.284038, 0.260122, 0.232056", \
            "0.331099, 0.330953, 0.325231, 0.310894, 0.284102, 0.260186, 0.232121", \
            "0.327544, 0.327398, 0.321675, 0.307339, 0.280547, 0.256631, 0.228566", \
            "0.324365, 0.324220, 0.318497, 0.304161, 0.277369, 0.253453, 0.225387", \
            "0.319256, 0.319111, 0.313388, 0.299052, 0.272260, 0.248344, 0.220279" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002142;
      max_transition : 0.306000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107228, 0.108445, 0.113049, 0.120437, 0.131600, 0.141471, 0.151997", \
           "0.105879, 0.107096, 0.111700, 0.119088, 0.130251, 0.140122, 0.150648", \
           "0.100930, 0.102147, 0.106751, 0.114139, 0.125302, 0.135173, 0.145699", \
           "0.092377, 0.093595, 0.098199, 0.105587, 0.116749, 0.126620, 0.137146", \
           "0.080611, 0.081828, 0.086432, 0.093820, 0.104983, 0.114854, 0.125380", \
           "0.070669, 0.071886, 0.076490, 0.083878, 0.095041, 0.104912, 0.115438", \
           "0.059375, 0.060592, 0.065196, 0.072584, 0.083747, 0.093618, 0.104144" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.105846, 0.106898, 0.111624, 0.120677, 0.134940, 0.147986, 0.163074", \
           "0.104497, 0.105548, 0.110274, 0.119328, 0.133591, 0.146636, 0.161725", \
           "0.099549, 0.100600, 0.105326, 0.114379, 0.128642, 0.141688, 0.156777", \
           "0.090996, 0.092047, 0.096773, 0.105827, 0.120090, 0.133135, 0.148224", \
           "0.079229, 0.080281, 0.085007, 0.094060, 0.108323, 0.121369, 0.136457", \
           "0.069288, 0.070339, 0.075065, 0.084118, 0.098381, 0.111427, 0.126516", \
           "0.057994, 0.059045, 0.063771, 0.072824, 0.087087, 0.100133, 0.115222" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.111767, 0.110456, 0.105358, 0.098596, 0.092563, 0.089042, 0.087149", \
           "0.113118, 0.111807, 0.106709, 0.099947, 0.093915, 0.090393, 0.088501", \
           "0.118067, 0.116756, 0.111658, 0.104896, 0.098863, 0.095342, 0.093449", \
           "0.126619, 0.125308, 0.120210, 0.113448, 0.107415, 0.103894, 0.102001", \
           "0.138369, 0.137058, 0.131960, 0.125197, 0.119165, 0.115644, 0.113751", \
           "0.148327, 0.147016, 0.141918, 0.135155, 0.129123, 0.125602, 0.123709", \
           "0.159624, 0.158313, 0.153215, 0.146453, 0.140421, 0.136899, 0.135007" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.110760, 0.109606, 0.104989, 0.097672, 0.090384, 0.085232, 0.079901", \
           "0.112112, 0.110958, 0.106340, 0.099024, 0.091736, 0.086583, 0.081253", \
           "0.117060, 0.115906, 0.111289, 0.103972, 0.096684, 0.091532, 0.086201", \
           "0.125612, 0.124458, 0.119841, 0.112524, 0.105236, 0.100084, 0.094753", \
           "0.137362, 0.136208, 0.131591, 0.124274, 0.116986, 0.111833, 0.106503", \
           "0.147320, 0.146166, 0.141549, 0.134232, 0.126944, 0.121791, 0.116461", \
           "0.158618, 0.157464, 0.152846, 0.145530, 0.138242, 0.133089, 0.127759" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002242;
      max_transition : 0.306000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.182574, 0.183949, 0.188908, 0.196982, 0.211928, 0.229022, 0.250408", \
           "0.181210, 0.182585, 0.187544, 0.195618, 0.210564, 0.227658, 0.249044", \
           "0.176284, 0.177658, 0.182618, 0.190692, 0.205638, 0.222732, 0.244118", \
           "0.167773, 0.169148, 0.174107, 0.182182, 0.197127, 0.214221, 0.235607", \
           "0.156801, 0.158176, 0.163135, 0.171210, 0.186155, 0.203249, 0.224635", \
           "0.147527, 0.148901, 0.153861, 0.161935, 0.176881, 0.193975, 0.215361", \
           "0.137346, 0.138721, 0.143680, 0.151755, 0.166700, 0.183794, 0.205180" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187686, 0.188847, 0.193427, 0.201736, 0.217458, 0.235108, 0.259187", \
           "0.186322, 0.187483, 0.192063, 0.200372, 0.216094, 0.233744, 0.257823", \
           "0.181396, 0.182557, 0.187137, 0.195446, 0.211168, 0.228817, 0.252897", \
           "0.172885, 0.174046, 0.178627, 0.186935, 0.202657, 0.220307, 0.244387", \
           "0.161913, 0.163075, 0.167655, 0.175964, 0.191686, 0.209335, 0.233415", \
           "0.152639, 0.153800, 0.158380, 0.166689, 0.182411, 0.200060, 0.224140", \
           "0.142458, 0.143620, 0.148200, 0.156509, 0.172231, 0.189880, 0.213960" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.112792, 0.111481, 0.106181, 0.098139, 0.090039, 0.084578, 0.080548", \
           "0.114145, 0.112835, 0.107534, 0.099492, 0.091392, 0.085932, 0.081902", \
           "0.119094, 0.117784, 0.112484, 0.104442, 0.096342, 0.090881, 0.086851", \
           "0.127647, 0.126337, 0.121037, 0.112995, 0.104895, 0.099434, 0.095404", \
           "0.139404, 0.138094, 0.132794, 0.124752, 0.116652, 0.111191, 0.107161", \
           "0.149355, 0.148045, 0.142745, 0.134703, 0.126603, 0.121142, 0.117112", \
           "0.160643, 0.159332, 0.154032, 0.145990, 0.137890, 0.132429, 0.128399" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107766, 0.106598, 0.101963, 0.093721, 0.084891, 0.078606, 0.072696", \
           "0.109119, 0.107952, 0.103316, 0.095075, 0.086245, 0.079960, 0.074049", \
           "0.114068, 0.112901, 0.108265, 0.100024, 0.091194, 0.084909, 0.078999", \
           "0.122621, 0.121454, 0.116818, 0.108577, 0.099747, 0.093462, 0.087552", \
           "0.134378, 0.133211, 0.128575, 0.120334, 0.111504, 0.105219, 0.099309", \
           "0.144329, 0.143162, 0.138526, 0.130285, 0.121455, 0.115170, 0.109260", \
           "0.155617, 0.154449, 0.149814, 0.141572, 0.132742, 0.126457, 0.120547" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.182574, 0.183949, 0.188908, 0.196982, 0.211928, 0.229022, 0.250408", \
           "0.181210, 0.182585, 0.187544, 0.195618, 0.210564, 0.227658, 0.249044", \
           "0.176284, 0.177658, 0.182618, 0.190692, 0.205638, 0.222732, 0.244118", \
           "0.167773, 0.169148, 0.174107, 0.182182, 0.197127, 0.214221, 0.235607", \
           "0.156801, 0.158176, 0.163135, 0.171210, 0.186155, 0.203249, 0.224635", \
           "0.147527, 0.148901, 0.153861, 0.161935, 0.176881, 0.193975, 0.215361", \
           "0.137346, 0.138721, 0.143680, 0.151755, 0.166700, 0.183794, 0.205180" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187686, 0.188847, 0.193427, 0.201736, 0.217458, 0.235108, 0.259187", \
           "0.186322, 0.187483, 0.192063, 0.200372, 0.216094, 0.233744, 0.257823", \
           "0.181396, 0.182557, 0.187137, 0.195446, 0.211168, 0.228817, 0.252897", \
           "0.172885, 0.174046, 0.178627, 0.186935, 0.202657, 0.220307, 0.244387", \
           "0.161913, 0.163075, 0.167655, 0.175964, 0.191686, 0.209335, 0.233415", \
           "0.152639, 0.153800, 0.158380, 0.166689, 0.182411, 0.200060, 0.224140", \
           "0.142458, 0.143620, 0.148200, 0.156509, 0.172231, 0.189880, 0.213960" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.112792, 0.111481, 0.106181, 0.098139, 0.090039, 0.084578, 0.080548", \
           "0.114145, 0.112835, 0.107534, 0.099492, 0.091392, 0.085932, 0.081902", \
           "0.119094, 0.117784, 0.112484, 0.104442, 0.096342, 0.090881, 0.086851", \
           "0.127647, 0.126337, 0.121037, 0.112995, 0.104895, 0.099434, 0.095404", \
           "0.139404, 0.138094, 0.132794, 0.124752, 0.116652, 0.111191, 0.107161", \
           "0.149355, 0.148045, 0.142745, 0.134703, 0.126603, 0.121142, 0.117112", \
           "0.160643, 0.159332, 0.154032, 0.145990, 0.137890, 0.132429, 0.128399" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107766, 0.106598, 0.101963, 0.093721, 0.084891, 0.078606, 0.072696", \
           "0.109119, 0.107952, 0.103316, 0.095075, 0.086245, 0.079960, 0.074049", \
           "0.114068, 0.112901, 0.108265, 0.100024, 0.091194, 0.084909, 0.078999", \
           "0.122621, 0.121454, 0.116818, 0.108577, 0.099747, 0.093462, 0.087552", \
           "0.134378, 0.133211, 0.128575, 0.120334, 0.111504, 0.105219, 0.099309", \
           "0.144329, 0.143162, 0.138526, 0.130285, 0.121455, 0.115170, 0.109260", \
           "0.155617, 0.154449, 0.149814, 0.141572, 0.132742, 0.126457, 0.120547" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004457;
      max_transition : 0.306000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.010190, 0.011641, 0.015953, 0.023139, 0.035700, 0.048506, 0.064229", \
           "0.009017, 0.010468, 0.014780, 0.021966, 0.034527, 0.047333, 0.063056", \
           "0.004780, 0.006231, 0.010544, 0.017729, 0.030291, 0.043096, 0.058819", \
           "0.000000, 0.000000, 0.003225, 0.010410, 0.022972, 0.035777, 0.051500", \
           "0.000000, 0.000000, 0.000000, 0.000974, 0.013536, 0.026342, 0.042065", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005560, 0.018365, 0.034088", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.009610, 0.025333" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.011848, 0.013536, 0.018550, 0.026905, 0.041512, 0.056402, 0.074685", \
           "0.010485, 0.012172, 0.017186, 0.025541, 0.040148, 0.055038, 0.073321", \
           "0.005558, 0.007246, 0.012260, 0.020615, 0.035222, 0.050112, 0.068395", \
           "0.000000, 0.000000, 0.003750, 0.012105, 0.026711, 0.041602, 0.059884", \
           "0.000000, 0.000000, 0.000000, 0.001133, 0.015739, 0.030630, 0.048912", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.006465, 0.021355, 0.039638", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.011175, 0.029457" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.150571, 0.149041, 0.143688, 0.137971, 0.132365, 0.128690, 0.126441", \
           "0.151934, 0.150403, 0.145050, 0.139334, 0.133728, 0.130053, 0.127804", \
           "0.156880, 0.155350, 0.149997, 0.144280, 0.138674, 0.134999, 0.132751", \
           "0.165450, 0.163920, 0.158567, 0.152850, 0.147244, 0.143569, 0.141321", \
           "0.177174, 0.175644, 0.170291, 0.164574, 0.158969, 0.155293, 0.153045", \
           "0.187325, 0.185795, 0.180442, 0.174726, 0.169120, 0.165444, 0.163196", \
           "0.198543, 0.197012, 0.191659, 0.185943, 0.180337, 0.176662, 0.174413" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.143983, 0.142315, 0.137235, 0.129798, 0.120873, 0.113648, 0.105242", \
           "0.145346, 0.143677, 0.138598, 0.131160, 0.122236, 0.115011, 0.106605", \
           "0.150293, 0.148624, 0.143545, 0.136107, 0.127182, 0.119958, 0.111552", \
           "0.158862, 0.157194, 0.152114, 0.144677, 0.135752, 0.128528, 0.120122", \
           "0.170587, 0.168918, 0.163839, 0.156401, 0.147476, 0.140252, 0.131846", \
           "0.180738, 0.179069, 0.173990, 0.166552, 0.157627, 0.150403, 0.141997", \
           "0.191955, 0.190286, 0.185207, 0.177769, 0.168845, 0.161620, 0.153214" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.045909, 0.045909, 0.045909, 0.045909, 0.045909, 0.045909, 0.045909");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005670;
      max_transition : 0.306000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.513294, 0.514508, 0.519294, 0.527977, 0.544406, 0.562850, 0.589058", \
            "0.510573, 0.511787, 0.516573, 0.525256, 0.541685, 0.560129, 0.586450", \
            "0.500745, 0.501959, 0.506745, 0.515428, 0.531857, 0.550301, 0.580498", \
            "0.483767, 0.484981, 0.489767, 0.498450, 0.514879, 0.541045, 0.571917", \
            "0.461878, 0.463092, 0.467878, 0.478205, 0.507676, 0.533984, 0.564856", \
            "0.450201, 0.450362, 0.456656, 0.472426, 0.501897, 0.528205, 0.559077", \
            "0.445641, 0.445801, 0.452096, 0.467866, 0.497337, 0.523645, 0.554516" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.540310, 0.541587, 0.546625, 0.555765, 0.573059, 0.592474, 0.618961", \
            "0.537445, 0.538723, 0.543761, 0.552901, 0.570195, 0.589609, 0.616097", \
            "0.527100, 0.528378, 0.533416, 0.542556, 0.559850, 0.579264, 0.605752", \
            "0.509228, 0.510506, 0.515544, 0.524684, 0.541978, 0.561392, 0.587880", \
            "0.486188, 0.487465, 0.492503, 0.501643, 0.520100, 0.543777, 0.571562", \
            "0.467445, 0.467988, 0.473255, 0.487448, 0.513972, 0.537649, 0.565433", \
            "0.462323, 0.462467, 0.468132, 0.482325, 0.508849, 0.532526, 0.560311" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.103484, 0.101696, 0.094437, 0.084152, 0.071968, 0.062596, 0.053854", \
            "0.105110, 0.103323, 0.096064, 0.085778, 0.073594, 0.064223, 0.055481", \
            "0.111046, 0.109258, 0.102000, 0.091714, 0.079530, 0.070158, 0.061416", \
            "0.121308, 0.119520, 0.112261, 0.101976, 0.089791, 0.080420, 0.071678", \
            "0.135386, 0.133598, 0.126339, 0.116054, 0.103870, 0.094498, 0.085756", \
            "0.147362, 0.145575, 0.138316, 0.128030, 0.115846, 0.106474, 0.097733", \
            "0.160919, 0.159131, 0.151872, 0.141587, 0.129403, 0.120031, 0.111289" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.096910, 0.095249, 0.088433, 0.076709, 0.061445, 0.048900, 0.035362", \
            "0.098536, 0.096875, 0.090060, 0.078336, 0.063072, 0.050527, 0.036989", \
            "0.104472, 0.102811, 0.095995, 0.084271, 0.069007, 0.056462, 0.042925", \
            "0.114733, 0.113072, 0.106257, 0.094533, 0.079269, 0.066724, 0.053186", \
            "0.128812, 0.127151, 0.120335, 0.108611, 0.093347, 0.080802, 0.067264", \
            "0.140788, 0.139127, 0.132311, 0.120587, 0.105323, 0.092778, 0.079241", \
            "0.154345, 0.152684, 0.145868, 0.134144, 0.118880, 0.106335, 0.092798" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.736124, 2.736124, 2.736124, 2.736124, 2.736124, 2.736124, 2.736124");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("4.841007, 4.841007, 4.841007, 4.841007, 4.841007, 4.841007, 4.841007");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002131;
      max_transition : 0.306000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.149161, 0.149292, 0.154443, 0.167345, 0.191458, 0.212983, 0.238241", \
            "0.148144, 0.148275, 0.153425, 0.166328, 0.190440, 0.211965, 0.237224", \
            "0.147304, 0.147436, 0.152586, 0.165488, 0.189601, 0.211126, 0.236385", \
            "0.147246, 0.147378, 0.152528, 0.165430, 0.189543, 0.211068, 0.236326", \
            "0.150446, 0.150577, 0.155727, 0.168630, 0.192743, 0.214267, 0.239526", \
            "0.153306, 0.153438, 0.158588, 0.171490, 0.195603, 0.217128, 0.242386", \
            "0.157905, 0.158036, 0.163186, 0.176088, 0.200201, 0.221726, 0.246985" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.149161, 0.149292, 0.154443, 0.167345, 0.191458, 0.212983, 0.238241", \
            "0.148144, 0.148275, 0.153425, 0.166328, 0.190440, 0.211965, 0.237224", \
            "0.147304, 0.147436, 0.152586, 0.165488, 0.189601, 0.211126, 0.236385", \
            "0.147246, 0.147378, 0.152528, 0.165430, 0.189543, 0.211068, 0.236326", \
            "0.150446, 0.150577, 0.155727, 0.168630, 0.192743, 0.214267, 0.239526", \
            "0.153306, 0.153438, 0.158588, 0.171490, 0.195603, 0.217128, 0.242386", \
            "0.157905, 0.158036, 0.163186, 0.176088, 0.200201, 0.221726, 0.246985" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.137408, 0.137482, 0.135538, 0.126805, 0.112639, 0.099214, 0.081226", \
            "0.138762, 0.138837, 0.136892, 0.128159, 0.113993, 0.100568, 0.082581", \
            "0.143935, 0.144009, 0.142065, 0.133332, 0.119166, 0.105741, 0.087753", \
            "0.152273, 0.152348, 0.150403, 0.141670, 0.127504, 0.114079, 0.096092", \
            "0.163891, 0.163965, 0.162020, 0.153287, 0.139121, 0.125696, 0.107709", \
            "0.174239, 0.174314, 0.172369, 0.163636, 0.149470, 0.136045, 0.118058", \
            "0.185286, 0.185360, 0.183416, 0.174683, 0.160517, 0.147092, 0.129104" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.129640, 0.129561, 0.129259, 0.123133, 0.112653, 0.102735, 0.093363", \
            "0.130994, 0.130915, 0.130614, 0.124488, 0.114008, 0.104089, 0.094718", \
            "0.136167, 0.136088, 0.135787, 0.129661, 0.119180, 0.109262, 0.099890", \
            "0.144505, 0.144426, 0.144125, 0.137999, 0.127519, 0.117600, 0.108229", \
            "0.156123, 0.156044, 0.155742, 0.149616, 0.139136, 0.129218, 0.119846", \
            "0.166471, 0.166392, 0.166091, 0.159965, 0.149485, 0.139566, 0.130195", \
            "0.177518, 0.177439, 0.177138, 0.171012, 0.160531, 0.150613, 0.141241" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.328971, 0.328825, 0.323103, 0.308767, 0.281975, 0.258059, 0.229993", \
            "0.330102, 0.329956, 0.324234, 0.309897, 0.283105, 0.259189, 0.231124", \
            "0.331034, 0.330888, 0.325166, 0.310830, 0.284038, 0.260122, 0.232056", \
            "0.331099, 0.330953, 0.325231, 0.310894, 0.284102, 0.260186, 0.232121", \
            "0.327544, 0.327398, 0.321675, 0.307339, 0.280547, 0.256631, 0.228566", \
            "0.324365, 0.324220, 0.318497, 0.304161, 0.277369, 0.253453, 0.225387", \
            "0.319256, 0.319111, 0.313388, 0.299052, 0.272260, 0.248344, 0.220279" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870, 0.164870");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200, 0.324200");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002142;
      max_transition : 0.306000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107228, 0.108445, 0.113049, 0.120437, 0.131600, 0.141471, 0.151997", \
           "0.105879, 0.107096, 0.111700, 0.119088, 0.130251, 0.140122, 0.150648", \
           "0.100930, 0.102147, 0.106751, 0.114139, 0.125302, 0.135173, 0.145699", \
           "0.092377, 0.093595, 0.098199, 0.105587, 0.116749, 0.126620, 0.137146", \
           "0.080611, 0.081828, 0.086432, 0.093820, 0.104983, 0.114854, 0.125380", \
           "0.070669, 0.071886, 0.076490, 0.083878, 0.095041, 0.104912, 0.115438", \
           "0.059375, 0.060592, 0.065196, 0.072584, 0.083747, 0.093618, 0.104144" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.105846, 0.106898, 0.111624, 0.120677, 0.134940, 0.147986, 0.163074", \
           "0.104497, 0.105548, 0.110274, 0.119328, 0.133591, 0.146636, 0.161725", \
           "0.099549, 0.100600, 0.105326, 0.114379, 0.128642, 0.141688, 0.156777", \
           "0.090996, 0.092047, 0.096773, 0.105827, 0.120090, 0.133135, 0.148224", \
           "0.079229, 0.080281, 0.085007, 0.094060, 0.108323, 0.121369, 0.136457", \
           "0.069288, 0.070339, 0.075065, 0.084118, 0.098381, 0.111427, 0.126516", \
           "0.057994, 0.059045, 0.063771, 0.072824, 0.087087, 0.100133, 0.115222" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.111767, 0.110456, 0.105358, 0.098596, 0.092563, 0.089042, 0.087149", \
           "0.113118, 0.111807, 0.106709, 0.099947, 0.093915, 0.090393, 0.088501", \
           "0.118067, 0.116756, 0.111658, 0.104896, 0.098863, 0.095342, 0.093449", \
           "0.126619, 0.125308, 0.120210, 0.113448, 0.107415, 0.103894, 0.102001", \
           "0.138369, 0.137058, 0.131960, 0.125197, 0.119165, 0.115644, 0.113751", \
           "0.148327, 0.147016, 0.141918, 0.135155, 0.129123, 0.125602, 0.123709", \
           "0.159624, 0.158313, 0.153215, 0.146453, 0.140421, 0.136899, 0.135007" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.110760, 0.109606, 0.104989, 0.097672, 0.090384, 0.085232, 0.079901", \
           "0.112112, 0.110958, 0.106340, 0.099024, 0.091736, 0.086583, 0.081253", \
           "0.117060, 0.115906, 0.111289, 0.103972, 0.096684, 0.091532, 0.086201", \
           "0.125612, 0.124458, 0.119841, 0.112524, 0.105236, 0.100084, 0.094753", \
           "0.137362, 0.136208, 0.131591, 0.124274, 0.116986, 0.111833, 0.106503", \
           "0.147320, 0.146166, 0.141549, 0.134232, 0.126944, 0.121791, 0.116461", \
           "0.158618, 0.157464, 0.152846, 0.145530, 0.138242, 0.133089, 0.127759" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400, 0.183400");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303, 0.208303");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002242;
      max_transition : 0.306000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.182574, 0.183949, 0.188908, 0.196982, 0.211928, 0.229022, 0.250408", \
           "0.181210, 0.182585, 0.187544, 0.195618, 0.210564, 0.227658, 0.249044", \
           "0.176284, 0.177658, 0.182618, 0.190692, 0.205638, 0.222732, 0.244118", \
           "0.167773, 0.169148, 0.174107, 0.182182, 0.197127, 0.214221, 0.235607", \
           "0.156801, 0.158176, 0.163135, 0.171210, 0.186155, 0.203249, 0.224635", \
           "0.147527, 0.148901, 0.153861, 0.161935, 0.176881, 0.193975, 0.215361", \
           "0.137346, 0.138721, 0.143680, 0.151755, 0.166700, 0.183794, 0.205180" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187686, 0.188847, 0.193427, 0.201736, 0.217458, 0.235108, 0.259187", \
           "0.186322, 0.187483, 0.192063, 0.200372, 0.216094, 0.233744, 0.257823", \
           "0.181396, 0.182557, 0.187137, 0.195446, 0.211168, 0.228817, 0.252897", \
           "0.172885, 0.174046, 0.178627, 0.186935, 0.202657, 0.220307, 0.244387", \
           "0.161913, 0.163075, 0.167655, 0.175964, 0.191686, 0.209335, 0.233415", \
           "0.152639, 0.153800, 0.158380, 0.166689, 0.182411, 0.200060, 0.224140", \
           "0.142458, 0.143620, 0.148200, 0.156509, 0.172231, 0.189880, 0.213960" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.112792, 0.111481, 0.106181, 0.098139, 0.090039, 0.084578, 0.080548", \
           "0.114145, 0.112835, 0.107534, 0.099492, 0.091392, 0.085932, 0.081902", \
           "0.119094, 0.117784, 0.112484, 0.104442, 0.096342, 0.090881, 0.086851", \
           "0.127647, 0.126337, 0.121037, 0.112995, 0.104895, 0.099434, 0.095404", \
           "0.139404, 0.138094, 0.132794, 0.124752, 0.116652, 0.111191, 0.107161", \
           "0.149355, 0.148045, 0.142745, 0.134703, 0.126603, 0.121142, 0.117112", \
           "0.160643, 0.159332, 0.154032, 0.145990, 0.137890, 0.132429, 0.128399" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107766, 0.106598, 0.101963, 0.093721, 0.084891, 0.078606, 0.072696", \
           "0.109119, 0.107952, 0.103316, 0.095075, 0.086245, 0.079960, 0.074049", \
           "0.114068, 0.112901, 0.108265, 0.100024, 0.091194, 0.084909, 0.078999", \
           "0.122621, 0.121454, 0.116818, 0.108577, 0.099747, 0.093462, 0.087552", \
           "0.134378, 0.133211, 0.128575, 0.120334, 0.111504, 0.105219, 0.099309", \
           "0.144329, 0.143162, 0.138526, 0.130285, 0.121455, 0.115170, 0.109260", \
           "0.155617, 0.154449, 0.149814, 0.141572, 0.132742, 0.126457, 0.120547" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.182574, 0.183949, 0.188908, 0.196982, 0.211928, 0.229022, 0.250408", \
           "0.181210, 0.182585, 0.187544, 0.195618, 0.210564, 0.227658, 0.249044", \
           "0.176284, 0.177658, 0.182618, 0.190692, 0.205638, 0.222732, 0.244118", \
           "0.167773, 0.169148, 0.174107, 0.182182, 0.197127, 0.214221, 0.235607", \
           "0.156801, 0.158176, 0.163135, 0.171210, 0.186155, 0.203249, 0.224635", \
           "0.147527, 0.148901, 0.153861, 0.161935, 0.176881, 0.193975, 0.215361", \
           "0.137346, 0.138721, 0.143680, 0.151755, 0.166700, 0.183794, 0.205180" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187686, 0.188847, 0.193427, 0.201736, 0.217458, 0.235108, 0.259187", \
           "0.186322, 0.187483, 0.192063, 0.200372, 0.216094, 0.233744, 0.257823", \
           "0.181396, 0.182557, 0.187137, 0.195446, 0.211168, 0.228817, 0.252897", \
           "0.172885, 0.174046, 0.178627, 0.186935, 0.202657, 0.220307, 0.244387", \
           "0.161913, 0.163075, 0.167655, 0.175964, 0.191686, 0.209335, 0.233415", \
           "0.152639, 0.153800, 0.158380, 0.166689, 0.182411, 0.200060, 0.224140", \
           "0.142458, 0.143620, 0.148200, 0.156509, 0.172231, 0.189880, 0.213960" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.112792, 0.111481, 0.106181, 0.098139, 0.090039, 0.084578, 0.080548", \
           "0.114145, 0.112835, 0.107534, 0.099492, 0.091392, 0.085932, 0.081902", \
           "0.119094, 0.117784, 0.112484, 0.104442, 0.096342, 0.090881, 0.086851", \
           "0.127647, 0.126337, 0.121037, 0.112995, 0.104895, 0.099434, 0.095404", \
           "0.139404, 0.138094, 0.132794, 0.124752, 0.116652, 0.111191, 0.107161", \
           "0.149355, 0.148045, 0.142745, 0.134703, 0.126603, 0.121142, 0.117112", \
           "0.160643, 0.159332, 0.154032, 0.145990, 0.137890, 0.132429, 0.128399" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.107766, 0.106598, 0.101963, 0.093721, 0.084891, 0.078606, 0.072696", \
           "0.109119, 0.107952, 0.103316, 0.095075, 0.086245, 0.079960, 0.074049", \
           "0.114068, 0.112901, 0.108265, 0.100024, 0.091194, 0.084909, 0.078999", \
           "0.122621, 0.121454, 0.116818, 0.108577, 0.099747, 0.093462, 0.087552", \
           "0.134378, 0.133211, 0.128575, 0.120334, 0.111504, 0.105219, 0.099309", \
           "0.144329, 0.143162, 0.138526, 0.130285, 0.121455, 0.115170, 0.109260", \
           "0.155617, 0.154449, 0.149814, 0.141572, 0.132742, 0.126457, 0.120547" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889, 0.336889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914, 0.172914");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004457;
      max_transition : 0.306000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.010190, 0.011641, 0.015953, 0.023139, 0.035700, 0.048506, 0.064229", \
           "0.009017, 0.010468, 0.014780, 0.021966, 0.034527, 0.047333, 0.063056", \
           "0.004780, 0.006231, 0.010544, 0.017729, 0.030291, 0.043096, 0.058819", \
           "0.000000, 0.000000, 0.003225, 0.010410, 0.022972, 0.035777, 0.051500", \
           "0.000000, 0.000000, 0.000000, 0.000974, 0.013536, 0.026342, 0.042065", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005560, 0.018365, 0.034088", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.009610, 0.025333" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.011848, 0.013536, 0.018550, 0.026905, 0.041512, 0.056402, 0.074685", \
           "0.010485, 0.012172, 0.017186, 0.025541, 0.040148, 0.055038, 0.073321", \
           "0.005558, 0.007246, 0.012260, 0.020615, 0.035222, 0.050112, 0.068395", \
           "0.000000, 0.000000, 0.003750, 0.012105, 0.026711, 0.041602, 0.059884", \
           "0.000000, 0.000000, 0.000000, 0.001133, 0.015739, 0.030630, 0.048912", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.006465, 0.021355, 0.039638", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.011175, 0.029457" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.150571, 0.149041, 0.143688, 0.137971, 0.132365, 0.128690, 0.126441", \
           "0.151934, 0.150403, 0.145050, 0.139334, 0.133728, 0.130053, 0.127804", \
           "0.156880, 0.155350, 0.149997, 0.144280, 0.138674, 0.134999, 0.132751", \
           "0.165450, 0.163920, 0.158567, 0.152850, 0.147244, 0.143569, 0.141321", \
           "0.177174, 0.175644, 0.170291, 0.164574, 0.158969, 0.155293, 0.153045", \
           "0.187325, 0.185795, 0.180442, 0.174726, 0.169120, 0.165444, 0.163196", \
           "0.198543, 0.197012, 0.191659, 0.185943, 0.180337, 0.176662, 0.174413" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.143983, 0.142315, 0.137235, 0.129798, 0.120873, 0.113648, 0.105242", \
           "0.145346, 0.143677, 0.138598, 0.131160, 0.122236, 0.115011, 0.106605", \
           "0.150293, 0.148624, 0.143545, 0.136107, 0.127182, 0.119958, 0.111552", \
           "0.158862, 0.157194, 0.152114, 0.144677, 0.135752, 0.128528, 0.120122", \
           "0.170587, 0.168918, 0.163839, 0.156401, 0.147476, 0.140252, 0.131846", \
           "0.180738, 0.179069, 0.173990, 0.166552, 0.157627, 0.150403, 0.141997", \
           "0.191955, 0.190286, 0.185207, 0.177769, 0.168845, 0.161620, 0.153214" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535, 0.075535");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369, 0.048369");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148, 0.077148");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.045909, 0.045909, 0.045909, 0.045909, 0.045909, 0.045909, 0.045909");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002665;
      max_transition : 0.306000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261", \
            "0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261, 0.490261" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625", \
            "0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625, 0.421625" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.040323, 0.040359, 0.041790, 0.045374, 0.052072, 0.058051, 0.065067", \
            "0.040040, 0.040076, 0.041507, 0.045091, 0.051789, 0.057768, 0.064784", \
            "0.039807, 0.039843, 0.041274, 0.044858, 0.051556, 0.057535, 0.064551", \
            "0.039791, 0.039827, 0.041258, 0.044842, 0.051540, 0.057519, 0.064535", \
            "0.040679, 0.040716, 0.042146, 0.045731, 0.052429, 0.058408, 0.065424", \
            "0.041474, 0.041510, 0.042941, 0.046525, 0.053223, 0.059202, 0.066218", \
            "0.042751, 0.042788, 0.044218, 0.047802, 0.054500, 0.060479, 0.067496" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.040323, 0.040359, 0.041790, 0.045374, 0.052072, 0.058051, 0.065067", \
            "0.040040, 0.040076, 0.041507, 0.045091, 0.051789, 0.057768, 0.064784", \
            "0.039807, 0.039843, 0.041274, 0.044858, 0.051556, 0.057535, 0.064551", \
            "0.039791, 0.039827, 0.041258, 0.044842, 0.051540, 0.057519, 0.064535", \
            "0.040679, 0.040716, 0.042146, 0.045731, 0.052429, 0.058408, 0.065424", \
            "0.041474, 0.041510, 0.042941, 0.046525, 0.053223, 0.059202, 0.066218", \
            "0.042751, 0.042788, 0.044218, 0.047802, 0.054500, 0.060479, 0.067496" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.040323, 0.040359, 0.041790, 0.045374, 0.052072, 0.058051, 0.065067", \
            "0.040040, 0.040076, 0.041507, 0.045091, 0.051789, 0.057768, 0.064784", \
            "0.039807, 0.039843, 0.041274, 0.044858, 0.051556, 0.057535, 0.064551", \
            "0.039791, 0.039827, 0.041258, 0.044842, 0.051540, 0.057519, 0.064535", \
            "0.040679, 0.040716, 0.042146, 0.045731, 0.052429, 0.058408, 0.065424", \
            "0.041474, 0.041510, 0.042941, 0.046525, 0.053223, 0.059202, 0.066218", \
            "0.042751, 0.042788, 0.044218, 0.047802, 0.054500, 0.060479, 0.067496" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.040323, 0.040359, 0.041790, 0.045374, 0.052072, 0.058051, 0.065067", \
            "0.040040, 0.040076, 0.041507, 0.045091, 0.051789, 0.057768, 0.064784", \
            "0.039807, 0.039843, 0.041274, 0.044858, 0.051556, 0.057535, 0.064551", \
            "0.039791, 0.039827, 0.041258, 0.044842, 0.051540, 0.057519, 0.064535", \
            "0.040679, 0.040716, 0.042146, 0.045731, 0.052429, 0.058408, 0.065424", \
            "0.041474, 0.041510, 0.042941, 0.046525, 0.053223, 0.059202, 0.066218", \
            "0.042751, 0.042788, 0.044218, 0.047802, 0.054500, 0.060479, 0.067496" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.040323, 0.040359, 0.041790, 0.045374, 0.052072, 0.058051, 0.065067", \
            "0.040040, 0.040076, 0.041507, 0.045091, 0.051789, 0.057768, 0.064784", \
            "0.039807, 0.039843, 0.041274, 0.044858, 0.051556, 0.057535, 0.064551", \
            "0.039791, 0.039827, 0.041258, 0.044842, 0.051540, 0.057519, 0.064535", \
            "0.040679, 0.040716, 0.042146, 0.045731, 0.052429, 0.058408, 0.065424", \
            "0.041474, 0.041510, 0.042941, 0.046525, 0.053223, 0.059202, 0.066218", \
            "0.042751, 0.042788, 0.044218, 0.047802, 0.054500, 0.060479, 0.067496" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("48.273287, 48.273287, 48.273287, 48.273287, 48.273287, 48.273287, 48.273287");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.194479, 2.194479, 2.194479, 2.194479, 2.194479, 2.194479, 2.194479");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004143;
      max_transition : 0.306000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.012039, 0.013481, 0.017911, 0.025261, 0.037967, 0.051133, 0.067251", \
           "0.010866, 0.012308, 0.016738, 0.024088, 0.036794, 0.049960, 0.066078", \
           "0.006629, 0.008071, 0.012502, 0.019852, 0.032558, 0.045724, 0.061842", \
           "0.000000, 0.000752, 0.005183, 0.012533, 0.025239, 0.038405, 0.054523", \
           "0.000000, 0.000000, 0.000000, 0.003097, 0.015803, 0.028969, 0.045087", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007827, 0.020992, 0.037111", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012237, 0.028356" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.013999, 0.015675, 0.020827, 0.029373, 0.044148, 0.059457, 0.078199", \
           "0.012635, 0.014311, 0.019463, 0.028009, 0.042784, 0.058093, 0.076835", \
           "0.007708, 0.009385, 0.014537, 0.023083, 0.037858, 0.053167, 0.071909", \
           "0.000000, 0.000875, 0.006026, 0.014573, 0.029348, 0.044656, 0.063399", \
           "0.000000, 0.000000, 0.000000, 0.003601, 0.018376, 0.033685, 0.052427", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009101, 0.024410, 0.043152", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014230, 0.032972" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.150438, 0.148925, 0.143511, 0.137697, 0.132029, 0.128345, 0.126428", \
           "0.151801, 0.150288, 0.144874, 0.139060, 0.133392, 0.129708, 0.127791", \
           "0.156747, 0.155234, 0.149820, 0.144007, 0.138338, 0.134654, 0.132737", \
           "0.165317, 0.163804, 0.158390, 0.152577, 0.146908, 0.143224, 0.141307", \
           "0.177041, 0.175528, 0.170114, 0.164301, 0.158633, 0.154949, 0.153031", \
           "0.187192, 0.185680, 0.180265, 0.174452, 0.168784, 0.165100, 0.163182", \
           "0.198410, 0.196897, 0.191483, 0.185669, 0.180001, 0.176317, 0.174400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.143360, 0.141698, 0.136500, 0.128733, 0.119316, 0.111764, 0.103113", \
           "0.144723, 0.143061, 0.137863, 0.130095, 0.120679, 0.113127, 0.104475", \
           "0.149670, 0.148008, 0.142809, 0.135042, 0.125625, 0.118073, 0.109422", \
           "0.158240, 0.156578, 0.151379, 0.143612, 0.134195, 0.126643, 0.117992", \
           "0.169964, 0.168302, 0.163103, 0.155336, 0.145920, 0.138368, 0.129716", \
           "0.180115, 0.178453, 0.173254, 0.165487, 0.156071, 0.148519, 0.139867", \
           "0.191332, 0.189670, 0.184472, 0.176704, 0.167288, 0.159736, 0.151084" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.103604, 0.103604, 0.103604, 0.103604, 0.103604, 0.103604, 0.103604");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.065606, 0.065606, 0.065606, 0.065606, 0.065606, 0.065606, 0.065606");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007838;
      max_transition : 0.306000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.564624, 0.565958, 0.571223, 0.580774, 0.598847, 0.619135, 0.647963", \
            "0.561630, 0.562965, 0.568230, 0.577781, 0.595854, 0.616142, 0.645095", \
            "0.550820, 0.552155, 0.557420, 0.566971, 0.585043, 0.605331, 0.638548", \
            "0.532144, 0.533479, 0.538744, 0.548295, 0.566367, 0.595150, 0.629108", \
            "0.508066, 0.509401, 0.514666, 0.526025, 0.558444, 0.587382, 0.621341", \
            "0.495221, 0.495398, 0.502322, 0.519669, 0.552087, 0.581026, 0.614985", \
            "0.490205, 0.490381, 0.497305, 0.514652, 0.547071, 0.576009, 0.609968" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.594341, 0.595746, 0.601288, 0.611341, 0.630365, 0.651721, 0.680857", \
            "0.591190, 0.592595, 0.598137, 0.608191, 0.627214, 0.648570, 0.677707", \
            "0.579810, 0.581216, 0.586758, 0.596811, 0.615835, 0.637191, 0.666327", \
            "0.560151, 0.561556, 0.567099, 0.577152, 0.596176, 0.617532, 0.646668", \
            "0.534806, 0.536211, 0.541754, 0.551807, 0.572110, 0.598155, 0.628718", \
            "0.514190, 0.514787, 0.520580, 0.536192, 0.565369, 0.591414, 0.621977", \
            "0.508555, 0.508714, 0.514946, 0.530558, 0.559734, 0.585779, 0.616342" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.113832, 0.111866, 0.103881, 0.092567, 0.079164, 0.068855, 0.059240", \
            "0.115622, 0.113655, 0.105670, 0.094356, 0.080954, 0.070645, 0.061029", \
            "0.122151, 0.120184, 0.112200, 0.100885, 0.087483, 0.077174, 0.067558", \
            "0.133438, 0.131472, 0.123487, 0.112173, 0.098770, 0.088462, 0.078846", \
            "0.148924, 0.146958, 0.138973, 0.127659, 0.114256, 0.103948, 0.094332", \
            "0.162098, 0.160132, 0.152147, 0.140833, 0.127430, 0.117122, 0.107506", \
            "0.177011, 0.175044, 0.167060, 0.155746, 0.142343, 0.132034, 0.122418" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.106601, 0.104774, 0.097276, 0.084380, 0.067589, 0.053790, 0.038899", \
            "0.108390, 0.106563, 0.099066, 0.086169, 0.069379, 0.055579, 0.040688", \
            "0.114919, 0.113092, 0.105595, 0.092698, 0.075908, 0.062108, 0.047217", \
            "0.126207, 0.124380, 0.116883, 0.103986, 0.087196, 0.073396, 0.058505", \
            "0.141693, 0.139866, 0.132369, 0.119472, 0.102682, 0.088882, 0.073991", \
            "0.154867, 0.153040, 0.145543, 0.132646, 0.115856, 0.102056, 0.087165", \
            "0.169779, 0.167952, 0.160455, 0.147558, 0.130768, 0.116969, 0.102077" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.188899, 2.188899, 2.188899, 2.188899, 2.188899, 2.188899, 2.188899");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("3.872805, 3.872805, 3.872805, 3.872805, 3.872805, 3.872805, 3.872805");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.026347;
      max_transition : 0.306000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.114941, 0.115255, 0.119487, 0.127923, 0.144309, 0.159131, 0.176210", \
            "0.113810, 0.114124, 0.118356, 0.126792, 0.143179, 0.158001, 0.175079", \
            "0.112878, 0.113192, 0.117424, 0.125860, 0.142246, 0.157068, 0.174147", \
            "0.112813, 0.113127, 0.117359, 0.125795, 0.142182, 0.157004, 0.174082", \
            "0.116368, 0.116682, 0.120914, 0.129350, 0.145737, 0.160559, 0.177637", \
            "0.119547, 0.119861, 0.124093, 0.132528, 0.148915, 0.163737, 0.180816", \
            "0.124656, 0.124970, 0.129202, 0.137637, 0.154024, 0.168846, 0.185925" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.091817, 0.091962, 0.097685, 0.112021, 0.138813, 0.162729, 0.190794", \
            "0.090686, 0.090832, 0.096554, 0.110890, 0.137682, 0.161599, 0.189664", \
            "0.089754, 0.089899, 0.095622, 0.109958, 0.136750, 0.160666, 0.188731", \
            "0.089689, 0.089835, 0.095557, 0.109893, 0.136685, 0.160602, 0.188667", \
            "0.093244, 0.093390, 0.099112, 0.113449, 0.140241, 0.164157, 0.192222", \
            "0.096422, 0.096568, 0.102291, 0.116627, 0.143419, 0.167335, 0.195400", \
            "0.101531, 0.101677, 0.107400, 0.121736, 0.148528, 0.172444, 0.200509" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.120876, 0.120892, 0.119877, 0.114718, 0.104852, 0.094731, 0.081164", \
            "0.122230, 0.122247, 0.121231, 0.116073, 0.106207, 0.096085, 0.082518", \
            "0.127403, 0.127420, 0.126404, 0.121246, 0.111380, 0.101258, 0.087691", \
            "0.135741, 0.135758, 0.134742, 0.129584, 0.119718, 0.109596, 0.096029", \
            "0.147359, 0.147375, 0.146360, 0.141201, 0.131335, 0.121214, 0.107647", \
            "0.157707, 0.157724, 0.156708, 0.151550, 0.141684, 0.131562, 0.117995", \
            "0.168754, 0.168771, 0.167755, 0.162597, 0.152731, 0.142609, 0.129042" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.125286, 0.125148, 0.124721, 0.121154, 0.113760, 0.106208, 0.098673", \
            "0.126640, 0.126503, 0.126076, 0.122509, 0.115115, 0.107563, 0.100028", \
            "0.131813, 0.131676, 0.131248, 0.127682, 0.120288, 0.112735, 0.105201", \
            "0.140151, 0.140014, 0.139587, 0.136020, 0.128626, 0.121074, 0.113539", \
            "0.151769, 0.151631, 0.151204, 0.147637, 0.140243, 0.132691, 0.125156", \
            "0.162117, 0.161980, 0.161553, 0.157986, 0.150592, 0.143040, 0.135505", \
            "0.173164, 0.173026, 0.172599, 0.169032, 0.161639, 0.154086, 0.146552" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.114941, 0.115255, 0.119487, 0.127923, 0.144309, 0.159131, 0.176210", \
            "0.113810, 0.114124, 0.118356, 0.126792, 0.143179, 0.158001, 0.175079", \
            "0.112878, 0.113192, 0.117424, 0.125860, 0.142246, 0.157068, 0.174147", \
            "0.112813, 0.113127, 0.117359, 0.125795, 0.142182, 0.157004, 0.174082", \
            "0.116368, 0.116682, 0.120914, 0.129350, 0.145737, 0.160559, 0.177637", \
            "0.119547, 0.119861, 0.124093, 0.132528, 0.148915, 0.163737, 0.180816", \
            "0.124656, 0.124970, 0.129202, 0.137637, 0.154024, 0.168846, 0.185925" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.091817, 0.091962, 0.097685, 0.112021, 0.138813, 0.162729, 0.190794", \
            "0.090686, 0.090832, 0.096554, 0.110890, 0.137682, 0.161599, 0.189664", \
            "0.089754, 0.089899, 0.095622, 0.109958, 0.136750, 0.160666, 0.188731", \
            "0.089689, 0.089835, 0.095557, 0.109893, 0.136685, 0.160602, 0.188667", \
            "0.093244, 0.093390, 0.099112, 0.113449, 0.140241, 0.164157, 0.192222", \
            "0.096422, 0.096568, 0.102291, 0.116627, 0.143419, 0.167335, 0.195400", \
            "0.101531, 0.101677, 0.107400, 0.121736, 0.148528, 0.172444, 0.200509" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.120876, 0.120892, 0.119877, 0.114718, 0.104852, 0.094731, 0.081164", \
            "0.122230, 0.122247, 0.121231, 0.116073, 0.106207, 0.096085, 0.082518", \
            "0.127403, 0.127420, 0.126404, 0.121246, 0.111380, 0.101258, 0.087691", \
            "0.135741, 0.135758, 0.134742, 0.129584, 0.119718, 0.109596, 0.096029", \
            "0.147359, 0.147375, 0.146360, 0.141201, 0.131335, 0.121214, 0.107647", \
            "0.157707, 0.157724, 0.156708, 0.151550, 0.141684, 0.131562, 0.117995", \
            "0.168754, 0.168771, 0.167755, 0.162597, 0.152731, 0.142609, 0.129042" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.125286, 0.125148, 0.124721, 0.121154, 0.113760, 0.106208, 0.098673", \
            "0.126640, 0.126503, 0.126076, 0.122509, 0.115115, 0.107563, 0.100028", \
            "0.131813, 0.131676, 0.131248, 0.127682, 0.120288, 0.112735, 0.105201", \
            "0.140151, 0.140014, 0.139587, 0.136020, 0.128626, 0.121074, 0.113539", \
            "0.151769, 0.151631, 0.151204, 0.147637, 0.140243, 0.132691, 0.125156", \
            "0.162117, 0.161980, 0.161553, 0.157986, 0.150592, 0.143040, 0.135505", \
            "0.173164, 0.173026, 0.172599, 0.169032, 0.161639, 0.154086, 0.146552" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.328971, 0.328825, 0.323103, 0.308767, 0.281975, 0.258059, 0.229993", \
            "0.330102, 0.329956, 0.324234, 0.309897, 0.283105, 0.259189, 0.231124", \
            "0.331034, 0.330888, 0.325166, 0.310830, 0.284038, 0.260122, 0.232056", \
            "0.331099, 0.330953, 0.325231, 0.310894, 0.284102, 0.260186, 0.232121", \
            "0.327544, 0.327398, 0.321675, 0.307339, 0.280547, 0.256631, 0.228566", \
            "0.324365, 0.324220, 0.318497, 0.304161, 0.277369, 0.253453, 0.225387", \
            "0.319256, 0.319111, 0.313388, 0.299052, 0.272260, 0.248344, 0.220279" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("1.217326, 1.217326, 1.217326, 1.217326, 1.217326, 1.217326, 1.217326");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("1.018605, 1.018605, 1.018605, 1.018605, 1.018605, 1.018605, 1.018605");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004143;
      max_transition : 0.306000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.012039, 0.013481, 0.017911, 0.025261, 0.037967, 0.051133, 0.067251", \
           "0.010866, 0.012308, 0.016738, 0.024088, 0.036794, 0.049960, 0.066078", \
           "0.006629, 0.008071, 0.012502, 0.019852, 0.032558, 0.045724, 0.061842", \
           "0.000000, 0.000752, 0.005183, 0.012533, 0.025239, 0.038405, 0.054523", \
           "0.000000, 0.000000, 0.000000, 0.003097, 0.015803, 0.028969, 0.045087", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007827, 0.020992, 0.037111", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012237, 0.028356" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.013999, 0.015675, 0.020827, 0.029373, 0.044148, 0.059457, 0.078199", \
           "0.012635, 0.014311, 0.019463, 0.028009, 0.042784, 0.058093, 0.076835", \
           "0.007708, 0.009385, 0.014537, 0.023083, 0.037858, 0.053167, 0.071909", \
           "0.000000, 0.000875, 0.006026, 0.014573, 0.029348, 0.044656, 0.063399", \
           "0.000000, 0.000000, 0.000000, 0.003601, 0.018376, 0.033685, 0.052427", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009101, 0.024410, 0.043152", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014230, 0.032972" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.150438, 0.148925, 0.143511, 0.137697, 0.132029, 0.128345, 0.126428", \
           "0.151801, 0.150288, 0.144874, 0.139060, 0.133392, 0.129708, 0.127791", \
           "0.156747, 0.155234, 0.149820, 0.144007, 0.138338, 0.134654, 0.132737", \
           "0.165317, 0.163804, 0.158390, 0.152577, 0.146908, 0.143224, 0.141307", \
           "0.177041, 0.175528, 0.170114, 0.164301, 0.158633, 0.154949, 0.153031", \
           "0.187192, 0.185680, 0.180265, 0.174452, 0.168784, 0.165100, 0.163182", \
           "0.198410, 0.196897, 0.191483, 0.185669, 0.180001, 0.176317, 0.174400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.143360, 0.141698, 0.136500, 0.128733, 0.119316, 0.111764, 0.103113", \
           "0.144723, 0.143061, 0.137863, 0.130095, 0.120679, 0.113127, 0.104475", \
           "0.149670, 0.148008, 0.142809, 0.135042, 0.125625, 0.118073, 0.109422", \
           "0.158240, 0.156578, 0.151379, 0.143612, 0.134195, 0.126643, 0.117992", \
           "0.169964, 0.168302, 0.163103, 0.155336, 0.145920, 0.138368, 0.129716", \
           "0.180115, 0.178453, 0.173254, 0.165487, 0.156071, 0.148519, 0.139867", \
           "0.191332, 0.189670, 0.184472, 0.176704, 0.167288, 0.159736, 0.151084" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.103604, 0.103604, 0.103604, 0.103604, 0.103604, 0.103604, 0.103604");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.065606, 0.065606, 0.065606, 0.065606, 0.065606, 0.065606, 0.065606");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007838;
      max_transition : 0.306000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.564624, 0.565958, 0.571223, 0.580774, 0.598847, 0.619135, 0.647963", \
            "0.561630, 0.562965, 0.568230, 0.577781, 0.595854, 0.616142, 0.645095", \
            "0.550820, 0.552155, 0.557420, 0.566971, 0.585043, 0.605331, 0.638548", \
            "0.532144, 0.533479, 0.538744, 0.548295, 0.566367, 0.595150, 0.629108", \
            "0.508066, 0.509401, 0.514666, 0.526025, 0.558444, 0.587382, 0.621341", \
            "0.495221, 0.495398, 0.502322, 0.519669, 0.552087, 0.581026, 0.614985", \
            "0.490205, 0.490381, 0.497305, 0.514652, 0.547071, 0.576009, 0.609968" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.594341, 0.595746, 0.601288, 0.611341, 0.630365, 0.651721, 0.680857", \
            "0.591190, 0.592595, 0.598137, 0.608191, 0.627214, 0.648570, 0.677707", \
            "0.579810, 0.581216, 0.586758, 0.596811, 0.615835, 0.637191, 0.666327", \
            "0.560151, 0.561556, 0.567099, 0.577152, 0.596176, 0.617532, 0.646668", \
            "0.534806, 0.536211, 0.541754, 0.551807, 0.572110, 0.598155, 0.628718", \
            "0.514190, 0.514787, 0.520580, 0.536192, 0.565369, 0.591414, 0.621977", \
            "0.508555, 0.508714, 0.514946, 0.530558, 0.559734, 0.585779, 0.616342" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.113832, 0.111866, 0.103881, 0.092567, 0.079164, 0.068855, 0.059240", \
            "0.115622, 0.113655, 0.105670, 0.094356, 0.080954, 0.070645, 0.061029", \
            "0.122151, 0.120184, 0.112200, 0.100885, 0.087483, 0.077174, 0.067558", \
            "0.133438, 0.131472, 0.123487, 0.112173, 0.098770, 0.088462, 0.078846", \
            "0.148924, 0.146958, 0.138973, 0.127659, 0.114256, 0.103948, 0.094332", \
            "0.162098, 0.160132, 0.152147, 0.140833, 0.127430, 0.117122, 0.107506", \
            "0.177011, 0.175044, 0.167060, 0.155746, 0.142343, 0.132034, 0.122418" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.106601, 0.104774, 0.097276, 0.084380, 0.067589, 0.053790, 0.038899", \
            "0.108390, 0.106563, 0.099066, 0.086169, 0.069379, 0.055579, 0.040688", \
            "0.114919, 0.113092, 0.105595, 0.092698, 0.075908, 0.062108, 0.047217", \
            "0.126207, 0.124380, 0.116883, 0.103986, 0.087196, 0.073396, 0.058505", \
            "0.141693, 0.139866, 0.132369, 0.119472, 0.102682, 0.088882, 0.073991", \
            "0.154867, 0.153040, 0.145543, 0.132646, 0.115856, 0.102056, 0.087165", \
            "0.169779, 0.167952, 0.160455, 0.147558, 0.130768, 0.116969, 0.102077" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.188899, 2.188899, 2.188899, 2.188899, 2.188899, 2.188899, 2.188899");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("3.872805, 3.872805, 3.872805, 3.872805, 3.872805, 3.872805, 3.872805");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002709;
      max_transition : 0.306000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492", \
            "0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492, 0.930492" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057", \
            "1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057, 1.481057" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 8.292e-04;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 8.576e-04;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 1.372e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 8.577e-04;
    }
  }
}
