
STM32Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038b8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080039c4  080039c4  000139c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039e8  080039e8  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  080039e8  080039e8  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039e8  080039e8  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039e8  080039e8  000139e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039ec  080039ec  000139ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  080039f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000002c  08003a1c  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08003a1c  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a35a  00000000  00000000  00020055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a3  00000000  00000000  0002a3af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  0002c458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a58  00000000  00000000  0002d020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017845  00000000  00000000  0002da78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e60e  00000000  00000000  000452bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082b4b  00000000  00000000  000538cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d6416  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c90  00000000  00000000  000d646c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000002c 	.word	0x2000002c
 8000128:	00000000 	.word	0x00000000
 800012c:	080039ac 	.word	0x080039ac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000030 	.word	0x20000030
 8000148:	080039ac 	.word	0x080039ac

0800014c <display7SegLed>:
void displayDigit1(int);
void displayDigit2(int);
void ENSet(int);


void display7SegLed(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if (currentEN == 0){
 8000150:	4b13      	ldr	r3, [pc, #76]	; (80001a0 <display7SegLed+0x54>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	d110      	bne.n	800017a <display7SegLed+0x2e>
		displayDigit1(timer_buffer[0]);
 8000158:	4b12      	ldr	r3, [pc, #72]	; (80001a4 <display7SegLed+0x58>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4618      	mov	r0, r3
 800015e:	f000 f8b7 	bl	80002d0 <displayDigit1>
		displayDigit2(timer_buffer[1]);
 8000162:	4b10      	ldr	r3, [pc, #64]	; (80001a4 <display7SegLed+0x58>)
 8000164:	685b      	ldr	r3, [r3, #4]
 8000166:	4618      	mov	r0, r3
 8000168:	f000 fa64 	bl	8000634 <displayDigit2>
		ENSet(0);
 800016c:	2000      	movs	r0, #0
 800016e:	f000 f877 	bl	8000260 <ENSet>
		currentEN = 1;
 8000172:	4b0b      	ldr	r3, [pc, #44]	; (80001a0 <display7SegLed+0x54>)
 8000174:	2201      	movs	r2, #1
 8000176:	601a      	str	r2, [r3, #0]
		displayDigit1(timer_buffer[2]);
		displayDigit2(timer_buffer[3]);
		ENSet(1);
		currentEN = 0;
	}
}
 8000178:	e00f      	b.n	800019a <display7SegLed+0x4e>
		displayDigit1(timer_buffer[2]);
 800017a:	4b0a      	ldr	r3, [pc, #40]	; (80001a4 <display7SegLed+0x58>)
 800017c:	689b      	ldr	r3, [r3, #8]
 800017e:	4618      	mov	r0, r3
 8000180:	f000 f8a6 	bl	80002d0 <displayDigit1>
		displayDigit2(timer_buffer[3]);
 8000184:	4b07      	ldr	r3, [pc, #28]	; (80001a4 <display7SegLed+0x58>)
 8000186:	68db      	ldr	r3, [r3, #12]
 8000188:	4618      	mov	r0, r3
 800018a:	f000 fa53 	bl	8000634 <displayDigit2>
		ENSet(1);
 800018e:	2001      	movs	r0, #1
 8000190:	f000 f866 	bl	8000260 <ENSet>
		currentEN = 0;
 8000194:	4b02      	ldr	r3, [pc, #8]	; (80001a0 <display7SegLed+0x54>)
 8000196:	2200      	movs	r2, #0
 8000198:	601a      	str	r2, [r3, #0]
}
 800019a:	bf00      	nop
 800019c:	bd80      	pop	{r7, pc}
 800019e:	bf00      	nop
 80001a0:	20000048 	.word	0x20000048
 80001a4:	2000004c 	.word	0x2000004c

080001a8 <updateTimerBuffer>:

void updateTimerBuffer(int counter1, int counter2){
 80001a8:	b480      	push	{r7}
 80001aa:	b085      	sub	sp, #20
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	6078      	str	r0, [r7, #4]
 80001b0:	6039      	str	r1, [r7, #0]
	int sec1 = counter1 / 100;
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	4a20      	ldr	r2, [pc, #128]	; (8000238 <updateTimerBuffer+0x90>)
 80001b6:	fb82 1203 	smull	r1, r2, r2, r3
 80001ba:	1152      	asrs	r2, r2, #5
 80001bc:	17db      	asrs	r3, r3, #31
 80001be:	1ad3      	subs	r3, r2, r3
 80001c0:	60fb      	str	r3, [r7, #12]
	int sec2 = counter2 / 100;
 80001c2:	683b      	ldr	r3, [r7, #0]
 80001c4:	4a1c      	ldr	r2, [pc, #112]	; (8000238 <updateTimerBuffer+0x90>)
 80001c6:	fb82 1203 	smull	r1, r2, r2, r3
 80001ca:	1152      	asrs	r2, r2, #5
 80001cc:	17db      	asrs	r3, r3, #31
 80001ce:	1ad3      	subs	r3, r2, r3
 80001d0:	60bb      	str	r3, [r7, #8]
	timer_buffer[0] = sec1 / 10;
 80001d2:	68fb      	ldr	r3, [r7, #12]
 80001d4:	4a19      	ldr	r2, [pc, #100]	; (800023c <updateTimerBuffer+0x94>)
 80001d6:	fb82 1203 	smull	r1, r2, r2, r3
 80001da:	1092      	asrs	r2, r2, #2
 80001dc:	17db      	asrs	r3, r3, #31
 80001de:	1ad3      	subs	r3, r2, r3
 80001e0:	4a17      	ldr	r2, [pc, #92]	; (8000240 <updateTimerBuffer+0x98>)
 80001e2:	6013      	str	r3, [r2, #0]
	timer_buffer[1] = sec1 % 10;
 80001e4:	68f9      	ldr	r1, [r7, #12]
 80001e6:	4b15      	ldr	r3, [pc, #84]	; (800023c <updateTimerBuffer+0x94>)
 80001e8:	fb83 2301 	smull	r2, r3, r3, r1
 80001ec:	109a      	asrs	r2, r3, #2
 80001ee:	17cb      	asrs	r3, r1, #31
 80001f0:	1ad2      	subs	r2, r2, r3
 80001f2:	4613      	mov	r3, r2
 80001f4:	009b      	lsls	r3, r3, #2
 80001f6:	4413      	add	r3, r2
 80001f8:	005b      	lsls	r3, r3, #1
 80001fa:	1aca      	subs	r2, r1, r3
 80001fc:	4b10      	ldr	r3, [pc, #64]	; (8000240 <updateTimerBuffer+0x98>)
 80001fe:	605a      	str	r2, [r3, #4]
	timer_buffer[2] = sec2 / 10;
 8000200:	68bb      	ldr	r3, [r7, #8]
 8000202:	4a0e      	ldr	r2, [pc, #56]	; (800023c <updateTimerBuffer+0x94>)
 8000204:	fb82 1203 	smull	r1, r2, r2, r3
 8000208:	1092      	asrs	r2, r2, #2
 800020a:	17db      	asrs	r3, r3, #31
 800020c:	1ad3      	subs	r3, r2, r3
 800020e:	4a0c      	ldr	r2, [pc, #48]	; (8000240 <updateTimerBuffer+0x98>)
 8000210:	6093      	str	r3, [r2, #8]
	timer_buffer[3] = sec2 % 10;
 8000212:	68b9      	ldr	r1, [r7, #8]
 8000214:	4b09      	ldr	r3, [pc, #36]	; (800023c <updateTimerBuffer+0x94>)
 8000216:	fb83 2301 	smull	r2, r3, r3, r1
 800021a:	109a      	asrs	r2, r3, #2
 800021c:	17cb      	asrs	r3, r1, #31
 800021e:	1ad2      	subs	r2, r2, r3
 8000220:	4613      	mov	r3, r2
 8000222:	009b      	lsls	r3, r3, #2
 8000224:	4413      	add	r3, r2
 8000226:	005b      	lsls	r3, r3, #1
 8000228:	1aca      	subs	r2, r1, r3
 800022a:	4b05      	ldr	r3, [pc, #20]	; (8000240 <updateTimerBuffer+0x98>)
 800022c:	60da      	str	r2, [r3, #12]
}
 800022e:	bf00      	nop
 8000230:	3714      	adds	r7, #20
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	51eb851f 	.word	0x51eb851f
 800023c:	66666667 	.word	0x66666667
 8000240:	2000004c 	.word	0x2000004c

08000244 <clear7Seg>:

void clear7Seg(){
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	ENSet(2);
 8000248:	2002      	movs	r0, #2
 800024a:	f000 f809 	bl	8000260 <ENSet>
	displayDigit1(10);
 800024e:	200a      	movs	r0, #10
 8000250:	f000 f83e 	bl	80002d0 <displayDigit1>
	displayDigit2(10);
 8000254:	200a      	movs	r0, #10
 8000256:	f000 f9ed 	bl	8000634 <displayDigit2>
}
 800025a:	bf00      	nop
 800025c:	bd80      	pop	{r7, pc}
	...

08000260 <ENSet>:

void ENSet(int num){
 8000260:	b580      	push	{r7, lr}
 8000262:	b082      	sub	sp, #8
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
	switch (num){
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2b00      	cmp	r3, #0
 800026c:	d003      	beq.n	8000276 <ENSet+0x16>
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2b01      	cmp	r3, #1
 8000272:	d00d      	beq.n	8000290 <ENSet+0x30>
 8000274:	e019      	b.n	80002aa <ENSet+0x4a>
	case 0:
		HAL_GPIO_WritePin(GPIOB, EN0_Pin, GPIO_PIN_RESET);
 8000276:	2200      	movs	r2, #0
 8000278:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800027c:	4813      	ldr	r0, [pc, #76]	; (80002cc <ENSet+0x6c>)
 800027e:	f002 fb80 	bl	8002982 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN1_Pin, GPIO_PIN_SET);
 8000282:	2201      	movs	r2, #1
 8000284:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000288:	4810      	ldr	r0, [pc, #64]	; (80002cc <ENSet+0x6c>)
 800028a:	f002 fb7a 	bl	8002982 <HAL_GPIO_WritePin>
		break;
 800028e:	e019      	b.n	80002c4 <ENSet+0x64>
	case 1:
		HAL_GPIO_WritePin(GPIOB, EN0_Pin, GPIO_PIN_SET);
 8000290:	2201      	movs	r2, #1
 8000292:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000296:	480d      	ldr	r0, [pc, #52]	; (80002cc <ENSet+0x6c>)
 8000298:	f002 fb73 	bl	8002982 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN1_Pin, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002a2:	480a      	ldr	r0, [pc, #40]	; (80002cc <ENSet+0x6c>)
 80002a4:	f002 fb6d 	bl	8002982 <HAL_GPIO_WritePin>
		break;
 80002a8:	e00c      	b.n	80002c4 <ENSet+0x64>
	default:
		HAL_GPIO_WritePin(GPIOB, EN0_Pin, GPIO_PIN_SET);
 80002aa:	2201      	movs	r2, #1
 80002ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002b0:	4806      	ldr	r0, [pc, #24]	; (80002cc <ENSet+0x6c>)
 80002b2:	f002 fb66 	bl	8002982 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN1_Pin, GPIO_PIN_SET);
 80002b6:	2201      	movs	r2, #1
 80002b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002bc:	4803      	ldr	r0, [pc, #12]	; (80002cc <ENSet+0x6c>)
 80002be:	f002 fb60 	bl	8002982 <HAL_GPIO_WritePin>
		break;
 80002c2:	bf00      	nop
	}
}
 80002c4:	bf00      	nop
 80002c6:	3708      	adds	r7, #8
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40010c00 	.word	0x40010c00

080002d0 <displayDigit1>:

void displayDigit1 (int num) {
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2b09      	cmp	r3, #9
 80002dc:	f200 8180 	bhi.w	80005e0 <displayDigit1+0x310>
 80002e0:	a201      	add	r2, pc, #4	; (adr r2, 80002e8 <displayDigit1+0x18>)
 80002e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002e6:	bf00      	nop
 80002e8:	08000311 	.word	0x08000311
 80002ec:	08000359 	.word	0x08000359
 80002f0:	080003a1 	.word	0x080003a1
 80002f4:	080003e9 	.word	0x080003e9
 80002f8:	08000431 	.word	0x08000431
 80002fc:	08000479 	.word	0x08000479
 8000300:	080004c1 	.word	0x080004c1
 8000304:	08000509 	.word	0x08000509
 8000308:	08000551 	.word	0x08000551
 800030c:	08000599 	.word	0x08000599
    switch (num) {
        case 0:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000310:	2200      	movs	r2, #0
 8000312:	2101      	movs	r1, #1
 8000314:	48c6      	ldr	r0, [pc, #792]	; (8000630 <displayDigit1+0x360>)
 8000316:	f002 fb34 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	2102      	movs	r1, #2
 800031e:	48c4      	ldr	r0, [pc, #784]	; (8000630 <displayDigit1+0x360>)
 8000320:	f002 fb2f 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000324:	2200      	movs	r2, #0
 8000326:	2104      	movs	r1, #4
 8000328:	48c1      	ldr	r0, [pc, #772]	; (8000630 <displayDigit1+0x360>)
 800032a:	f002 fb2a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 800032e:	2200      	movs	r2, #0
 8000330:	2108      	movs	r1, #8
 8000332:	48bf      	ldr	r0, [pc, #764]	; (8000630 <displayDigit1+0x360>)
 8000334:	f002 fb25 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8000338:	2200      	movs	r2, #0
 800033a:	2110      	movs	r1, #16
 800033c:	48bc      	ldr	r0, [pc, #752]	; (8000630 <displayDigit1+0x360>)
 800033e:	f002 fb20 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000342:	2200      	movs	r2, #0
 8000344:	2120      	movs	r1, #32
 8000346:	48ba      	ldr	r0, [pc, #744]	; (8000630 <displayDigit1+0x360>)
 8000348:	f002 fb1b 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 800034c:	2201      	movs	r2, #1
 800034e:	2140      	movs	r1, #64	; 0x40
 8000350:	48b7      	ldr	r0, [pc, #732]	; (8000630 <displayDigit1+0x360>)
 8000352:	f002 fb16 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000356:	e167      	b.n	8000628 <displayDigit1+0x358>
        case 1:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000358:	2201      	movs	r2, #1
 800035a:	2101      	movs	r1, #1
 800035c:	48b4      	ldr	r0, [pc, #720]	; (8000630 <displayDigit1+0x360>)
 800035e:	f002 fb10 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000362:	2200      	movs	r2, #0
 8000364:	2102      	movs	r1, #2
 8000366:	48b2      	ldr	r0, [pc, #712]	; (8000630 <displayDigit1+0x360>)
 8000368:	f002 fb0b 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 800036c:	2200      	movs	r2, #0
 800036e:	2104      	movs	r1, #4
 8000370:	48af      	ldr	r0, [pc, #700]	; (8000630 <displayDigit1+0x360>)
 8000372:	f002 fb06 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000376:	2201      	movs	r2, #1
 8000378:	2108      	movs	r1, #8
 800037a:	48ad      	ldr	r0, [pc, #692]	; (8000630 <displayDigit1+0x360>)
 800037c:	f002 fb01 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000380:	2201      	movs	r2, #1
 8000382:	2110      	movs	r1, #16
 8000384:	48aa      	ldr	r0, [pc, #680]	; (8000630 <displayDigit1+0x360>)
 8000386:	f002 fafc 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 800038a:	2201      	movs	r2, #1
 800038c:	2120      	movs	r1, #32
 800038e:	48a8      	ldr	r0, [pc, #672]	; (8000630 <displayDigit1+0x360>)
 8000390:	f002 faf7 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2140      	movs	r1, #64	; 0x40
 8000398:	48a5      	ldr	r0, [pc, #660]	; (8000630 <displayDigit1+0x360>)
 800039a:	f002 faf2 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 800039e:	e143      	b.n	8000628 <displayDigit1+0x358>
        case 2:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	2101      	movs	r1, #1
 80003a4:	48a2      	ldr	r0, [pc, #648]	; (8000630 <displayDigit1+0x360>)
 80003a6:	f002 faec 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80003aa:	2200      	movs	r2, #0
 80003ac:	2102      	movs	r1, #2
 80003ae:	48a0      	ldr	r0, [pc, #640]	; (8000630 <displayDigit1+0x360>)
 80003b0:	f002 fae7 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 80003b4:	2201      	movs	r2, #1
 80003b6:	2104      	movs	r1, #4
 80003b8:	489d      	ldr	r0, [pc, #628]	; (8000630 <displayDigit1+0x360>)
 80003ba:	f002 fae2 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80003be:	2200      	movs	r2, #0
 80003c0:	2108      	movs	r1, #8
 80003c2:	489b      	ldr	r0, [pc, #620]	; (8000630 <displayDigit1+0x360>)
 80003c4:	f002 fadd 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 80003c8:	2200      	movs	r2, #0
 80003ca:	2110      	movs	r1, #16
 80003cc:	4898      	ldr	r0, [pc, #608]	; (8000630 <displayDigit1+0x360>)
 80003ce:	f002 fad8 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 80003d2:	2201      	movs	r2, #1
 80003d4:	2120      	movs	r1, #32
 80003d6:	4896      	ldr	r0, [pc, #600]	; (8000630 <displayDigit1+0x360>)
 80003d8:	f002 fad3 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80003dc:	2200      	movs	r2, #0
 80003de:	2140      	movs	r1, #64	; 0x40
 80003e0:	4893      	ldr	r0, [pc, #588]	; (8000630 <displayDigit1+0x360>)
 80003e2:	f002 face 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 80003e6:	e11f      	b.n	8000628 <displayDigit1+0x358>
        case 3:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	2101      	movs	r1, #1
 80003ec:	4890      	ldr	r0, [pc, #576]	; (8000630 <displayDigit1+0x360>)
 80003ee:	f002 fac8 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	2102      	movs	r1, #2
 80003f6:	488e      	ldr	r0, [pc, #568]	; (8000630 <displayDigit1+0x360>)
 80003f8:	f002 fac3 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2104      	movs	r1, #4
 8000400:	488b      	ldr	r0, [pc, #556]	; (8000630 <displayDigit1+0x360>)
 8000402:	f002 fabe 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2108      	movs	r1, #8
 800040a:	4889      	ldr	r0, [pc, #548]	; (8000630 <displayDigit1+0x360>)
 800040c:	f002 fab9 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000410:	2201      	movs	r2, #1
 8000412:	2110      	movs	r1, #16
 8000414:	4886      	ldr	r0, [pc, #536]	; (8000630 <displayDigit1+0x360>)
 8000416:	f002 fab4 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 800041a:	2201      	movs	r2, #1
 800041c:	2120      	movs	r1, #32
 800041e:	4884      	ldr	r0, [pc, #528]	; (8000630 <displayDigit1+0x360>)
 8000420:	f002 faaf 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2140      	movs	r1, #64	; 0x40
 8000428:	4881      	ldr	r0, [pc, #516]	; (8000630 <displayDigit1+0x360>)
 800042a:	f002 faaa 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 800042e:	e0fb      	b.n	8000628 <displayDigit1+0x358>
        case 4:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000430:	2201      	movs	r2, #1
 8000432:	2101      	movs	r1, #1
 8000434:	487e      	ldr	r0, [pc, #504]	; (8000630 <displayDigit1+0x360>)
 8000436:	f002 faa4 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800043a:	2200      	movs	r2, #0
 800043c:	2102      	movs	r1, #2
 800043e:	487c      	ldr	r0, [pc, #496]	; (8000630 <displayDigit1+0x360>)
 8000440:	f002 fa9f 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2104      	movs	r1, #4
 8000448:	4879      	ldr	r0, [pc, #484]	; (8000630 <displayDigit1+0x360>)
 800044a:	f002 fa9a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 800044e:	2201      	movs	r2, #1
 8000450:	2108      	movs	r1, #8
 8000452:	4877      	ldr	r0, [pc, #476]	; (8000630 <displayDigit1+0x360>)
 8000454:	f002 fa95 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000458:	2201      	movs	r2, #1
 800045a:	2110      	movs	r1, #16
 800045c:	4874      	ldr	r0, [pc, #464]	; (8000630 <displayDigit1+0x360>)
 800045e:	f002 fa90 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000462:	2200      	movs	r2, #0
 8000464:	2120      	movs	r1, #32
 8000466:	4872      	ldr	r0, [pc, #456]	; (8000630 <displayDigit1+0x360>)
 8000468:	f002 fa8b 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 800046c:	2200      	movs	r2, #0
 800046e:	2140      	movs	r1, #64	; 0x40
 8000470:	486f      	ldr	r0, [pc, #444]	; (8000630 <displayDigit1+0x360>)
 8000472:	f002 fa86 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000476:	e0d7      	b.n	8000628 <displayDigit1+0x358>
        case 5:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000478:	2200      	movs	r2, #0
 800047a:	2101      	movs	r1, #1
 800047c:	486c      	ldr	r0, [pc, #432]	; (8000630 <displayDigit1+0x360>)
 800047e:	f002 fa80 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000482:	2201      	movs	r2, #1
 8000484:	2102      	movs	r1, #2
 8000486:	486a      	ldr	r0, [pc, #424]	; (8000630 <displayDigit1+0x360>)
 8000488:	f002 fa7b 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	2104      	movs	r1, #4
 8000490:	4867      	ldr	r0, [pc, #412]	; (8000630 <displayDigit1+0x360>)
 8000492:	f002 fa76 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 8000496:	2200      	movs	r2, #0
 8000498:	2108      	movs	r1, #8
 800049a:	4865      	ldr	r0, [pc, #404]	; (8000630 <displayDigit1+0x360>)
 800049c:	f002 fa71 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80004a0:	2201      	movs	r2, #1
 80004a2:	2110      	movs	r1, #16
 80004a4:	4862      	ldr	r0, [pc, #392]	; (8000630 <displayDigit1+0x360>)
 80004a6:	f002 fa6c 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2120      	movs	r1, #32
 80004ae:	4860      	ldr	r0, [pc, #384]	; (8000630 <displayDigit1+0x360>)
 80004b0:	f002 fa67 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80004b4:	2200      	movs	r2, #0
 80004b6:	2140      	movs	r1, #64	; 0x40
 80004b8:	485d      	ldr	r0, [pc, #372]	; (8000630 <displayDigit1+0x360>)
 80004ba:	f002 fa62 	bl	8002982 <HAL_GPIO_WritePin>
        	break;
 80004be:	e0b3      	b.n	8000628 <displayDigit1+0x358>
        case 6:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80004c0:	2200      	movs	r2, #0
 80004c2:	2101      	movs	r1, #1
 80004c4:	485a      	ldr	r0, [pc, #360]	; (8000630 <displayDigit1+0x360>)
 80004c6:	f002 fa5c 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 80004ca:	2201      	movs	r2, #1
 80004cc:	2102      	movs	r1, #2
 80004ce:	4858      	ldr	r0, [pc, #352]	; (8000630 <displayDigit1+0x360>)
 80004d0:	f002 fa57 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2104      	movs	r1, #4
 80004d8:	4855      	ldr	r0, [pc, #340]	; (8000630 <displayDigit1+0x360>)
 80004da:	f002 fa52 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2108      	movs	r1, #8
 80004e2:	4853      	ldr	r0, [pc, #332]	; (8000630 <displayDigit1+0x360>)
 80004e4:	f002 fa4d 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2110      	movs	r1, #16
 80004ec:	4850      	ldr	r0, [pc, #320]	; (8000630 <displayDigit1+0x360>)
 80004ee:	f002 fa48 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2120      	movs	r1, #32
 80004f6:	484e      	ldr	r0, [pc, #312]	; (8000630 <displayDigit1+0x360>)
 80004f8:	f002 fa43 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2140      	movs	r1, #64	; 0x40
 8000500:	484b      	ldr	r0, [pc, #300]	; (8000630 <displayDigit1+0x360>)
 8000502:	f002 fa3e 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000506:	e08f      	b.n	8000628 <displayDigit1+0x358>
        case 7:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2101      	movs	r1, #1
 800050c:	4848      	ldr	r0, [pc, #288]	; (8000630 <displayDigit1+0x360>)
 800050e:	f002 fa38 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000512:	2200      	movs	r2, #0
 8000514:	2102      	movs	r1, #2
 8000516:	4846      	ldr	r0, [pc, #280]	; (8000630 <displayDigit1+0x360>)
 8000518:	f002 fa33 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2104      	movs	r1, #4
 8000520:	4843      	ldr	r0, [pc, #268]	; (8000630 <displayDigit1+0x360>)
 8000522:	f002 fa2e 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000526:	2201      	movs	r2, #1
 8000528:	2108      	movs	r1, #8
 800052a:	4841      	ldr	r0, [pc, #260]	; (8000630 <displayDigit1+0x360>)
 800052c:	f002 fa29 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000530:	2201      	movs	r2, #1
 8000532:	2110      	movs	r1, #16
 8000534:	483e      	ldr	r0, [pc, #248]	; (8000630 <displayDigit1+0x360>)
 8000536:	f002 fa24 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 800053a:	2201      	movs	r2, #1
 800053c:	2120      	movs	r1, #32
 800053e:	483c      	ldr	r0, [pc, #240]	; (8000630 <displayDigit1+0x360>)
 8000540:	f002 fa1f 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000544:	2201      	movs	r2, #1
 8000546:	2140      	movs	r1, #64	; 0x40
 8000548:	4839      	ldr	r0, [pc, #228]	; (8000630 <displayDigit1+0x360>)
 800054a:	f002 fa1a 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 800054e:	e06b      	b.n	8000628 <displayDigit1+0x358>
        case 8:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	2101      	movs	r1, #1
 8000554:	4836      	ldr	r0, [pc, #216]	; (8000630 <displayDigit1+0x360>)
 8000556:	f002 fa14 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800055a:	2200      	movs	r2, #0
 800055c:	2102      	movs	r1, #2
 800055e:	4834      	ldr	r0, [pc, #208]	; (8000630 <displayDigit1+0x360>)
 8000560:	f002 fa0f 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000564:	2200      	movs	r2, #0
 8000566:	2104      	movs	r1, #4
 8000568:	4831      	ldr	r0, [pc, #196]	; (8000630 <displayDigit1+0x360>)
 800056a:	f002 fa0a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	2108      	movs	r1, #8
 8000572:	482f      	ldr	r0, [pc, #188]	; (8000630 <displayDigit1+0x360>)
 8000574:	f002 fa05 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	2110      	movs	r1, #16
 800057c:	482c      	ldr	r0, [pc, #176]	; (8000630 <displayDigit1+0x360>)
 800057e:	f002 fa00 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	2120      	movs	r1, #32
 8000586:	482a      	ldr	r0, [pc, #168]	; (8000630 <displayDigit1+0x360>)
 8000588:	f002 f9fb 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	2140      	movs	r1, #64	; 0x40
 8000590:	4827      	ldr	r0, [pc, #156]	; (8000630 <displayDigit1+0x360>)
 8000592:	f002 f9f6 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000596:	e047      	b.n	8000628 <displayDigit1+0x358>
        case 9:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2101      	movs	r1, #1
 800059c:	4824      	ldr	r0, [pc, #144]	; (8000630 <displayDigit1+0x360>)
 800059e:	f002 f9f0 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	2102      	movs	r1, #2
 80005a6:	4822      	ldr	r0, [pc, #136]	; (8000630 <displayDigit1+0x360>)
 80005a8:	f002 f9eb 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2104      	movs	r1, #4
 80005b0:	481f      	ldr	r0, [pc, #124]	; (8000630 <displayDigit1+0x360>)
 80005b2:	f002 f9e6 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2108      	movs	r1, #8
 80005ba:	481d      	ldr	r0, [pc, #116]	; (8000630 <displayDigit1+0x360>)
 80005bc:	f002 f9e1 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80005c0:	2201      	movs	r2, #1
 80005c2:	2110      	movs	r1, #16
 80005c4:	481a      	ldr	r0, [pc, #104]	; (8000630 <displayDigit1+0x360>)
 80005c6:	f002 f9dc 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2120      	movs	r1, #32
 80005ce:	4818      	ldr	r0, [pc, #96]	; (8000630 <displayDigit1+0x360>)
 80005d0:	f002 f9d7 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80005d4:	2200      	movs	r2, #0
 80005d6:	2140      	movs	r1, #64	; 0x40
 80005d8:	4815      	ldr	r0, [pc, #84]	; (8000630 <displayDigit1+0x360>)
 80005da:	f002 f9d2 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 80005de:	e023      	b.n	8000628 <displayDigit1+0x358>
        default:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	2101      	movs	r1, #1
 80005e4:	4812      	ldr	r0, [pc, #72]	; (8000630 <displayDigit1+0x360>)
 80005e6:	f002 f9cc 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	2102      	movs	r1, #2
 80005ee:	4810      	ldr	r0, [pc, #64]	; (8000630 <displayDigit1+0x360>)
 80005f0:	f002 f9c7 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	2104      	movs	r1, #4
 80005f8:	480d      	ldr	r0, [pc, #52]	; (8000630 <displayDigit1+0x360>)
 80005fa:	f002 f9c2 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	2108      	movs	r1, #8
 8000602:	480b      	ldr	r0, [pc, #44]	; (8000630 <displayDigit1+0x360>)
 8000604:	f002 f9bd 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000608:	2201      	movs	r2, #1
 800060a:	2110      	movs	r1, #16
 800060c:	4808      	ldr	r0, [pc, #32]	; (8000630 <displayDigit1+0x360>)
 800060e:	f002 f9b8 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000612:	2201      	movs	r2, #1
 8000614:	2120      	movs	r1, #32
 8000616:	4806      	ldr	r0, [pc, #24]	; (8000630 <displayDigit1+0x360>)
 8000618:	f002 f9b3 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 800061c:	2201      	movs	r2, #1
 800061e:	2140      	movs	r1, #64	; 0x40
 8000620:	4803      	ldr	r0, [pc, #12]	; (8000630 <displayDigit1+0x360>)
 8000622:	f002 f9ae 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000626:	bf00      	nop
    }
}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40010c00 	.word	0x40010c00

08000634 <displayDigit2>:

void displayDigit2 (int num) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	2b09      	cmp	r3, #9
 8000640:	f200 81be 	bhi.w	80009c0 <displayDigit2+0x38c>
 8000644:	a201      	add	r2, pc, #4	; (adr r2, 800064c <displayDigit2+0x18>)
 8000646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800064a:	bf00      	nop
 800064c:	08000675 	.word	0x08000675
 8000650:	080006c9 	.word	0x080006c9
 8000654:	0800071d 	.word	0x0800071d
 8000658:	08000771 	.word	0x08000771
 800065c:	080007c5 	.word	0x080007c5
 8000660:	08000819 	.word	0x08000819
 8000664:	0800086d 	.word	0x0800086d
 8000668:	080008c1 	.word	0x080008c1
 800066c:	08000915 	.word	0x08000915
 8000670:	08000969 	.word	0x08000969
    switch (num) {
        case 0:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	2180      	movs	r1, #128	; 0x80
 8000678:	48d0      	ldr	r0, [pc, #832]	; (80009bc <displayDigit2+0x388>)
 800067a:	f002 f982 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000684:	48cd      	ldr	r0, [pc, #820]	; (80009bc <displayDigit2+0x388>)
 8000686:	f002 f97c 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000690:	48ca      	ldr	r0, [pc, #808]	; (80009bc <displayDigit2+0x388>)
 8000692:	f002 f976 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000696:	2200      	movs	r2, #0
 8000698:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800069c:	48c7      	ldr	r0, [pc, #796]	; (80009bc <displayDigit2+0x388>)
 800069e:	f002 f970 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a8:	48c4      	ldr	r0, [pc, #784]	; (80009bc <displayDigit2+0x388>)
 80006aa:	f002 f96a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 80006ae:	2200      	movs	r2, #0
 80006b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006b4:	48c1      	ldr	r0, [pc, #772]	; (80009bc <displayDigit2+0x388>)
 80006b6:	f002 f964 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006c0:	48be      	ldr	r0, [pc, #760]	; (80009bc <displayDigit2+0x388>)
 80006c2:	f002 f95e 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 80006c6:	e1a5      	b.n	8000a14 <displayDigit2+0x3e0>
        case 1:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2180      	movs	r1, #128	; 0x80
 80006cc:	48bb      	ldr	r0, [pc, #748]	; (80009bc <displayDigit2+0x388>)
 80006ce:	f002 f958 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d8:	48b8      	ldr	r0, [pc, #736]	; (80009bc <displayDigit2+0x388>)
 80006da:	f002 f952 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80006de:	2200      	movs	r2, #0
 80006e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e4:	48b5      	ldr	r0, [pc, #724]	; (80009bc <displayDigit2+0x388>)
 80006e6:	f002 f94c 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006f0:	48b2      	ldr	r0, [pc, #712]	; (80009bc <displayDigit2+0x388>)
 80006f2:	f002 f946 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80006f6:	2201      	movs	r2, #1
 80006f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006fc:	48af      	ldr	r0, [pc, #700]	; (80009bc <displayDigit2+0x388>)
 80006fe:	f002 f940 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000708:	48ac      	ldr	r0, [pc, #688]	; (80009bc <displayDigit2+0x388>)
 800070a:	f002 f93a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 800070e:	2201      	movs	r2, #1
 8000710:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000714:	48a9      	ldr	r0, [pc, #676]	; (80009bc <displayDigit2+0x388>)
 8000716:	f002 f934 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 800071a:	e17b      	b.n	8000a14 <displayDigit2+0x3e0>
        case 2:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2180      	movs	r1, #128	; 0x80
 8000720:	48a6      	ldr	r0, [pc, #664]	; (80009bc <displayDigit2+0x388>)
 8000722:	f002 f92e 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	f44f 7180 	mov.w	r1, #256	; 0x100
 800072c:	48a3      	ldr	r0, [pc, #652]	; (80009bc <displayDigit2+0x388>)
 800072e:	f002 f928 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_SET);
 8000732:	2201      	movs	r2, #1
 8000734:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000738:	48a0      	ldr	r0, [pc, #640]	; (80009bc <displayDigit2+0x388>)
 800073a:	f002 f922 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000744:	489d      	ldr	r0, [pc, #628]	; (80009bc <displayDigit2+0x388>)
 8000746:	f002 f91c 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 800074a:	2200      	movs	r2, #0
 800074c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000750:	489a      	ldr	r0, [pc, #616]	; (80009bc <displayDigit2+0x388>)
 8000752:	f002 f916 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8000756:	2201      	movs	r2, #1
 8000758:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800075c:	4897      	ldr	r0, [pc, #604]	; (80009bc <displayDigit2+0x388>)
 800075e:	f002 f910 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8000762:	2200      	movs	r2, #0
 8000764:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000768:	4894      	ldr	r0, [pc, #592]	; (80009bc <displayDigit2+0x388>)
 800076a:	f002 f90a 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 800076e:	e151      	b.n	8000a14 <displayDigit2+0x3e0>
        case 3:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2180      	movs	r1, #128	; 0x80
 8000774:	4891      	ldr	r0, [pc, #580]	; (80009bc <displayDigit2+0x388>)
 8000776:	f002 f904 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000780:	488e      	ldr	r0, [pc, #568]	; (80009bc <displayDigit2+0x388>)
 8000782:	f002 f8fe 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 8000786:	2200      	movs	r2, #0
 8000788:	f44f 7100 	mov.w	r1, #512	; 0x200
 800078c:	488b      	ldr	r0, [pc, #556]	; (80009bc <displayDigit2+0x388>)
 800078e:	f002 f8f8 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000798:	4888      	ldr	r0, [pc, #544]	; (80009bc <displayDigit2+0x388>)
 800079a:	f002 f8f2 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a4:	4885      	ldr	r0, [pc, #532]	; (80009bc <displayDigit2+0x388>)
 80007a6:	f002 f8ec 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80007aa:	2201      	movs	r2, #1
 80007ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b0:	4882      	ldr	r0, [pc, #520]	; (80009bc <displayDigit2+0x388>)
 80007b2:	f002 f8e6 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007bc:	487f      	ldr	r0, [pc, #508]	; (80009bc <displayDigit2+0x388>)
 80007be:	f002 f8e0 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 80007c2:	e127      	b.n	8000a14 <displayDigit2+0x3e0>
        case 4:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 80007c4:	2201      	movs	r2, #1
 80007c6:	2180      	movs	r1, #128	; 0x80
 80007c8:	487c      	ldr	r0, [pc, #496]	; (80009bc <displayDigit2+0x388>)
 80007ca:	f002 f8da 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007d4:	4879      	ldr	r0, [pc, #484]	; (80009bc <displayDigit2+0x388>)
 80007d6:	f002 f8d4 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007e0:	4876      	ldr	r0, [pc, #472]	; (80009bc <displayDigit2+0x388>)
 80007e2:	f002 f8ce 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80007e6:	2201      	movs	r2, #1
 80007e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ec:	4873      	ldr	r0, [pc, #460]	; (80009bc <displayDigit2+0x388>)
 80007ee:	f002 f8c8 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80007f2:	2201      	movs	r2, #1
 80007f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007f8:	4870      	ldr	r0, [pc, #448]	; (80009bc <displayDigit2+0x388>)
 80007fa:	f002 f8c2 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000804:	486d      	ldr	r0, [pc, #436]	; (80009bc <displayDigit2+0x388>)
 8000806:	f002 f8bc 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000810:	486a      	ldr	r0, [pc, #424]	; (80009bc <displayDigit2+0x388>)
 8000812:	f002 f8b6 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000816:	e0fd      	b.n	8000a14 <displayDigit2+0x3e0>
        case 5:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000818:	2200      	movs	r2, #0
 800081a:	2180      	movs	r1, #128	; 0x80
 800081c:	4867      	ldr	r0, [pc, #412]	; (80009bc <displayDigit2+0x388>)
 800081e:	f002 f8b0 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000828:	4864      	ldr	r0, [pc, #400]	; (80009bc <displayDigit2+0x388>)
 800082a:	f002 f8aa 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 800082e:	2200      	movs	r2, #0
 8000830:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000834:	4861      	ldr	r0, [pc, #388]	; (80009bc <displayDigit2+0x388>)
 8000836:	f002 f8a4 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000840:	485e      	ldr	r0, [pc, #376]	; (80009bc <displayDigit2+0x388>)
 8000842:	f002 f89e 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 8000846:	2201      	movs	r2, #1
 8000848:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084c:	485b      	ldr	r0, [pc, #364]	; (80009bc <displayDigit2+0x388>)
 800084e:	f002 f898 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000858:	4858      	ldr	r0, [pc, #352]	; (80009bc <displayDigit2+0x388>)
 800085a:	f002 f892 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000864:	4855      	ldr	r0, [pc, #340]	; (80009bc <displayDigit2+0x388>)
 8000866:	f002 f88c 	bl	8002982 <HAL_GPIO_WritePin>
        	break;
 800086a:	e0d3      	b.n	8000a14 <displayDigit2+0x3e0>
        case 6:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	2180      	movs	r1, #128	; 0x80
 8000870:	4852      	ldr	r0, [pc, #328]	; (80009bc <displayDigit2+0x388>)
 8000872:	f002 f886 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 8000876:	2201      	movs	r2, #1
 8000878:	f44f 7180 	mov.w	r1, #256	; 0x100
 800087c:	484f      	ldr	r0, [pc, #316]	; (80009bc <displayDigit2+0x388>)
 800087e:	f002 f880 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000888:	484c      	ldr	r0, [pc, #304]	; (80009bc <displayDigit2+0x388>)
 800088a:	f002 f87a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000894:	4849      	ldr	r0, [pc, #292]	; (80009bc <displayDigit2+0x388>)
 8000896:	f002 f874 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008a0:	4846      	ldr	r0, [pc, #280]	; (80009bc <displayDigit2+0x388>)
 80008a2:	f002 f86e 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ac:	4843      	ldr	r0, [pc, #268]	; (80009bc <displayDigit2+0x388>)
 80008ae:	f002 f868 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008b8:	4840      	ldr	r0, [pc, #256]	; (80009bc <displayDigit2+0x388>)
 80008ba:	f002 f862 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 80008be:	e0a9      	b.n	8000a14 <displayDigit2+0x3e0>
        case 7:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2180      	movs	r1, #128	; 0x80
 80008c4:	483d      	ldr	r0, [pc, #244]	; (80009bc <displayDigit2+0x388>)
 80008c6:	f002 f85c 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008d0:	483a      	ldr	r0, [pc, #232]	; (80009bc <displayDigit2+0x388>)
 80008d2:	f002 f856 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008dc:	4837      	ldr	r0, [pc, #220]	; (80009bc <displayDigit2+0x388>)
 80008de:	f002 f850 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80008e2:	2201      	movs	r2, #1
 80008e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008e8:	4834      	ldr	r0, [pc, #208]	; (80009bc <displayDigit2+0x388>)
 80008ea:	f002 f84a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80008ee:	2201      	movs	r2, #1
 80008f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008f4:	4831      	ldr	r0, [pc, #196]	; (80009bc <displayDigit2+0x388>)
 80008f6:	f002 f844 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000900:	482e      	ldr	r0, [pc, #184]	; (80009bc <displayDigit2+0x388>)
 8000902:	f002 f83e 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000906:	2201      	movs	r2, #1
 8000908:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800090c:	482b      	ldr	r0, [pc, #172]	; (80009bc <displayDigit2+0x388>)
 800090e:	f002 f838 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000912:	e07f      	b.n	8000a14 <displayDigit2+0x3e0>
        case 8:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000914:	2200      	movs	r2, #0
 8000916:	2180      	movs	r1, #128	; 0x80
 8000918:	4828      	ldr	r0, [pc, #160]	; (80009bc <displayDigit2+0x388>)
 800091a:	f002 f832 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000924:	4825      	ldr	r0, [pc, #148]	; (80009bc <displayDigit2+0x388>)
 8000926:	f002 f82c 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000930:	4822      	ldr	r0, [pc, #136]	; (80009bc <displayDigit2+0x388>)
 8000932:	f002 f826 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800093c:	481f      	ldr	r0, [pc, #124]	; (80009bc <displayDigit2+0x388>)
 800093e:	f002 f820 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000948:	481c      	ldr	r0, [pc, #112]	; (80009bc <displayDigit2+0x388>)
 800094a:	f002 f81a 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000954:	4819      	ldr	r0, [pc, #100]	; (80009bc <displayDigit2+0x388>)
 8000956:	f002 f814 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000960:	4816      	ldr	r0, [pc, #88]	; (80009bc <displayDigit2+0x388>)
 8000962:	f002 f80e 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000966:	e055      	b.n	8000a14 <displayDigit2+0x3e0>
        case 9:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2180      	movs	r1, #128	; 0x80
 800096c:	4813      	ldr	r0, [pc, #76]	; (80009bc <displayDigit2+0x388>)
 800096e:	f002 f808 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4810      	ldr	r0, [pc, #64]	; (80009bc <displayDigit2+0x388>)
 800097a:	f002 f802 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000984:	480d      	ldr	r0, [pc, #52]	; (80009bc <displayDigit2+0x388>)
 8000986:	f001 fffc 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000990:	480a      	ldr	r0, [pc, #40]	; (80009bc <displayDigit2+0x388>)
 8000992:	f001 fff6 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800099c:	4807      	ldr	r0, [pc, #28]	; (80009bc <displayDigit2+0x388>)
 800099e:	f001 fff0 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a8:	4804      	ldr	r0, [pc, #16]	; (80009bc <displayDigit2+0x388>)
 80009aa:	f001 ffea 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009b4:	4801      	ldr	r0, [pc, #4]	; (80009bc <displayDigit2+0x388>)
 80009b6:	f001 ffe4 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 80009ba:	e02b      	b.n	8000a14 <displayDigit2+0x3e0>
 80009bc:	40010c00 	.word	0x40010c00
        default:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	2180      	movs	r1, #128	; 0x80
 80009c4:	4815      	ldr	r0, [pc, #84]	; (8000a1c <displayDigit2+0x3e8>)
 80009c6:	f001 ffdc 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 80009ca:	2201      	movs	r2, #1
 80009cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d0:	4812      	ldr	r0, [pc, #72]	; (8000a1c <displayDigit2+0x3e8>)
 80009d2:	f001 ffd6 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_SET);
 80009d6:	2201      	movs	r2, #1
 80009d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009dc:	480f      	ldr	r0, [pc, #60]	; (8000a1c <displayDigit2+0x3e8>)
 80009de:	f001 ffd0 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80009e2:	2201      	movs	r2, #1
 80009e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009e8:	480c      	ldr	r0, [pc, #48]	; (8000a1c <displayDigit2+0x3e8>)
 80009ea:	f001 ffca 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80009ee:	2201      	movs	r2, #1
 80009f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f4:	4809      	ldr	r0, [pc, #36]	; (8000a1c <displayDigit2+0x3e8>)
 80009f6:	f001 ffc4 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80009fa:	2201      	movs	r2, #1
 80009fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a00:	4806      	ldr	r0, [pc, #24]	; (8000a1c <displayDigit2+0x3e8>)
 8000a02:	f001 ffbe 	bl	8002982 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000a06:	2201      	movs	r2, #1
 8000a08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a0c:	4803      	ldr	r0, [pc, #12]	; (8000a1c <displayDigit2+0x3e8>)
 8000a0e:	f001 ffb8 	bl	8002982 <HAL_GPIO_WritePin>
            break;
 8000a12:	bf00      	nop
    }
}
 8000a14:	bf00      	nop
 8000a16:	3708      	adds	r7, #8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40010c00 	.word	0x40010c00

08000a20 <BlinkLed>:
 *      Author: ngoqu
 */

#include "Task.h"

void BlinkLed(){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_FOR_LED_PA5)){
 8000a24:	2000      	movs	r0, #0
 8000a26:	f001 fad7 	bl	8001fd8 <isTimerExpired>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d008      	beq.n	8000a42 <BlinkLed+0x22>
		HAL_GPIO_TogglePin(GPIOA, LED_BLINK_Pin);
 8000a30:	2120      	movs	r1, #32
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <BlinkLed+0x28>)
 8000a34:	f001 ffbd 	bl	80029b2 <HAL_GPIO_TogglePin>
		setTimer(TIMER_FOR_LED_PA5, LED_PA5_CYCLE);
 8000a38:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f001 fa73 	bl	8001f28 <setTimer>
	}
}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40010800 	.word	0x40010800

08000a4c <fsm_run_all>:

void fsm_run_all(){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
	fsm_automatic_run();
 8000a50:	f000 fa4a 	bl	8000ee8 <fsm_automatic_run>
	fsm_manual_run();
 8000a54:	f000 fd9a 	bl	800158c <fsm_manual_run>
	fsm_config_run();
 8000a58:	f000 fbbe 	bl	80011d8 <fsm_config_run>
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <doInit>:

void doInit(){
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	status = INIT;
 8000a64:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <doInit+0x20>)
 8000a66:	220b      	movs	r2, #11
 8000a68:	601a      	str	r2, [r3, #0]
	setTimers(100);
 8000a6a:	2064      	movs	r0, #100	; 0x64
 8000a6c:	f001 fa30 	bl	8001ed0 <setTimers>
	clear7Seg();
 8000a70:	f7ff fbe8 	bl	8000244 <clear7Seg>
	clearAllLed();
 8000a74:	f001 fc16 	bl	80022a4 <clearAllLed>
	button_init();
 8000a78:	f000 f804 	bl	8000a84 <button_init>
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200000ec 	.word	0x200000ec

08000a84 <button_init>:
static int button_doubleClick_flag[MAX_BUTTONS];
static int button_click_count[MAX_BUTTONS];
static int doubleClickTimer[MAX_BUTTONS];


void button_init(void) {
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTONS; i++) {
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	e03f      	b.n	8000b10 <button_init+0x8c>
        KeyReg0[i] = KeyReg1[i] = KeyReg2[i] = NORMAL_STATE;
 8000a90:	4a24      	ldr	r2, [pc, #144]	; (8000b24 <button_init+0xa0>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2101      	movs	r1, #1
 8000a96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a9a:	4a22      	ldr	r2, [pc, #136]	; (8000b24 <button_init+0xa0>)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000aa2:	4921      	ldr	r1, [pc, #132]	; (8000b28 <button_init+0xa4>)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000aaa:	4a1f      	ldr	r2, [pc, #124]	; (8000b28 <button_init+0xa4>)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ab2:	491e      	ldr	r1, [pc, #120]	; (8000b2c <button_init+0xa8>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg3[i] = NORMAL_STATE;
 8000aba:	4a1d      	ldr	r2, [pc, #116]	; (8000b30 <button_init+0xac>)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2101      	movs	r1, #1
 8000ac0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        TimerForKeyPress[i] = 0;
 8000ac4:	4a1b      	ldr	r2, [pc, #108]	; (8000b34 <button_init+0xb0>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2100      	movs	r1, #0
 8000aca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_flag[i] = 0;
 8000ace:	4a1a      	ldr	r2, [pc, #104]	; (8000b38 <button_init+0xb4>)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_longPress_flag[i] = 0;
 8000ad8:	4a18      	ldr	r2, [pc, #96]	; (8000b3c <button_init+0xb8>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2100      	movs	r1, #0
 8000ade:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_release_flag[i] = 0;
 8000ae2:	4a17      	ldr	r2, [pc, #92]	; (8000b40 <button_init+0xbc>)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_doubleClick_flag[i] = 0;
 8000aec:	4a15      	ldr	r2, [pc, #84]	; (8000b44 <button_init+0xc0>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2100      	movs	r1, #0
 8000af2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_click_count[i] = 0;
 8000af6:	4a14      	ldr	r2, [pc, #80]	; (8000b48 <button_init+0xc4>)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2100      	movs	r1, #0
 8000afc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        doubleClickTimer[i] = 0;
 8000b00:	4a12      	ldr	r2, [pc, #72]	; (8000b4c <button_init+0xc8>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2100      	movs	r1, #0
 8000b06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_BUTTONS; i++) {
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	ddbc      	ble.n	8000a90 <button_init+0xc>
    }
}
 8000b16:	bf00      	nop
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bc80      	pop	{r7}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000074 	.word	0x20000074
 8000b28:	20000068 	.word	0x20000068
 8000b2c:	2000005c 	.word	0x2000005c
 8000b30:	20000080 	.word	0x20000080
 8000b34:	2000008c 	.word	0x2000008c
 8000b38:	20000098 	.word	0x20000098
 8000b3c:	200000a4 	.word	0x200000a4
 8000b40:	200000b0 	.word	0x200000b0
 8000b44:	200000bc 	.word	0x200000bc
 8000b48:	200000c8 	.word	0x200000c8
 8000b4c:	200000d4 	.word	0x200000d4

08000b50 <getKeyInput>:

// =============================
// Hm gi nh k mi TIMER_CYCLE (v d 10 ms)
// =============================
void getKeyInput(void) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTONS; i++) {
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	e0dd      	b.n	8000d18 <getKeyInput+0x1c8>
        KeyReg0[i] = KeyReg1[i];
 8000b5c:	4a73      	ldr	r2, [pc, #460]	; (8000d2c <getKeyInput+0x1dc>)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b64:	4972      	ldr	r1, [pc, #456]	; (8000d30 <getKeyInput+0x1e0>)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 8000b6c:	4a71      	ldr	r2, [pc, #452]	; (8000d34 <getKeyInput+0x1e4>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b74:	496d      	ldr	r1, [pc, #436]	; (8000d2c <getKeyInput+0x1dc>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg2[i] = HAL_GPIO_ReadPin(buttonPorts[i], buttonPins[i]);
 8000b7c:	4a6e      	ldr	r2, [pc, #440]	; (8000d38 <getKeyInput+0x1e8>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b84:	496d      	ldr	r1, [pc, #436]	; (8000d3c <getKeyInput+0x1ec>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4610      	mov	r0, r2
 8000b90:	f001 fee0 	bl	8002954 <HAL_GPIO_ReadPin>
 8000b94:	4603      	mov	r3, r0
 8000b96:	4619      	mov	r1, r3
 8000b98:	4a66      	ldr	r2, [pc, #408]	; (8000d34 <getKeyInput+0x1e4>)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 8000ba0:	4a63      	ldr	r2, [pc, #396]	; (8000d30 <getKeyInput+0x1e0>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ba8:	4960      	ldr	r1, [pc, #384]	; (8000d2c <getKeyInput+0x1dc>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	f040 80ae 	bne.w	8000d12 <getKeyInput+0x1c2>
 8000bb6:	4a5d      	ldr	r2, [pc, #372]	; (8000d2c <getKeyInput+0x1dc>)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bbe:	495d      	ldr	r1, [pc, #372]	; (8000d34 <getKeyInput+0x1e4>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	f040 80a3 	bne.w	8000d12 <getKeyInput+0x1c2>
            if (KeyReg3[i] != KeyReg2[i]) {
 8000bcc:	4a5c      	ldr	r2, [pc, #368]	; (8000d40 <getKeyInput+0x1f0>)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bd4:	4957      	ldr	r1, [pc, #348]	; (8000d34 <getKeyInput+0x1e4>)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d04e      	beq.n	8000c7e <getKeyInput+0x12e>
            	//nu nt mi c th
            	if (KeyReg3[i] == PRESSED_STATE && KeyReg2[i] == NORMAL_STATE){
 8000be0:	4a57      	ldr	r2, [pc, #348]	; (8000d40 <getKeyInput+0x1f0>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d134      	bne.n	8000c56 <getKeyInput+0x106>
 8000bec:	4a51      	ldr	r2, [pc, #324]	; (8000d34 <getKeyInput+0x1e4>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d12e      	bne.n	8000c56 <getKeyInput+0x106>
            		button_release_flag[i] = 1;
 8000bf8:	4a52      	ldr	r2, [pc, #328]	; (8000d44 <getKeyInput+0x1f4>)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


            	//x l double click
            		button_click_count[i]++;
 8000c02:	4a51      	ldr	r2, [pc, #324]	; (8000d48 <getKeyInput+0x1f8>)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c0a:	1c5a      	adds	r2, r3, #1
 8000c0c:	494e      	ldr	r1, [pc, #312]	; (8000d48 <getKeyInput+0x1f8>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            		if (button_click_count[i] == 1) {
 8000c14:	4a4c      	ldr	r2, [pc, #304]	; (8000d48 <getKeyInput+0x1f8>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d105      	bne.n	8000c2c <getKeyInput+0xdc>
            		    doubleClickTimer[i] = DOUBLE_CLICK_INTERVAL;
 8000c20:	4a4a      	ldr	r2, [pc, #296]	; (8000d4c <getKeyInput+0x1fc>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2128      	movs	r1, #40	; 0x28
 8000c26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c2a:	e014      	b.n	8000c56 <getKeyInput+0x106>
            		} else if (button_click_count[i] == 2) {
 8000c2c:	4a46      	ldr	r2, [pc, #280]	; (8000d48 <getKeyInput+0x1f8>)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	d10e      	bne.n	8000c56 <getKeyInput+0x106>
            		    button_doubleClick_flag[i] = 1;
 8000c38:	4a45      	ldr	r2, [pc, #276]	; (8000d50 <getKeyInput+0x200>)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            		    button_click_count[i] = 0;
 8000c42:	4a41      	ldr	r2, [pc, #260]	; (8000d48 <getKeyInput+0x1f8>)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2100      	movs	r1, #0
 8000c48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            	        doubleClickTimer[i] = 0;
 8000c4c:	4a3f      	ldr	r2, [pc, #252]	; (8000d4c <getKeyInput+0x1fc>)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2100      	movs	r1, #0
 8000c52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            		}
            	}


                //x l nhn n nhng khng set flag v cha bit c nhn p hay khng
                KeyReg3[i] = KeyReg2[i];
 8000c56:	4a37      	ldr	r2, [pc, #220]	; (8000d34 <getKeyInput+0x1e4>)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c5e:	4938      	ldr	r1, [pc, #224]	; (8000d40 <getKeyInput+0x1f0>)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (KeyReg2[i] == PRESSED_STATE) {
 8000c66:	4a33      	ldr	r2, [pc, #204]	; (8000d34 <getKeyInput+0x1e4>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d12a      	bne.n	8000cc8 <getKeyInput+0x178>
                    TimerForKeyPress[i] = DURATION_FOR_AUTO_INCREASING;
 8000c72:	4a38      	ldr	r2, [pc, #224]	; (8000d54 <getKeyInput+0x204>)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2164      	movs	r1, #100	; 0x64
 8000c78:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c7c:	e024      	b.n	8000cc8 <getKeyInput+0x178>
                }
            } else {
                // Nu nt ang c gi
                if (KeyReg2[i] == PRESSED_STATE ) {
 8000c7e:	4a2d      	ldr	r2, [pc, #180]	; (8000d34 <getKeyInput+0x1e4>)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d11e      	bne.n	8000cc8 <getKeyInput+0x178>
                    if (TimerForKeyPress[i] > 0) {
 8000c8a:	4a32      	ldr	r2, [pc, #200]	; (8000d54 <getKeyInput+0x204>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	dd18      	ble.n	8000cc8 <getKeyInput+0x178>
                        TimerForKeyPress[i]--;
 8000c96:	4a2f      	ldr	r2, [pc, #188]	; (8000d54 <getKeyInput+0x204>)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9e:	1e5a      	subs	r2, r3, #1
 8000ca0:	492c      	ldr	r1, [pc, #176]	; (8000d54 <getKeyInput+0x204>)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        if (TimerForKeyPress[i] <= 0) {
 8000ca8:	4a2a      	ldr	r2, [pc, #168]	; (8000d54 <getKeyInput+0x204>)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	dc09      	bgt.n	8000cc8 <getKeyInput+0x178>
                            button_longPress_flag[i] = 1; // bo nhn gi lu
 8000cb4:	4a28      	ldr	r2, [pc, #160]	; (8000d58 <getKeyInput+0x208>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2101      	movs	r1, #1
 8000cba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            TimerForKeyPress[i] = DURATION_FOR_AUTO_INCREASING / 2;
 8000cbe:	4a25      	ldr	r2, [pc, #148]	; (8000d54 <getKeyInput+0x204>)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2132      	movs	r1, #50	; 0x32
 8000cc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    }
                }
            }

            // m ngc double click timer
            if (doubleClickTimer[i] > 0) {
 8000cc8:	4a20      	ldr	r2, [pc, #128]	; (8000d4c <getKeyInput+0x1fc>)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	dd1e      	ble.n	8000d12 <getKeyInput+0x1c2>
                doubleClickTimer[i]--;
 8000cd4:	4a1d      	ldr	r2, [pc, #116]	; (8000d4c <getKeyInput+0x1fc>)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cdc:	1e5a      	subs	r2, r3, #1
 8000cde:	491b      	ldr	r1, [pc, #108]	; (8000d4c <getKeyInput+0x1fc>)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (doubleClickTimer[i] == 0) {
 8000ce6:	4a19      	ldr	r2, [pc, #100]	; (8000d4c <getKeyInput+0x1fc>)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d10f      	bne.n	8000d12 <getKeyInput+0x1c2>
                    // Nu ht thi gian m cha c nhn th 2 -> ch l single click
                	if (button_click_count[i] == 1) {
 8000cf2:	4a15      	ldr	r2, [pc, #84]	; (8000d48 <getKeyInput+0x1f8>)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d104      	bne.n	8000d08 <getKeyInput+0x1b8>
                	    button_flag[i] = 1;
 8000cfe:	4a17      	ldr	r2, [pc, #92]	; (8000d5c <getKeyInput+0x20c>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2101      	movs	r1, #1
 8000d04:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                	}
                    button_click_count[i] = 0;
 8000d08:	4a0f      	ldr	r2, [pc, #60]	; (8000d48 <getKeyInput+0x1f8>)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_BUTTONS; i++) {
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3301      	adds	r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	f77f af1e 	ble.w	8000b5c <getKeyInput+0xc>
                }
            }
        }
    }
}
 8000d20:	bf00      	nop
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20000068 	.word	0x20000068
 8000d30:	2000005c 	.word	0x2000005c
 8000d34:	20000074 	.word	0x20000074
 8000d38:	20000000 	.word	0x20000000
 8000d3c:	2000000c 	.word	0x2000000c
 8000d40:	20000080 	.word	0x20000080
 8000d44:	200000b0 	.word	0x200000b0
 8000d48:	200000c8 	.word	0x200000c8
 8000d4c:	200000d4 	.word	0x200000d4
 8000d50:	200000bc 	.word	0x200000bc
 8000d54:	2000008c 	.word	0x2000008c
 8000d58:	200000a4 	.word	0x200000a4
 8000d5c:	20000098 	.word	0x20000098

08000d60 <isButtonPressed>:

// =============================
// Kim tra nt c nhn 1 ln (rising edge)
// =============================
int isButtonPressed(int index) {
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= MAX_BUTTONS) return 0;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	db02      	blt.n	8000d74 <isButtonPressed+0x14>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	dd01      	ble.n	8000d78 <isButtonPressed+0x18>
 8000d74:	2300      	movs	r3, #0
 8000d76:	e00d      	b.n	8000d94 <isButtonPressed+0x34>
    if (button_flag[index] == 1) {
 8000d78:	4a09      	ldr	r2, [pc, #36]	; (8000da0 <isButtonPressed+0x40>)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d106      	bne.n	8000d92 <isButtonPressed+0x32>
        button_flag[index] = 0;
 8000d84:	4a06      	ldr	r2, [pc, #24]	; (8000da0 <isButtonPressed+0x40>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e000      	b.n	8000d94 <isButtonPressed+0x34>
    }
    return 0;
 8000d92:	2300      	movs	r3, #0
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	20000098 	.word	0x20000098

08000da4 <isButtonLongPressed>:

// =============================
// Kim tra nt c nhn gi lu (1 s)
// =============================
int isButtonLongPressed(int index) {
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= MAX_BUTTONS) return 0;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	db02      	blt.n	8000db8 <isButtonLongPressed+0x14>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	dd01      	ble.n	8000dbc <isButtonLongPressed+0x18>
 8000db8:	2300      	movs	r3, #0
 8000dba:	e00d      	b.n	8000dd8 <isButtonLongPressed+0x34>
    if (button_longPress_flag[index] == 1) {
 8000dbc:	4a09      	ldr	r2, [pc, #36]	; (8000de4 <isButtonLongPressed+0x40>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d106      	bne.n	8000dd6 <isButtonLongPressed+0x32>
        button_longPress_flag[index] = 0;
 8000dc8:	4a06      	ldr	r2, [pc, #24]	; (8000de4 <isButtonLongPressed+0x40>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2100      	movs	r1, #0
 8000dce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e000      	b.n	8000dd8 <isButtonLongPressed+0x34>
    }
    return 0;
 8000dd6:	2300      	movs	r3, #0
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bc80      	pop	{r7}
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	200000a4 	.word	0x200000a4

08000de8 <isButtonDoubleClicked>:


// =============================
// Kim tra nhn p (double click)
// =============================
int isButtonDoubleClicked(int index) {
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= MAX_BUTTONS) return 0;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	db02      	blt.n	8000dfc <isButtonDoubleClicked+0x14>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	dd01      	ble.n	8000e00 <isButtonDoubleClicked+0x18>
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	e00d      	b.n	8000e1c <isButtonDoubleClicked+0x34>
    if (button_doubleClick_flag[index] == 1) {
 8000e00:	4a09      	ldr	r2, [pc, #36]	; (8000e28 <isButtonDoubleClicked+0x40>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d106      	bne.n	8000e1a <isButtonDoubleClicked+0x32>
        button_doubleClick_flag[index] = 0;
 8000e0c:	4a06      	ldr	r2, [pc, #24]	; (8000e28 <isButtonDoubleClicked+0x40>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2100      	movs	r1, #0
 8000e12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e000      	b.n	8000e1c <isButtonDoubleClicked+0x34>
    }
    return 0;
 8000e1a:	2300      	movs	r3, #0
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	200000bc 	.word	0x200000bc

08000e2c <button_event_scan>:

void getModeFlag();
void getManualFlag();
void getConfigFlag();

void button_event_scan(){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
	//scan tio change state in Manual mode
	getManualFlag();
 8000e30:	f000 f834 	bl	8000e9c <getManualFlag>

	//scan to change state in Config mode
	getConfigFlag();
 8000e34:	f000 f814 	bl	8000e60 <getConfigFlag>

	//change between Auto - Manual - Config
	getModeFlag();
 8000e38:	f000 f802 	bl	8000e40 <getModeFlag>
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <getModeFlag>:

void getModeFlag(){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	if (isButtonPressed(0)){
 8000e44:	2000      	movs	r0, #0
 8000e46:	f7ff ff8b 	bl	8000d60 <isButtonPressed>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d002      	beq.n	8000e56 <getModeFlag+0x16>
		flagchangeMode = 1;
 8000e50:	4b02      	ldr	r3, [pc, #8]	; (8000e5c <getModeFlag+0x1c>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	601a      	str	r2, [r3, #0]
	}
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200000f0 	.word	0x200000f0

08000e60 <getConfigFlag>:

void getConfigFlag(){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	if (status == CONFIG_AMBER ||
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <getConfigFlag+0x34>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2b16      	cmp	r3, #22
 8000e6a:	d007      	beq.n	8000e7c <getConfigFlag+0x1c>
		status == CONFIG_GREEN ||
 8000e6c:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <getConfigFlag+0x34>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
	if (status == CONFIG_AMBER ||
 8000e70:	2b17      	cmp	r3, #23
 8000e72:	d003      	beq.n	8000e7c <getConfigFlag+0x1c>
		status == CONFIG_RED){
 8000e74:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <getConfigFlag+0x34>)
 8000e76:	681b      	ldr	r3, [r3, #0]
		status == CONFIG_GREEN ||
 8000e78:	2b15      	cmp	r3, #21
 8000e7a:	d108      	bne.n	8000e8e <getConfigFlag+0x2e>
		if (isButtonDoubleClicked(2)){
 8000e7c:	2002      	movs	r0, #2
 8000e7e:	f7ff ffb3 	bl	8000de8 <isButtonDoubleClicked>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d002      	beq.n	8000e8e <getConfigFlag+0x2e>
			flagcontrolConfig = 1;
 8000e88:	4b03      	ldr	r3, [pc, #12]	; (8000e98 <getConfigFlag+0x38>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200000ec 	.word	0x200000ec
 8000e98:	200000f8 	.word	0x200000f8

08000e9c <getManualFlag>:

void getManualFlag(){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
	if (status == MANUAL 		||
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <getManualFlag+0x44>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b10      	cmp	r3, #16
 8000ea6:	d00f      	beq.n	8000ec8 <getManualFlag+0x2c>
		status == MAN_AMBER_RED ||
 8000ea8:	4b0d      	ldr	r3, [pc, #52]	; (8000ee0 <getManualFlag+0x44>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
	if (status == MANUAL 		||
 8000eac:	2b14      	cmp	r3, #20
 8000eae:	d00b      	beq.n	8000ec8 <getManualFlag+0x2c>
		status == MAN_GREEN_RED	||
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <getManualFlag+0x44>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
		status == MAN_AMBER_RED ||
 8000eb4:	2b13      	cmp	r3, #19
 8000eb6:	d007      	beq.n	8000ec8 <getManualFlag+0x2c>
		status == MAN_RED_AMBER 	||
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <getManualFlag+0x44>)
 8000eba:	681b      	ldr	r3, [r3, #0]
		status == MAN_GREEN_RED	||
 8000ebc:	2b12      	cmp	r3, #18
 8000ebe:	d003      	beq.n	8000ec8 <getManualFlag+0x2c>
		status == MAN_RED_GREEN){
 8000ec0:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <getManualFlag+0x44>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
		status == MAN_RED_AMBER 	||
 8000ec4:	2b11      	cmp	r3, #17
 8000ec6:	d108      	bne.n	8000eda <getManualFlag+0x3e>
		if (isButtonPressed(1)){
 8000ec8:	2001      	movs	r0, #1
 8000eca:	f7ff ff49 	bl	8000d60 <isButtonPressed>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d002      	beq.n	8000eda <getManualFlag+0x3e>
			flagcontrolManual = 1;
 8000ed4:	4b03      	ldr	r3, [pc, #12]	; (8000ee4 <getManualFlag+0x48>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200000ec 	.word	0x200000ec
 8000ee4:	200000f4 	.word	0x200000f4

08000ee8 <fsm_automatic_run>:
 *      Author: ngoqu
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 8000ee8:	b598      	push	{r3, r4, r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	switch (status){
 8000eec:	4bb5      	ldr	r3, [pc, #724]	; (80011c4 <fsm_automatic_run+0x2dc>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	3b0b      	subs	r3, #11
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	f200 8158 	bhi.w	80011a8 <fsm_automatic_run+0x2c0>
 8000ef8:	a201      	add	r2, pc, #4	; (adr r2, 8000f00 <fsm_automatic_run+0x18>)
 8000efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000efe:	bf00      	nop
 8000f00:	08000f15 	.word	0x08000f15
 8000f04:	08000f55 	.word	0x08000f55
 8000f08:	08000fe7 	.word	0x08000fe7
 8000f0c:	08001081 	.word	0x08001081
 8000f10:	08001111 	.word	0x08001111
			case INIT:
				if (flagchangeMode){
 8000f14:	4bac      	ldr	r3, [pc, #688]	; (80011c8 <fsm_automatic_run+0x2e0>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	f000 8147 	beq.w	80011ac <fsm_automatic_run+0x2c4>
					status = RED_GREEN;
 8000f1e:	4ba9      	ldr	r3, [pc, #676]	; (80011c4 <fsm_automatic_run+0x2dc>)
 8000f20:	220c      	movs	r2, #12
 8000f22:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_COUNTDOWN_1, RedTime);
 8000f24:	4ba9      	ldr	r3, [pc, #676]	; (80011cc <fsm_automatic_run+0x2e4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f000 fffc 	bl	8001f28 <setTimer>
					setTimer(TIMER_COUNTDOWN_2, GreenTime);
 8000f30:	4ba7      	ldr	r3, [pc, #668]	; (80011d0 <fsm_automatic_run+0x2e8>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4619      	mov	r1, r3
 8000f36:	2002      	movs	r0, #2
 8000f38:	f000 fff6 	bl	8001f28 <setTimer>
					setTimer(TIMER_DISPLAY_7SEG, 40);
 8000f3c:	2128      	movs	r1, #40	; 0x28
 8000f3e:	2004      	movs	r0, #4
 8000f40:	f000 fff2 	bl	8001f28 <setTimer>
					setTimer(TIMER_UPDATE_BUFFER, 10);
 8000f44:	210a      	movs	r1, #10
 8000f46:	2005      	movs	r0, #5
 8000f48:	f000 ffee 	bl	8001f28 <setTimer>
					flagchangeMode = 0;
 8000f4c:	4b9e      	ldr	r3, [pc, #632]	; (80011c8 <fsm_automatic_run+0x2e0>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
				}
				break;
 8000f52:	e12b      	b.n	80011ac <fsm_automatic_run+0x2c4>
			case RED_GREEN:
				YellowToRed1();
 8000f54:	f001 f8fe 	bl	8002154 <YellowToRed1>
				RedToGreen2();
 8000f58:	f001 f96c 	bl	8002234 <RedToGreen2>
				if (isTimerExpired(TIMER_UPDATE_BUFFER)){
 8000f5c:	2005      	movs	r0, #5
 8000f5e:	f001 f83b 	bl	8001fd8 <isTimerExpired>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d00f      	beq.n	8000f88 <fsm_automatic_run+0xa0>
					updateTimerBuffer(getTimerCounter(TIMER_COUNTDOWN_1), getTimerCounter(TIMER_COUNTDOWN_2));
 8000f68:	2001      	movs	r0, #1
 8000f6a:	f001 f84d 	bl	8002008 <getTimerCounter>
 8000f6e:	4604      	mov	r4, r0
 8000f70:	2002      	movs	r0, #2
 8000f72:	f001 f849 	bl	8002008 <getTimerCounter>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	f7ff f914 	bl	80001a8 <updateTimerBuffer>
					setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 8000f80:	2164      	movs	r1, #100	; 0x64
 8000f82:	2005      	movs	r0, #5
 8000f84:	f000 ffd0 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_DISPLAY_7SEG)){
 8000f88:	2004      	movs	r0, #4
 8000f8a:	f001 f825 	bl	8001fd8 <isTimerExpired>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d005      	beq.n	8000fa0 <fsm_automatic_run+0xb8>
					display7SegLed();
 8000f94:	f7ff f8da 	bl	800014c <display7SegLed>
					setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 8000f98:	2128      	movs	r1, #40	; 0x28
 8000f9a:	2004      	movs	r0, #4
 8000f9c:	f000 ffc4 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_COUNTDOWN_2)){
 8000fa0:	2002      	movs	r0, #2
 8000fa2:	f001 f819 	bl	8001fd8 <isTimerExpired>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d008      	beq.n	8000fbe <fsm_automatic_run+0xd6>
					status = RED_AMBER;
 8000fac:	4b85      	ldr	r3, [pc, #532]	; (80011c4 <fsm_automatic_run+0x2dc>)
 8000fae:	220d      	movs	r2, #13
 8000fb0:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_COUNTDOWN_2, AmberTime);
 8000fb2:	4b88      	ldr	r3, [pc, #544]	; (80011d4 <fsm_automatic_run+0x2ec>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	2002      	movs	r0, #2
 8000fba:	f000 ffb5 	bl	8001f28 <setTimer>
				}
				if (flagchangeMode){
 8000fbe:	4b82      	ldr	r3, [pc, #520]	; (80011c8 <fsm_automatic_run+0x2e0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	f000 80f4 	beq.w	80011b0 <fsm_automatic_run+0x2c8>
					status = MANUAL;
 8000fc8:	4b7e      	ldr	r3, [pc, #504]	; (80011c4 <fsm_automatic_run+0x2dc>)
 8000fca:	2210      	movs	r2, #16
 8000fcc:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 8000fce:	21fa      	movs	r1, #250	; 0xfa
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f000 ffa9 	bl	8001f28 <setTimer>
					clear7Seg();
 8000fd6:	f7ff f935 	bl	8000244 <clear7Seg>
					clearAllLed();
 8000fda:	f001 f963 	bl	80022a4 <clearAllLed>
					flagchangeMode = 0;
 8000fde:	4b7a      	ldr	r3, [pc, #488]	; (80011c8 <fsm_automatic_run+0x2e0>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
				}
				break;
 8000fe4:	e0e4      	b.n	80011b0 <fsm_automatic_run+0x2c8>
			case RED_AMBER:
				GreenToYellow2();
 8000fe6:	f001 f941 	bl	800226c <GreenToYellow2>
				if (isTimerExpired(TIMER_UPDATE_BUFFER)){
 8000fea:	2005      	movs	r0, #5
 8000fec:	f000 fff4 	bl	8001fd8 <isTimerExpired>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00f      	beq.n	8001016 <fsm_automatic_run+0x12e>
					updateTimerBuffer(getTimerCounter(TIMER_COUNTDOWN_1), getTimerCounter(TIMER_COUNTDOWN_2));
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f001 f806 	bl	8002008 <getTimerCounter>
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	2002      	movs	r0, #2
 8001000:	f001 f802 	bl	8002008 <getTimerCounter>
 8001004:	4603      	mov	r3, r0
 8001006:	4619      	mov	r1, r3
 8001008:	4620      	mov	r0, r4
 800100a:	f7ff f8cd 	bl	80001a8 <updateTimerBuffer>
					setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 800100e:	2164      	movs	r1, #100	; 0x64
 8001010:	2005      	movs	r0, #5
 8001012:	f000 ff89 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_DISPLAY_7SEG)){
 8001016:	2004      	movs	r0, #4
 8001018:	f000 ffde 	bl	8001fd8 <isTimerExpired>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d005      	beq.n	800102e <fsm_automatic_run+0x146>
					display7SegLed();
 8001022:	f7ff f893 	bl	800014c <display7SegLed>
					setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 8001026:	2128      	movs	r1, #40	; 0x28
 8001028:	2004      	movs	r0, #4
 800102a:	f000 ff7d 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_COUNTDOWN_1)){
 800102e:	2001      	movs	r0, #1
 8001030:	f000 ffd2 	bl	8001fd8 <isTimerExpired>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d00e      	beq.n	8001058 <fsm_automatic_run+0x170>
					status = GREEN_RED;
 800103a:	4b62      	ldr	r3, [pc, #392]	; (80011c4 <fsm_automatic_run+0x2dc>)
 800103c:	220e      	movs	r2, #14
 800103e:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_COUNTDOWN_1, GreenTime);
 8001040:	4b63      	ldr	r3, [pc, #396]	; (80011d0 <fsm_automatic_run+0x2e8>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	2001      	movs	r0, #1
 8001048:	f000 ff6e 	bl	8001f28 <setTimer>
					setTimer(TIMER_COUNTDOWN_2, RedTime);
 800104c:	4b5f      	ldr	r3, [pc, #380]	; (80011cc <fsm_automatic_run+0x2e4>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4619      	mov	r1, r3
 8001052:	2002      	movs	r0, #2
 8001054:	f000 ff68 	bl	8001f28 <setTimer>
				}
				if (flagchangeMode){
 8001058:	4b5b      	ldr	r3, [pc, #364]	; (80011c8 <fsm_automatic_run+0x2e0>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	f000 80a9 	beq.w	80011b4 <fsm_automatic_run+0x2cc>
					status = MANUAL;
 8001062:	4b58      	ldr	r3, [pc, #352]	; (80011c4 <fsm_automatic_run+0x2dc>)
 8001064:	2210      	movs	r2, #16
 8001066:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 8001068:	21fa      	movs	r1, #250	; 0xfa
 800106a:	2003      	movs	r0, #3
 800106c:	f000 ff5c 	bl	8001f28 <setTimer>
					clear7Seg();
 8001070:	f7ff f8e8 	bl	8000244 <clear7Seg>
					clearAllLed();
 8001074:	f001 f916 	bl	80022a4 <clearAllLed>
					flagchangeMode = 0;
 8001078:	4b53      	ldr	r3, [pc, #332]	; (80011c8 <fsm_automatic_run+0x2e0>)
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
				}
				break;
 800107e:	e099      	b.n	80011b4 <fsm_automatic_run+0x2cc>
			case GREEN_RED:
				RedToGreen1();
 8001080:	f001 f884 	bl	800218c <RedToGreen1>
				YellowToRed2();
 8001084:	f001 f8ba 	bl	80021fc <YellowToRed2>
				if (isTimerExpired(TIMER_UPDATE_BUFFER)){
 8001088:	2005      	movs	r0, #5
 800108a:	f000 ffa5 	bl	8001fd8 <isTimerExpired>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d00f      	beq.n	80010b4 <fsm_automatic_run+0x1cc>
					updateTimerBuffer(getTimerCounter(TIMER_COUNTDOWN_1), getTimerCounter(TIMER_COUNTDOWN_2));
 8001094:	2001      	movs	r0, #1
 8001096:	f000 ffb7 	bl	8002008 <getTimerCounter>
 800109a:	4604      	mov	r4, r0
 800109c:	2002      	movs	r0, #2
 800109e:	f000 ffb3 	bl	8002008 <getTimerCounter>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4619      	mov	r1, r3
 80010a6:	4620      	mov	r0, r4
 80010a8:	f7ff f87e 	bl	80001a8 <updateTimerBuffer>
					setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 80010ac:	2164      	movs	r1, #100	; 0x64
 80010ae:	2005      	movs	r0, #5
 80010b0:	f000 ff3a 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_DISPLAY_7SEG)){
 80010b4:	2004      	movs	r0, #4
 80010b6:	f000 ff8f 	bl	8001fd8 <isTimerExpired>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d005      	beq.n	80010cc <fsm_automatic_run+0x1e4>
					display7SegLed();
 80010c0:	f7ff f844 	bl	800014c <display7SegLed>
					setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 80010c4:	2128      	movs	r1, #40	; 0x28
 80010c6:	2004      	movs	r0, #4
 80010c8:	f000 ff2e 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_COUNTDOWN_1)){
 80010cc:	2001      	movs	r0, #1
 80010ce:	f000 ff83 	bl	8001fd8 <isTimerExpired>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d008      	beq.n	80010ea <fsm_automatic_run+0x202>
					status = AMBER_RED;
 80010d8:	4b3a      	ldr	r3, [pc, #232]	; (80011c4 <fsm_automatic_run+0x2dc>)
 80010da:	220f      	movs	r2, #15
 80010dc:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_COUNTDOWN_1, AmberTime);
 80010de:	4b3d      	ldr	r3, [pc, #244]	; (80011d4 <fsm_automatic_run+0x2ec>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4619      	mov	r1, r3
 80010e4:	2001      	movs	r0, #1
 80010e6:	f000 ff1f 	bl	8001f28 <setTimer>
				}
				if (flagchangeMode){
 80010ea:	4b37      	ldr	r3, [pc, #220]	; (80011c8 <fsm_automatic_run+0x2e0>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d062      	beq.n	80011b8 <fsm_automatic_run+0x2d0>
					status = MANUAL;
 80010f2:	4b34      	ldr	r3, [pc, #208]	; (80011c4 <fsm_automatic_run+0x2dc>)
 80010f4:	2210      	movs	r2, #16
 80010f6:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 80010f8:	21fa      	movs	r1, #250	; 0xfa
 80010fa:	2003      	movs	r0, #3
 80010fc:	f000 ff14 	bl	8001f28 <setTimer>
					clear7Seg();
 8001100:	f7ff f8a0 	bl	8000244 <clear7Seg>
					clearAllLed();
 8001104:	f001 f8ce 	bl	80022a4 <clearAllLed>
					flagchangeMode = 0;
 8001108:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <fsm_automatic_run+0x2e0>)
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
				}
				break;
 800110e:	e053      	b.n	80011b8 <fsm_automatic_run+0x2d0>
			case AMBER_RED:
				GreenToYellow1();
 8001110:	f001 f858 	bl	80021c4 <GreenToYellow1>
				if (isTimerExpired(TIMER_UPDATE_BUFFER)){
 8001114:	2005      	movs	r0, #5
 8001116:	f000 ff5f 	bl	8001fd8 <isTimerExpired>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d00f      	beq.n	8001140 <fsm_automatic_run+0x258>
					updateTimerBuffer(getTimerCounter(TIMER_COUNTDOWN_1), getTimerCounter(TIMER_COUNTDOWN_2));
 8001120:	2001      	movs	r0, #1
 8001122:	f000 ff71 	bl	8002008 <getTimerCounter>
 8001126:	4604      	mov	r4, r0
 8001128:	2002      	movs	r0, #2
 800112a:	f000 ff6d 	bl	8002008 <getTimerCounter>
 800112e:	4603      	mov	r3, r0
 8001130:	4619      	mov	r1, r3
 8001132:	4620      	mov	r0, r4
 8001134:	f7ff f838 	bl	80001a8 <updateTimerBuffer>
					setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 8001138:	2164      	movs	r1, #100	; 0x64
 800113a:	2005      	movs	r0, #5
 800113c:	f000 fef4 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_DISPLAY_7SEG)){
 8001140:	2004      	movs	r0, #4
 8001142:	f000 ff49 	bl	8001fd8 <isTimerExpired>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d005      	beq.n	8001158 <fsm_automatic_run+0x270>
					display7SegLed();
 800114c:	f7fe fffe 	bl	800014c <display7SegLed>
					setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 8001150:	2128      	movs	r1, #40	; 0x28
 8001152:	2004      	movs	r0, #4
 8001154:	f000 fee8 	bl	8001f28 <setTimer>
				}
				if (isTimerExpired(TIMER_COUNTDOWN_1)){
 8001158:	2001      	movs	r0, #1
 800115a:	f000 ff3d 	bl	8001fd8 <isTimerExpired>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d00e      	beq.n	8001182 <fsm_automatic_run+0x29a>
					status = RED_GREEN;
 8001164:	4b17      	ldr	r3, [pc, #92]	; (80011c4 <fsm_automatic_run+0x2dc>)
 8001166:	220c      	movs	r2, #12
 8001168:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_COUNTDOWN_1, RedTime);
 800116a:	4b18      	ldr	r3, [pc, #96]	; (80011cc <fsm_automatic_run+0x2e4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4619      	mov	r1, r3
 8001170:	2001      	movs	r0, #1
 8001172:	f000 fed9 	bl	8001f28 <setTimer>
					setTimer(TIMER_COUNTDOWN_2, GreenTime);
 8001176:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <fsm_automatic_run+0x2e8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4619      	mov	r1, r3
 800117c:	2002      	movs	r0, #2
 800117e:	f000 fed3 	bl	8001f28 <setTimer>
				}
				if (flagchangeMode){
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <fsm_automatic_run+0x2e0>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d018      	beq.n	80011bc <fsm_automatic_run+0x2d4>
					status = MANUAL;
 800118a:	4b0e      	ldr	r3, [pc, #56]	; (80011c4 <fsm_automatic_run+0x2dc>)
 800118c:	2210      	movs	r2, #16
 800118e:	601a      	str	r2, [r3, #0]
					setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 8001190:	21fa      	movs	r1, #250	; 0xfa
 8001192:	2003      	movs	r0, #3
 8001194:	f000 fec8 	bl	8001f28 <setTimer>
					clear7Seg();
 8001198:	f7ff f854 	bl	8000244 <clear7Seg>
					clearAllLed();
 800119c:	f001 f882 	bl	80022a4 <clearAllLed>
					flagchangeMode = 0;
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <fsm_automatic_run+0x2e0>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
				}
				break;
 80011a6:	e009      	b.n	80011bc <fsm_automatic_run+0x2d4>
			default:
				break;
 80011a8:	bf00      	nop
 80011aa:	e008      	b.n	80011be <fsm_automatic_run+0x2d6>
				break;
 80011ac:	bf00      	nop
 80011ae:	e006      	b.n	80011be <fsm_automatic_run+0x2d6>
				break;
 80011b0:	bf00      	nop
 80011b2:	e004      	b.n	80011be <fsm_automatic_run+0x2d6>
				break;
 80011b4:	bf00      	nop
 80011b6:	e002      	b.n	80011be <fsm_automatic_run+0x2d6>
				break;
 80011b8:	bf00      	nop
 80011ba:	e000      	b.n	80011be <fsm_automatic_run+0x2d6>
				break;
 80011bc:	bf00      	nop
			}
}
 80011be:	bf00      	nop
 80011c0:	bd98      	pop	{r3, r4, r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200000ec 	.word	0x200000ec
 80011c8:	200000f0 	.word	0x200000f0
 80011cc:	20000014 	.word	0x20000014
 80011d0:	2000001c 	.word	0x2000001c
 80011d4:	20000018 	.word	0x20000018

080011d8 <fsm_config_run>:
int amber_temp 	= 0;
int green_temp 	= 0;

void DoAction();

void fsm_config_run(){
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	switch (status){
 80011dc:	4b88      	ldr	r3, [pc, #544]	; (8001400 <fsm_config_run+0x228>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b17      	cmp	r3, #23
 80011e2:	f000 811b 	beq.w	800141c <fsm_config_run+0x244>
 80011e6:	2b17      	cmp	r3, #23
 80011e8:	f300 81b5 	bgt.w	8001556 <fsm_config_run+0x37e>
 80011ec:	2b15      	cmp	r3, #21
 80011ee:	d003      	beq.n	80011f8 <fsm_config_run+0x20>
 80011f0:	2b16      	cmp	r3, #22
 80011f2:	f000 8082 	beq.w	80012fa <fsm_config_run+0x122>
		    setTimer(TIMER_UPDATE_BUFFER, 10);
			flagchangeMode = 0;
		}
		break;
	default:
		break;
 80011f6:	e1ae      	b.n	8001556 <fsm_config_run+0x37e>
		if (isTimerExpired(TIMER_BLINK_LED)){
 80011f8:	2003      	movs	r0, #3
 80011fa:	f000 feed 	bl	8001fd8 <isTimerExpired>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d005      	beq.n	8001210 <fsm_config_run+0x38>
			ALL_RED_toggle();
 8001204:	f000 fab6 	bl	8001774 <ALL_RED_toggle>
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 8001208:	21fa      	movs	r1, #250	; 0xfa
 800120a:	2003      	movs	r0, #3
 800120c:	f000 fe8c 	bl	8001f28 <setTimer>
        if (isTimerExpired(TIMER_UPDATE_BUFFER)){
 8001210:	2005      	movs	r0, #5
 8001212:	f000 fee1 	bl	8001fd8 <isTimerExpired>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00c      	beq.n	8001236 <fsm_config_run+0x5e>
            updateTimerBuffer(red_temp * 100, (CONFIG_RED - 20) * 100);
 800121c:	4b79      	ldr	r3, [pc, #484]	; (8001404 <fsm_config_run+0x22c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2264      	movs	r2, #100	; 0x64
 8001222:	fb02 f303 	mul.w	r3, r2, r3
 8001226:	2164      	movs	r1, #100	; 0x64
 8001228:	4618      	mov	r0, r3
 800122a:	f7fe ffbd 	bl	80001a8 <updateTimerBuffer>
            setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 800122e:	2164      	movs	r1, #100	; 0x64
 8001230:	2005      	movs	r0, #5
 8001232:	f000 fe79 	bl	8001f28 <setTimer>
        if (isTimerExpired(TIMER_DISPLAY_7SEG)){
 8001236:	2004      	movs	r0, #4
 8001238:	f000 fece 	bl	8001fd8 <isTimerExpired>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d005      	beq.n	800124e <fsm_config_run+0x76>
            display7SegLed();
 8001242:	f7fe ff83 	bl	800014c <display7SegLed>
            setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 8001246:	2128      	movs	r1, #40	; 0x28
 8001248:	2004      	movs	r0, #4
 800124a:	f000 fe6d 	bl	8001f28 <setTimer>
        if (isButtonLongPressed(1) || isButtonPressed(1)){
 800124e:	2001      	movs	r0, #1
 8001250:	f7ff fda8 	bl	8000da4 <isButtonLongPressed>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d105      	bne.n	8001266 <fsm_config_run+0x8e>
 800125a:	2001      	movs	r0, #1
 800125c:	f7ff fd80 	bl	8000d60 <isButtonPressed>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d008      	beq.n	8001278 <fsm_config_run+0xa0>
            if (red_temp < 100){
 8001266:	4b67      	ldr	r3, [pc, #412]	; (8001404 <fsm_config_run+0x22c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b63      	cmp	r3, #99	; 0x63
 800126c:	dc04      	bgt.n	8001278 <fsm_config_run+0xa0>
                red_temp++;
 800126e:	4b65      	ldr	r3, [pc, #404]	; (8001404 <fsm_config_run+0x22c>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	4a63      	ldr	r2, [pc, #396]	; (8001404 <fsm_config_run+0x22c>)
 8001276:	6013      	str	r3, [r2, #0]
        if (isButtonLongPressed(2) || isButtonPressed(2)){
 8001278:	2002      	movs	r0, #2
 800127a:	f7ff fd93 	bl	8000da4 <isButtonLongPressed>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d105      	bne.n	8001290 <fsm_config_run+0xb8>
 8001284:	2002      	movs	r0, #2
 8001286:	f7ff fd6b 	bl	8000d60 <isButtonPressed>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d008      	beq.n	80012a2 <fsm_config_run+0xca>
            if (red_temp > 2){
 8001290:	4b5c      	ldr	r3, [pc, #368]	; (8001404 <fsm_config_run+0x22c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b02      	cmp	r3, #2
 8001296:	dd04      	ble.n	80012a2 <fsm_config_run+0xca>
                red_temp--;
 8001298:	4b5a      	ldr	r3, [pc, #360]	; (8001404 <fsm_config_run+0x22c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	3b01      	subs	r3, #1
 800129e:	4a59      	ldr	r2, [pc, #356]	; (8001404 <fsm_config_run+0x22c>)
 80012a0:	6013      	str	r3, [r2, #0]
        if (flagcontrolConfig){
 80012a2:	4b59      	ldr	r3, [pc, #356]	; (8001408 <fsm_config_run+0x230>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d007      	beq.n	80012ba <fsm_config_run+0xe2>
        	status = CONFIG_AMBER;
 80012aa:	4b55      	ldr	r3, [pc, #340]	; (8001400 <fsm_config_run+0x228>)
 80012ac:	2216      	movs	r2, #22
 80012ae:	601a      	str	r2, [r3, #0]
        	clearAllLed();
 80012b0:	f000 fff8 	bl	80022a4 <clearAllLed>
        	flagcontrolConfig = 0;
 80012b4:	4b54      	ldr	r3, [pc, #336]	; (8001408 <fsm_config_run+0x230>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
		if (flagchangeMode){
 80012ba:	4b54      	ldr	r3, [pc, #336]	; (800140c <fsm_config_run+0x234>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 814b 	beq.w	800155a <fsm_config_run+0x382>
			status = RED_GREEN;
 80012c4:	4b4e      	ldr	r3, [pc, #312]	; (8001400 <fsm_config_run+0x228>)
 80012c6:	220c      	movs	r2, #12
 80012c8:	601a      	str	r2, [r3, #0]
		    setTimer(TIMER_COUNTDOWN_1, RedTime);
 80012ca:	4b51      	ldr	r3, [pc, #324]	; (8001410 <fsm_config_run+0x238>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4619      	mov	r1, r3
 80012d0:	2001      	movs	r0, #1
 80012d2:	f000 fe29 	bl	8001f28 <setTimer>
		    setTimer(TIMER_COUNTDOWN_2, GreenTime);
 80012d6:	4b4f      	ldr	r3, [pc, #316]	; (8001414 <fsm_config_run+0x23c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4619      	mov	r1, r3
 80012dc:	2002      	movs	r0, #2
 80012de:	f000 fe23 	bl	8001f28 <setTimer>
		    setTimer(TIMER_DISPLAY_7SEG, 40);
 80012e2:	2128      	movs	r1, #40	; 0x28
 80012e4:	2004      	movs	r0, #4
 80012e6:	f000 fe1f 	bl	8001f28 <setTimer>
		    setTimer(TIMER_UPDATE_BUFFER, 10);
 80012ea:	210a      	movs	r1, #10
 80012ec:	2005      	movs	r0, #5
 80012ee:	f000 fe1b 	bl	8001f28 <setTimer>
			flagchangeMode = 0;
 80012f2:	4b46      	ldr	r3, [pc, #280]	; (800140c <fsm_config_run+0x234>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
		break;
 80012f8:	e12f      	b.n	800155a <fsm_config_run+0x382>
		if (isTimerExpired(TIMER_BLINK_LED)){
 80012fa:	2003      	movs	r0, #3
 80012fc:	f000 fe6c 	bl	8001fd8 <isTimerExpired>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d005      	beq.n	8001312 <fsm_config_run+0x13a>
			ALL_YELLOW_toggle();
 8001306:	f000 fa41 	bl	800178c <ALL_YELLOW_toggle>
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 800130a:	21fa      	movs	r1, #250	; 0xfa
 800130c:	2003      	movs	r0, #3
 800130e:	f000 fe0b 	bl	8001f28 <setTimer>
        if (isTimerExpired(TIMER_UPDATE_BUFFER)){
 8001312:	2005      	movs	r0, #5
 8001314:	f000 fe60 	bl	8001fd8 <isTimerExpired>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d00c      	beq.n	8001338 <fsm_config_run+0x160>
            updateTimerBuffer(amber_temp * 100, (CONFIG_AMBER - 20) * 100);
 800131e:	4b3e      	ldr	r3, [pc, #248]	; (8001418 <fsm_config_run+0x240>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2264      	movs	r2, #100	; 0x64
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	21c8      	movs	r1, #200	; 0xc8
 800132a:	4618      	mov	r0, r3
 800132c:	f7fe ff3c 	bl	80001a8 <updateTimerBuffer>
            setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 8001330:	2164      	movs	r1, #100	; 0x64
 8001332:	2005      	movs	r0, #5
 8001334:	f000 fdf8 	bl	8001f28 <setTimer>
        if (isTimerExpired(TIMER_DISPLAY_7SEG)){
 8001338:	2004      	movs	r0, #4
 800133a:	f000 fe4d 	bl	8001fd8 <isTimerExpired>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d005      	beq.n	8001350 <fsm_config_run+0x178>
            display7SegLed();
 8001344:	f7fe ff02 	bl	800014c <display7SegLed>
            setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 8001348:	2128      	movs	r1, #40	; 0x28
 800134a:	2004      	movs	r0, #4
 800134c:	f000 fdec 	bl	8001f28 <setTimer>
        if (isButtonLongPressed(1) || isButtonPressed(1)){
 8001350:	2001      	movs	r0, #1
 8001352:	f7ff fd27 	bl	8000da4 <isButtonLongPressed>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d105      	bne.n	8001368 <fsm_config_run+0x190>
 800135c:	2001      	movs	r0, #1
 800135e:	f7ff fcff 	bl	8000d60 <isButtonPressed>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d00a      	beq.n	800137e <fsm_config_run+0x1a6>
            if (amber_temp < red_temp){
 8001368:	4b2b      	ldr	r3, [pc, #172]	; (8001418 <fsm_config_run+0x240>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b25      	ldr	r3, [pc, #148]	; (8001404 <fsm_config_run+0x22c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	429a      	cmp	r2, r3
 8001372:	da04      	bge.n	800137e <fsm_config_run+0x1a6>
                amber_temp++;
 8001374:	4b28      	ldr	r3, [pc, #160]	; (8001418 <fsm_config_run+0x240>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3301      	adds	r3, #1
 800137a:	4a27      	ldr	r2, [pc, #156]	; (8001418 <fsm_config_run+0x240>)
 800137c:	6013      	str	r3, [r2, #0]
        if (isButtonLongPressed(2) || isButtonPressed(2)){
 800137e:	2002      	movs	r0, #2
 8001380:	f7ff fd10 	bl	8000da4 <isButtonLongPressed>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d105      	bne.n	8001396 <fsm_config_run+0x1be>
 800138a:	2002      	movs	r0, #2
 800138c:	f7ff fce8 	bl	8000d60 <isButtonPressed>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d008      	beq.n	80013a8 <fsm_config_run+0x1d0>
            if (amber_temp > 1){
 8001396:	4b20      	ldr	r3, [pc, #128]	; (8001418 <fsm_config_run+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2b01      	cmp	r3, #1
 800139c:	dd04      	ble.n	80013a8 <fsm_config_run+0x1d0>
                amber_temp--;
 800139e:	4b1e      	ldr	r3, [pc, #120]	; (8001418 <fsm_config_run+0x240>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	4a1c      	ldr	r2, [pc, #112]	; (8001418 <fsm_config_run+0x240>)
 80013a6:	6013      	str	r3, [r2, #0]
        if (flagcontrolConfig){
 80013a8:	4b17      	ldr	r3, [pc, #92]	; (8001408 <fsm_config_run+0x230>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d007      	beq.n	80013c0 <fsm_config_run+0x1e8>
        	status = CONFIG_GREEN;
 80013b0:	4b13      	ldr	r3, [pc, #76]	; (8001400 <fsm_config_run+0x228>)
 80013b2:	2217      	movs	r2, #23
 80013b4:	601a      	str	r2, [r3, #0]
        	clearAllLed();
 80013b6:	f000 ff75 	bl	80022a4 <clearAllLed>
        	flagcontrolConfig = 0;
 80013ba:	4b13      	ldr	r3, [pc, #76]	; (8001408 <fsm_config_run+0x230>)
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
		if (flagchangeMode){
 80013c0:	4b12      	ldr	r3, [pc, #72]	; (800140c <fsm_config_run+0x234>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	f000 80ca 	beq.w	800155e <fsm_config_run+0x386>
			status = RED_GREEN;
 80013ca:	4b0d      	ldr	r3, [pc, #52]	; (8001400 <fsm_config_run+0x228>)
 80013cc:	220c      	movs	r2, #12
 80013ce:	601a      	str	r2, [r3, #0]
		    setTimer(TIMER_COUNTDOWN_1, RedTime);
 80013d0:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <fsm_config_run+0x238>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4619      	mov	r1, r3
 80013d6:	2001      	movs	r0, #1
 80013d8:	f000 fda6 	bl	8001f28 <setTimer>
		    setTimer(TIMER_COUNTDOWN_2, GreenTime);
 80013dc:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <fsm_config_run+0x23c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4619      	mov	r1, r3
 80013e2:	2002      	movs	r0, #2
 80013e4:	f000 fda0 	bl	8001f28 <setTimer>
		    setTimer(TIMER_DISPLAY_7SEG, 40);
 80013e8:	2128      	movs	r1, #40	; 0x28
 80013ea:	2004      	movs	r0, #4
 80013ec:	f000 fd9c 	bl	8001f28 <setTimer>
		    setTimer(TIMER_UPDATE_BUFFER, 10);
 80013f0:	210a      	movs	r1, #10
 80013f2:	2005      	movs	r0, #5
 80013f4:	f000 fd98 	bl	8001f28 <setTimer>
			flagchangeMode = 0;
 80013f8:	4b04      	ldr	r3, [pc, #16]	; (800140c <fsm_config_run+0x234>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
		break;
 80013fe:	e0ae      	b.n	800155e <fsm_config_run+0x386>
 8001400:	200000ec 	.word	0x200000ec
 8001404:	200000e0 	.word	0x200000e0
 8001408:	200000f8 	.word	0x200000f8
 800140c:	200000f0 	.word	0x200000f0
 8001410:	20000014 	.word	0x20000014
 8001414:	2000001c 	.word	0x2000001c
 8001418:	200000e4 	.word	0x200000e4
		if (isTimerExpired(TIMER_BLINK_LED)){
 800141c:	2003      	movs	r0, #3
 800141e:	f000 fddb 	bl	8001fd8 <isTimerExpired>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d005      	beq.n	8001434 <fsm_config_run+0x25c>
			ALL_GREEN_toggle();
 8001428:	f000 f9bc 	bl	80017a4 <ALL_GREEN_toggle>
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 800142c:	21fa      	movs	r1, #250	; 0xfa
 800142e:	2003      	movs	r0, #3
 8001430:	f000 fd7a 	bl	8001f28 <setTimer>
        if (isTimerExpired(TIMER_UPDATE_BUFFER)){
 8001434:	2005      	movs	r0, #5
 8001436:	f000 fdcf 	bl	8001fd8 <isTimerExpired>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d00d      	beq.n	800145c <fsm_config_run+0x284>
            updateTimerBuffer(green_temp * 100, (CONFIG_GREEN - 20) * 100);
 8001440:	4b49      	ldr	r3, [pc, #292]	; (8001568 <fsm_config_run+0x390>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2264      	movs	r2, #100	; 0x64
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800144e:	4618      	mov	r0, r3
 8001450:	f7fe feaa 	bl	80001a8 <updateTimerBuffer>
            setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 8001454:	2164      	movs	r1, #100	; 0x64
 8001456:	2005      	movs	r0, #5
 8001458:	f000 fd66 	bl	8001f28 <setTimer>
        if (isTimerExpired(TIMER_DISPLAY_7SEG)){
 800145c:	2004      	movs	r0, #4
 800145e:	f000 fdbb 	bl	8001fd8 <isTimerExpired>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d005      	beq.n	8001474 <fsm_config_run+0x29c>
            display7SegLed();
 8001468:	f7fe fe70 	bl	800014c <display7SegLed>
            setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 800146c:	2128      	movs	r1, #40	; 0x28
 800146e:	2004      	movs	r0, #4
 8001470:	f000 fd5a 	bl	8001f28 <setTimer>
        if (isButtonLongPressed(1) || isButtonPressed(1)){
 8001474:	2001      	movs	r0, #1
 8001476:	f7ff fc95 	bl	8000da4 <isButtonLongPressed>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d105      	bne.n	800148c <fsm_config_run+0x2b4>
 8001480:	2001      	movs	r0, #1
 8001482:	f7ff fc6d 	bl	8000d60 <isButtonPressed>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d00d      	beq.n	80014a8 <fsm_config_run+0x2d0>
            if (green_temp < red_temp - amber_temp){
 800148c:	4b37      	ldr	r3, [pc, #220]	; (800156c <fsm_config_run+0x394>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b37      	ldr	r3, [pc, #220]	; (8001570 <fsm_config_run+0x398>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	1ad2      	subs	r2, r2, r3
 8001496:	4b34      	ldr	r3, [pc, #208]	; (8001568 <fsm_config_run+0x390>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	429a      	cmp	r2, r3
 800149c:	dd04      	ble.n	80014a8 <fsm_config_run+0x2d0>
                green_temp++;
 800149e:	4b32      	ldr	r3, [pc, #200]	; (8001568 <fsm_config_run+0x390>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	3301      	adds	r3, #1
 80014a4:	4a30      	ldr	r2, [pc, #192]	; (8001568 <fsm_config_run+0x390>)
 80014a6:	6013      	str	r3, [r2, #0]
		if (flagcontrolConfig){
 80014a8:	4b32      	ldr	r3, [pc, #200]	; (8001574 <fsm_config_run+0x39c>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d033      	beq.n	8001518 <fsm_config_run+0x340>
		    status 		= RED_GREEN;
 80014b0:	4b31      	ldr	r3, [pc, #196]	; (8001578 <fsm_config_run+0x3a0>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	601a      	str	r2, [r3, #0]
		    RedTime 	= red_temp * 1000;
 80014b6:	4b2d      	ldr	r3, [pc, #180]	; (800156c <fsm_config_run+0x394>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014be:	fb02 f303 	mul.w	r3, r2, r3
 80014c2:	4a2e      	ldr	r2, [pc, #184]	; (800157c <fsm_config_run+0x3a4>)
 80014c4:	6013      	str	r3, [r2, #0]
		    AmberTime 	= amber_temp * 1000;
 80014c6:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <fsm_config_run+0x398>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014ce:	fb02 f303 	mul.w	r3, r2, r3
 80014d2:	4a2b      	ldr	r2, [pc, #172]	; (8001580 <fsm_config_run+0x3a8>)
 80014d4:	6013      	str	r3, [r2, #0]
		    GreenTime	= green_temp * 1000;
 80014d6:	4b24      	ldr	r3, [pc, #144]	; (8001568 <fsm_config_run+0x390>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014de:	fb02 f303 	mul.w	r3, r2, r3
 80014e2:	4a28      	ldr	r2, [pc, #160]	; (8001584 <fsm_config_run+0x3ac>)
 80014e4:	6013      	str	r3, [r2, #0]
		    setTimer(TIMER_COUNTDOWN_1, RedTime);
 80014e6:	4b25      	ldr	r3, [pc, #148]	; (800157c <fsm_config_run+0x3a4>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4619      	mov	r1, r3
 80014ec:	2001      	movs	r0, #1
 80014ee:	f000 fd1b 	bl	8001f28 <setTimer>
		    setTimer(TIMER_COUNTDOWN_2, GreenTime);
 80014f2:	4b24      	ldr	r3, [pc, #144]	; (8001584 <fsm_config_run+0x3ac>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4619      	mov	r1, r3
 80014f8:	2002      	movs	r0, #2
 80014fa:	f000 fd15 	bl	8001f28 <setTimer>
		    setTimer(TIMER_DISPLAY_7SEG, 40);
 80014fe:	2128      	movs	r1, #40	; 0x28
 8001500:	2004      	movs	r0, #4
 8001502:	f000 fd11 	bl	8001f28 <setTimer>
		    setTimer(TIMER_UPDATE_BUFFER, 10);
 8001506:	210a      	movs	r1, #10
 8001508:	2005      	movs	r0, #5
 800150a:	f000 fd0d 	bl	8001f28 <setTimer>
		    clearAllLed();
 800150e:	f000 fec9 	bl	80022a4 <clearAllLed>
		    flagcontrolConfig = 0;
 8001512:	4b18      	ldr	r3, [pc, #96]	; (8001574 <fsm_config_run+0x39c>)
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
		if (flagchangeMode){
 8001518:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <fsm_config_run+0x3b0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d020      	beq.n	8001562 <fsm_config_run+0x38a>
			status = RED_GREEN;
 8001520:	4b15      	ldr	r3, [pc, #84]	; (8001578 <fsm_config_run+0x3a0>)
 8001522:	220c      	movs	r2, #12
 8001524:	601a      	str	r2, [r3, #0]
		    setTimer(TIMER_COUNTDOWN_1, RedTime);
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <fsm_config_run+0x3a4>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4619      	mov	r1, r3
 800152c:	2001      	movs	r0, #1
 800152e:	f000 fcfb 	bl	8001f28 <setTimer>
		    setTimer(TIMER_COUNTDOWN_2, GreenTime);
 8001532:	4b14      	ldr	r3, [pc, #80]	; (8001584 <fsm_config_run+0x3ac>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4619      	mov	r1, r3
 8001538:	2002      	movs	r0, #2
 800153a:	f000 fcf5 	bl	8001f28 <setTimer>
		    setTimer(TIMER_DISPLAY_7SEG, 40);
 800153e:	2128      	movs	r1, #40	; 0x28
 8001540:	2004      	movs	r0, #4
 8001542:	f000 fcf1 	bl	8001f28 <setTimer>
		    setTimer(TIMER_UPDATE_BUFFER, 10);
 8001546:	210a      	movs	r1, #10
 8001548:	2005      	movs	r0, #5
 800154a:	f000 fced 	bl	8001f28 <setTimer>
			flagchangeMode = 0;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <fsm_config_run+0x3b0>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
		break;
 8001554:	e005      	b.n	8001562 <fsm_config_run+0x38a>
		break;
 8001556:	bf00      	nop
 8001558:	e004      	b.n	8001564 <fsm_config_run+0x38c>
		break;
 800155a:	bf00      	nop
 800155c:	e002      	b.n	8001564 <fsm_config_run+0x38c>
		break;
 800155e:	bf00      	nop
 8001560:	e000      	b.n	8001564 <fsm_config_run+0x38c>
		break;
 8001562:	bf00      	nop
	}
}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	200000e8 	.word	0x200000e8
 800156c:	200000e0 	.word	0x200000e0
 8001570:	200000e4 	.word	0x200000e4
 8001574:	200000f8 	.word	0x200000f8
 8001578:	200000ec 	.word	0x200000ec
 800157c:	20000014 	.word	0x20000014
 8001580:	20000018 	.word	0x20000018
 8001584:	2000001c 	.word	0x2000001c
 8001588:	200000f0 	.word	0x200000f0

0800158c <fsm_manual_run>:
 */

#include "fsm_manual.h"


void fsm_manual_run(){
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
	switch (status){
 8001590:	4b75      	ldr	r3, [pc, #468]	; (8001768 <fsm_manual_run+0x1dc>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	3b10      	subs	r3, #16
 8001596:	2b04      	cmp	r3, #4
 8001598:	f200 80d9 	bhi.w	800174e <fsm_manual_run+0x1c2>
 800159c:	a201      	add	r2, pc, #4	; (adr r2, 80015a4 <fsm_manual_run+0x18>)
 800159e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a2:	bf00      	nop
 80015a4:	080015b9 	.word	0x080015b9
 80015a8:	0800161d 	.word	0x0800161d
 80015ac:	0800166d 	.word	0x0800166d
 80015b0:	080016b7 	.word	0x080016b7
 80015b4:	08001705 	.word	0x08001705
	case MANUAL:
		if (isTimerExpired(TIMER_BLINK_LED)){
 80015b8:	2003      	movs	r0, #3
 80015ba:	f000 fd0d 	bl	8001fd8 <isTimerExpired>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d005      	beq.n	80015d0 <fsm_manual_run+0x44>
			ALL_YELLOW_toggle();
 80015c4:	f000 f8e2 	bl	800178c <ALL_YELLOW_toggle>
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 80015c8:	21fa      	movs	r1, #250	; 0xfa
 80015ca:	2003      	movs	r0, #3
 80015cc:	f000 fcac 	bl	8001f28 <setTimer>
		}
		if (flagcontrolManual){
 80015d0:	4b66      	ldr	r3, [pc, #408]	; (800176c <fsm_manual_run+0x1e0>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d007      	beq.n	80015e8 <fsm_manual_run+0x5c>
			status = MAN_RED_GREEN;
 80015d8:	4b63      	ldr	r3, [pc, #396]	; (8001768 <fsm_manual_run+0x1dc>)
 80015da:	2211      	movs	r2, #17
 80015dc:	601a      	str	r2, [r3, #0]
			clearAllLed();
 80015de:	f000 fe61 	bl	80022a4 <clearAllLed>
			flagcontrolManual = 0;
 80015e2:	4b62      	ldr	r3, [pc, #392]	; (800176c <fsm_manual_run+0x1e0>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
		}
		if (flagchangeMode){
 80015e8:	4b61      	ldr	r3, [pc, #388]	; (8001770 <fsm_manual_run+0x1e4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f000 80b0 	beq.w	8001752 <fsm_manual_run+0x1c6>
			status = CONFIG_RED;
 80015f2:	4b5d      	ldr	r3, [pc, #372]	; (8001768 <fsm_manual_run+0x1dc>)
 80015f4:	2215      	movs	r2, #21
 80015f6:	601a      	str	r2, [r3, #0]
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 80015f8:	21fa      	movs	r1, #250	; 0xfa
 80015fa:	2003      	movs	r0, #3
 80015fc:	f000 fc94 	bl	8001f28 <setTimer>
			setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 8001600:	2164      	movs	r1, #100	; 0x64
 8001602:	2005      	movs	r0, #5
 8001604:	f000 fc90 	bl	8001f28 <setTimer>
			setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 8001608:	2128      	movs	r1, #40	; 0x28
 800160a:	2004      	movs	r0, #4
 800160c:	f000 fc8c 	bl	8001f28 <setTimer>
			clearAllLed();
 8001610:	f000 fe48 	bl	80022a4 <clearAllLed>
			flagchangeMode = 0;
 8001614:	4b56      	ldr	r3, [pc, #344]	; (8001770 <fsm_manual_run+0x1e4>)
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
		}
		break;
 800161a:	e09a      	b.n	8001752 <fsm_manual_run+0x1c6>
	case MAN_RED_GREEN:
		YellowToRed1();
 800161c:	f000 fd9a 	bl	8002154 <YellowToRed1>
		RedToGreen2();
 8001620:	f000 fe08 	bl	8002234 <RedToGreen2>
		if (flagcontrolManual){
 8001624:	4b51      	ldr	r3, [pc, #324]	; (800176c <fsm_manual_run+0x1e0>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <fsm_manual_run+0xac>
			status = MAN_RED_AMBER;
 800162c:	4b4e      	ldr	r3, [pc, #312]	; (8001768 <fsm_manual_run+0x1dc>)
 800162e:	2212      	movs	r2, #18
 8001630:	601a      	str	r2, [r3, #0]
			flagcontrolManual = 0;
 8001632:	4b4e      	ldr	r3, [pc, #312]	; (800176c <fsm_manual_run+0x1e0>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
		}
		if (flagchangeMode){
 8001638:	4b4d      	ldr	r3, [pc, #308]	; (8001770 <fsm_manual_run+0x1e4>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	f000 808a 	beq.w	8001756 <fsm_manual_run+0x1ca>
			status = CONFIG_RED;
 8001642:	4b49      	ldr	r3, [pc, #292]	; (8001768 <fsm_manual_run+0x1dc>)
 8001644:	2215      	movs	r2, #21
 8001646:	601a      	str	r2, [r3, #0]
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 8001648:	21fa      	movs	r1, #250	; 0xfa
 800164a:	2003      	movs	r0, #3
 800164c:	f000 fc6c 	bl	8001f28 <setTimer>
			setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 8001650:	2164      	movs	r1, #100	; 0x64
 8001652:	2005      	movs	r0, #5
 8001654:	f000 fc68 	bl	8001f28 <setTimer>
			setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 8001658:	2128      	movs	r1, #40	; 0x28
 800165a:	2004      	movs	r0, #4
 800165c:	f000 fc64 	bl	8001f28 <setTimer>
			clearAllLed();
 8001660:	f000 fe20 	bl	80022a4 <clearAllLed>
			flagchangeMode = 0;
 8001664:	4b42      	ldr	r3, [pc, #264]	; (8001770 <fsm_manual_run+0x1e4>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
		}
		break;
 800166a:	e074      	b.n	8001756 <fsm_manual_run+0x1ca>
	case MAN_RED_AMBER:
		GreenToYellow2();
 800166c:	f000 fdfe 	bl	800226c <GreenToYellow2>
		if (flagcontrolManual){
 8001670:	4b3e      	ldr	r3, [pc, #248]	; (800176c <fsm_manual_run+0x1e0>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d005      	beq.n	8001684 <fsm_manual_run+0xf8>
			status = MAN_GREEN_RED;
 8001678:	4b3b      	ldr	r3, [pc, #236]	; (8001768 <fsm_manual_run+0x1dc>)
 800167a:	2213      	movs	r2, #19
 800167c:	601a      	str	r2, [r3, #0]
			flagcontrolManual = 0;
 800167e:	4b3b      	ldr	r3, [pc, #236]	; (800176c <fsm_manual_run+0x1e0>)
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
		}
		if (flagchangeMode){
 8001684:	4b3a      	ldr	r3, [pc, #232]	; (8001770 <fsm_manual_run+0x1e4>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d066      	beq.n	800175a <fsm_manual_run+0x1ce>
			status = CONFIG_RED;
 800168c:	4b36      	ldr	r3, [pc, #216]	; (8001768 <fsm_manual_run+0x1dc>)
 800168e:	2215      	movs	r2, #21
 8001690:	601a      	str	r2, [r3, #0]
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 8001692:	21fa      	movs	r1, #250	; 0xfa
 8001694:	2003      	movs	r0, #3
 8001696:	f000 fc47 	bl	8001f28 <setTimer>
			setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 800169a:	2164      	movs	r1, #100	; 0x64
 800169c:	2005      	movs	r0, #5
 800169e:	f000 fc43 	bl	8001f28 <setTimer>
			setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 80016a2:	2128      	movs	r1, #40	; 0x28
 80016a4:	2004      	movs	r0, #4
 80016a6:	f000 fc3f 	bl	8001f28 <setTimer>
			clearAllLed();
 80016aa:	f000 fdfb 	bl	80022a4 <clearAllLed>
			flagchangeMode = 0;
 80016ae:	4b30      	ldr	r3, [pc, #192]	; (8001770 <fsm_manual_run+0x1e4>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
		}
		break;
 80016b4:	e051      	b.n	800175a <fsm_manual_run+0x1ce>
	case MAN_GREEN_RED:
		YellowToRed2();
 80016b6:	f000 fda1 	bl	80021fc <YellowToRed2>
		RedToGreen1();
 80016ba:	f000 fd67 	bl	800218c <RedToGreen1>
		if (flagcontrolManual){
 80016be:	4b2b      	ldr	r3, [pc, #172]	; (800176c <fsm_manual_run+0x1e0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <fsm_manual_run+0x146>
			status = MAN_AMBER_RED;
 80016c6:	4b28      	ldr	r3, [pc, #160]	; (8001768 <fsm_manual_run+0x1dc>)
 80016c8:	2214      	movs	r2, #20
 80016ca:	601a      	str	r2, [r3, #0]
			flagcontrolManual = 0;
 80016cc:	4b27      	ldr	r3, [pc, #156]	; (800176c <fsm_manual_run+0x1e0>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
		}
		if (flagchangeMode){
 80016d2:	4b27      	ldr	r3, [pc, #156]	; (8001770 <fsm_manual_run+0x1e4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d041      	beq.n	800175e <fsm_manual_run+0x1d2>
			status = CONFIG_RED;
 80016da:	4b23      	ldr	r3, [pc, #140]	; (8001768 <fsm_manual_run+0x1dc>)
 80016dc:	2215      	movs	r2, #21
 80016de:	601a      	str	r2, [r3, #0]
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 80016e0:	21fa      	movs	r1, #250	; 0xfa
 80016e2:	2003      	movs	r0, #3
 80016e4:	f000 fc20 	bl	8001f28 <setTimer>
			setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 80016e8:	2164      	movs	r1, #100	; 0x64
 80016ea:	2005      	movs	r0, #5
 80016ec:	f000 fc1c 	bl	8001f28 <setTimer>
			setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 80016f0:	2128      	movs	r1, #40	; 0x28
 80016f2:	2004      	movs	r0, #4
 80016f4:	f000 fc18 	bl	8001f28 <setTimer>
			clearAllLed();
 80016f8:	f000 fdd4 	bl	80022a4 <clearAllLed>
			flagchangeMode = 0;
 80016fc:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <fsm_manual_run+0x1e4>)
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
		}
		break;
 8001702:	e02c      	b.n	800175e <fsm_manual_run+0x1d2>
	case MAN_AMBER_RED:
		GreenToYellow1();
 8001704:	f000 fd5e 	bl	80021c4 <GreenToYellow1>
		if (flagcontrolManual){
 8001708:	4b18      	ldr	r3, [pc, #96]	; (800176c <fsm_manual_run+0x1e0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d005      	beq.n	800171c <fsm_manual_run+0x190>
			status = MAN_RED_GREEN;
 8001710:	4b15      	ldr	r3, [pc, #84]	; (8001768 <fsm_manual_run+0x1dc>)
 8001712:	2211      	movs	r2, #17
 8001714:	601a      	str	r2, [r3, #0]
			flagcontrolManual = 0;
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <fsm_manual_run+0x1e0>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
		}
		if (flagchangeMode){
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <fsm_manual_run+0x1e4>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d01e      	beq.n	8001762 <fsm_manual_run+0x1d6>
			status = CONFIG_RED;
 8001724:	4b10      	ldr	r3, [pc, #64]	; (8001768 <fsm_manual_run+0x1dc>)
 8001726:	2215      	movs	r2, #21
 8001728:	601a      	str	r2, [r3, #0]
			setTimer(TIMER_BLINK_LED, COLOR_LED_BLINK_CYCLE);
 800172a:	21fa      	movs	r1, #250	; 0xfa
 800172c:	2003      	movs	r0, #3
 800172e:	f000 fbfb 	bl	8001f28 <setTimer>
			setTimer(TIMER_UPDATE_BUFFER, PERIOD_UPDATE_TIME_BUFFER);
 8001732:	2164      	movs	r1, #100	; 0x64
 8001734:	2005      	movs	r0, #5
 8001736:	f000 fbf7 	bl	8001f28 <setTimer>
			setTimer(TIMER_DISPLAY_7SEG, PERIOD_SCAN_7SEG);
 800173a:	2128      	movs	r1, #40	; 0x28
 800173c:	2004      	movs	r0, #4
 800173e:	f000 fbf3 	bl	8001f28 <setTimer>
			clearAllLed();
 8001742:	f000 fdaf 	bl	80022a4 <clearAllLed>
			flagchangeMode = 0;
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <fsm_manual_run+0x1e4>)
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
		}
		break;
 800174c:	e009      	b.n	8001762 <fsm_manual_run+0x1d6>
	default:
		break;
 800174e:	bf00      	nop
 8001750:	e008      	b.n	8001764 <fsm_manual_run+0x1d8>
		break;
 8001752:	bf00      	nop
 8001754:	e006      	b.n	8001764 <fsm_manual_run+0x1d8>
		break;
 8001756:	bf00      	nop
 8001758:	e004      	b.n	8001764 <fsm_manual_run+0x1d8>
		break;
 800175a:	bf00      	nop
 800175c:	e002      	b.n	8001764 <fsm_manual_run+0x1d8>
		break;
 800175e:	bf00      	nop
 8001760:	e000      	b.n	8001764 <fsm_manual_run+0x1d8>
		break;
 8001762:	bf00      	nop
	}
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200000ec 	.word	0x200000ec
 800176c:	200000f4 	.word	0x200000f4
 8001770:	200000f0 	.word	0x200000f0

08001774 <ALL_RED_toggle>:

void LED_PA5_toggle(){
	HAL_GPIO_TogglePin(GPIOA, LED_BLINK_Pin);
}

void ALL_RED_toggle(){
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOA, LED_R_A_Pin | LED_R_B_Pin | LED_R_C_Pin | LED_R_D_Pin);
 8001778:	f640 1112 	movw	r1, #2322	; 0x912
 800177c:	4802      	ldr	r0, [pc, #8]	; (8001788 <ALL_RED_toggle+0x14>)
 800177e:	f001 f918 	bl	80029b2 <HAL_GPIO_TogglePin>
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40010800 	.word	0x40010800

0800178c <ALL_YELLOW_toggle>:

void ALL_YELLOW_toggle(){
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED_Y_A_Pin | LED_Y_B_Pin | LED_Y_C_Pin | LED_Y_D_Pin);
 8001790:	f241 2144 	movw	r1, #4676	; 0x1244
 8001794:	4802      	ldr	r0, [pc, #8]	; (80017a0 <ALL_YELLOW_toggle+0x14>)
 8001796:	f001 f90c 	bl	80029b2 <HAL_GPIO_TogglePin>
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40010800 	.word	0x40010800

080017a4 <ALL_GREEN_toggle>:

void ALL_GREEN_toggle(){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED_G_A_Pin | LED_G_B_Pin | LED_G_C_Pin | LED_G_D_Pin);
 80017a8:	f242 4188 	movw	r1, #9352	; 0x2488
 80017ac:	4802      	ldr	r0, [pc, #8]	; (80017b8 <ALL_GREEN_toggle+0x14>)
 80017ae:	f001 f900 	bl	80029b2 <HAL_GPIO_TogglePin>
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40010800 	.word	0x40010800

080017bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017c0:	f000 fdde 	bl	8002380 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c4:	f000 f834 	bl	8001830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017c8:	f000 f8ba 	bl	8001940 <MX_GPIO_Init>
  MX_TIM2_Init();
 80017cc:	f000 f86c 	bl	80018a8 <MX_TIM2_Init>

  doInit();
 80017d0:	f7ff f946 	bl	8000a60 <doInit>

  SCH_Init();
 80017d4:	f000 f936 	bl	8001a44 <SCH_Init>

  SCH_Add_Task(timer_run, 0, 1);
 80017d8:	2201      	movs	r2, #1
 80017da:	2100      	movs	r1, #0
 80017dc:	480e      	ldr	r0, [pc, #56]	; (8001818 <main+0x5c>)
 80017de:	f000 f997 	bl	8001b10 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, 1);
 80017e2:	2201      	movs	r2, #1
 80017e4:	2100      	movs	r1, #0
 80017e6:	480d      	ldr	r0, [pc, #52]	; (800181c <main+0x60>)
 80017e8:	f000 f992 	bl	8001b10 <SCH_Add_Task>
  SCH_Add_Task(button_event_scan, 0, 1);
 80017ec:	2201      	movs	r2, #1
 80017ee:	2100      	movs	r1, #0
 80017f0:	480b      	ldr	r0, [pc, #44]	; (8001820 <main+0x64>)
 80017f2:	f000 f98d 	bl	8001b10 <SCH_Add_Task>
  SCH_Add_Task(BlinkLed, 1, 10);
 80017f6:	220a      	movs	r2, #10
 80017f8:	2101      	movs	r1, #1
 80017fa:	480a      	ldr	r0, [pc, #40]	; (8001824 <main+0x68>)
 80017fc:	f000 f988 	bl	8001b10 <SCH_Add_Task>
  SCH_Add_Task(fsm_run_all, 1, 1);
 8001800:	2201      	movs	r2, #1
 8001802:	2101      	movs	r1, #1
 8001804:	4808      	ldr	r0, [pc, #32]	; (8001828 <main+0x6c>)
 8001806:	f000 f983 	bl	8001b10 <SCH_Add_Task>

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800180a:	4808      	ldr	r0, [pc, #32]	; (800182c <main+0x70>)
 800180c:	f001 fd16 	bl	800323c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Tasks();
 8001810:	f000 fb1e 	bl	8001e50 <SCH_Dispatch_Tasks>
 8001814:	e7fc      	b.n	8001810 <main+0x54>
 8001816:	bf00      	nop
 8001818:	08001f79 	.word	0x08001f79
 800181c:	08000b51 	.word	0x08000b51
 8001820:	08000e2d 	.word	0x08000e2d
 8001824:	08000a21 	.word	0x08000a21
 8001828:	08000a4d 	.word	0x08000a4d
 800182c:	200001f8 	.word	0x200001f8

08001830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b090      	sub	sp, #64	; 0x40
 8001834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001836:	f107 0318 	add.w	r3, r7, #24
 800183a:	2228      	movs	r2, #40	; 0x28
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f002 f8ac 	bl	800399c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	605a      	str	r2, [r3, #4]
 800184c:	609a      	str	r2, [r3, #8]
 800184e:	60da      	str	r2, [r3, #12]
 8001850:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001852:	2302      	movs	r3, #2
 8001854:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001856:	2301      	movs	r3, #1
 8001858:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800185a:	2310      	movs	r3, #16
 800185c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800185e:	2300      	movs	r3, #0
 8001860:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001862:	f107 0318 	add.w	r3, r7, #24
 8001866:	4618      	mov	r0, r3
 8001868:	f001 f8bc 	bl	80029e4 <HAL_RCC_OscConfig>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001872:	f000 f8e1 	bl	8001a38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001876:	230f      	movs	r3, #15
 8001878:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	2100      	movs	r1, #0
 800188e:	4618      	mov	r0, r3
 8001890:	f001 fb28 	bl	8002ee4 <HAL_RCC_ClockConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800189a:	f000 f8cd 	bl	8001a38 <Error_Handler>
  }
}
 800189e:	bf00      	nop
 80018a0:	3740      	adds	r7, #64	; 0x40
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ae:	f107 0308 	add.w	r3, r7, #8
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018bc:	463b      	mov	r3, r7
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018c4:	4b1d      	ldr	r3, [pc, #116]	; (800193c <MX_TIM2_Init+0x94>)
 80018c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80018cc:	4b1b      	ldr	r3, [pc, #108]	; (800193c <MX_TIM2_Init+0x94>)
 80018ce:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80018d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d4:	4b19      	ldr	r3, [pc, #100]	; (800193c <MX_TIM2_Init+0x94>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80018da:	4b18      	ldr	r3, [pc, #96]	; (800193c <MX_TIM2_Init+0x94>)
 80018dc:	2209      	movs	r2, #9
 80018de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e0:	4b16      	ldr	r3, [pc, #88]	; (800193c <MX_TIM2_Init+0x94>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e6:	4b15      	ldr	r3, [pc, #84]	; (800193c <MX_TIM2_Init+0x94>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018ec:	4813      	ldr	r0, [pc, #76]	; (800193c <MX_TIM2_Init+0x94>)
 80018ee:	f001 fc55 	bl	800319c <HAL_TIM_Base_Init>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018f8:	f000 f89e 	bl	8001a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001900:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001902:	f107 0308 	add.w	r3, r7, #8
 8001906:	4619      	mov	r1, r3
 8001908:	480c      	ldr	r0, [pc, #48]	; (800193c <MX_TIM2_Init+0x94>)
 800190a:	f001 fdd3 	bl	80034b4 <HAL_TIM_ConfigClockSource>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001914:	f000 f890 	bl	8001a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001918:	2300      	movs	r3, #0
 800191a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001920:	463b      	mov	r3, r7
 8001922:	4619      	mov	r1, r3
 8001924:	4805      	ldr	r0, [pc, #20]	; (800193c <MX_TIM2_Init+0x94>)
 8001926:	f001 ffab 	bl	8003880 <HAL_TIMEx_MasterConfigSynchronization>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001930:	f000 f882 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001934:	bf00      	nop
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	200001f8 	.word	0x200001f8

08001940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b088      	sub	sp, #32
 8001944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001946:	f107 0310 	add.w	r3, r7, #16
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001954:	4b2f      	ldr	r3, [pc, #188]	; (8001a14 <MX_GPIO_Init+0xd4>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	4a2e      	ldr	r2, [pc, #184]	; (8001a14 <MX_GPIO_Init+0xd4>)
 800195a:	f043 0310 	orr.w	r3, r3, #16
 800195e:	6193      	str	r3, [r2, #24]
 8001960:	4b2c      	ldr	r3, [pc, #176]	; (8001a14 <MX_GPIO_Init+0xd4>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f003 0310 	and.w	r3, r3, #16
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b29      	ldr	r3, [pc, #164]	; (8001a14 <MX_GPIO_Init+0xd4>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4a28      	ldr	r2, [pc, #160]	; (8001a14 <MX_GPIO_Init+0xd4>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	6193      	str	r3, [r2, #24]
 8001978:	4b26      	ldr	r3, [pc, #152]	; (8001a14 <MX_GPIO_Init+0xd4>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	60bb      	str	r3, [r7, #8]
 8001982:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001984:	4b23      	ldr	r3, [pc, #140]	; (8001a14 <MX_GPIO_Init+0xd4>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	4a22      	ldr	r2, [pc, #136]	; (8001a14 <MX_GPIO_Init+0xd4>)
 800198a:	f043 0308 	orr.w	r3, r3, #8
 800198e:	6193      	str	r3, [r2, #24]
 8001990:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <MX_GPIO_Init+0xd4>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_A_Pin|LED_Y_A_Pin|LED_G_A_Pin|LED_R_B_Pin
 800199c:	2200      	movs	r2, #0
 800199e:	f643 71fe 	movw	r1, #16382	; 0x3ffe
 80019a2:	481d      	ldr	r0, [pc, #116]	; (8001a18 <MX_GPIO_Init+0xd8>)
 80019a4:	f000 ffed 	bl	8002982 <HAL_GPIO_WritePin>
                          |LED_BLINK_Pin|LED_Y_B_Pin|LED_G_B_Pin|LED_R_C_Pin
                          |LED_Y_C_Pin|LED_G_C_Pin|LED_R_D_Pin|LED_Y_D_Pin
                          |LED_G_D_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_Pin|B_Pin|C_Pin|D1_Pin
 80019a8:	2200      	movs	r2, #0
 80019aa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80019ae:	481b      	ldr	r0, [pc, #108]	; (8001a1c <MX_GPIO_Init+0xdc>)
 80019b0:	f000 ffe7 	bl	8002982 <HAL_GPIO_WritePin>
                          |E1_Pin|F1_Pin|G1_Pin|EN0_Pin
                          |EN1_Pin|D_Pin|E_Pin|F_Pin
                          |G_Pin|A1_Pin|B1_Pin|C1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 80019b4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80019b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019be:	2301      	movs	r3, #1
 80019c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c2:	f107 0310 	add.w	r3, r7, #16
 80019c6:	4619      	mov	r1, r3
 80019c8:	4815      	ldr	r0, [pc, #84]	; (8001a20 <MX_GPIO_Init+0xe0>)
 80019ca:	f000 fe49 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_A_Pin LED_Y_A_Pin LED_G_A_Pin LED_R_B_Pin
                           LED_BLINK_Pin LED_Y_B_Pin LED_G_B_Pin LED_R_C_Pin
                           LED_Y_C_Pin LED_G_C_Pin LED_R_D_Pin LED_Y_D_Pin
                           LED_G_D_Pin */
  GPIO_InitStruct.Pin = LED_R_A_Pin|LED_Y_A_Pin|LED_G_A_Pin|LED_R_B_Pin
 80019ce:	f643 73fe 	movw	r3, #16382	; 0x3ffe
 80019d2:	613b      	str	r3, [r7, #16]
                          |LED_BLINK_Pin|LED_Y_B_Pin|LED_G_B_Pin|LED_R_C_Pin
                          |LED_Y_C_Pin|LED_G_C_Pin|LED_R_D_Pin|LED_Y_D_Pin
                          |LED_G_D_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d4:	2301      	movs	r3, #1
 80019d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2302      	movs	r3, #2
 80019de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e0:	f107 0310 	add.w	r3, r7, #16
 80019e4:	4619      	mov	r1, r3
 80019e6:	480c      	ldr	r0, [pc, #48]	; (8001a18 <MX_GPIO_Init+0xd8>)
 80019e8:	f000 fe3a 	bl	8002660 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_Pin B_Pin C_Pin D1_Pin
                           E1_Pin F1_Pin G1_Pin EN0_Pin
                           EN1_Pin D_Pin E_Pin F_Pin
                           G_Pin A1_Pin B1_Pin C1_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|C_Pin|D1_Pin
 80019ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f0:	613b      	str	r3, [r7, #16]
                          |E1_Pin|F1_Pin|G1_Pin|EN0_Pin
                          |EN1_Pin|D_Pin|E_Pin|F_Pin
                          |G_Pin|A1_Pin|B1_Pin|C1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fa:	2302      	movs	r3, #2
 80019fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fe:	f107 0310 	add.w	r3, r7, #16
 8001a02:	4619      	mov	r1, r3
 8001a04:	4805      	ldr	r0, [pc, #20]	; (8001a1c <MX_GPIO_Init+0xdc>)
 8001a06:	f000 fe2b 	bl	8002660 <HAL_GPIO_Init>

}
 8001a0a:	bf00      	nop
 8001a0c:	3720      	adds	r7, #32
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010800 	.word	0x40010800
 8001a1c:	40010c00 	.word	0x40010c00
 8001a20:	40011000 	.word	0x40011000

08001a24 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	SCH_TimerCallback();
 8001a2c:	f000 f850 	bl	8001ad0 <SCH_TimerCallback>
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a3c:	b672      	cpsid	i
}
 8001a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a40:	e7fe      	b.n	8001a40 <Error_Handler+0x8>
	...

08001a44 <SCH_Init>:
static uint32_t Get_New_Task_ID(void);

// =======================================================
//                 SCHEDULER INIT
// =======================================================
void SCH_Init(void) {
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	e033      	b.n	8001ab8 <SCH_Init+0x74>
        SCH_tasks_G[i].pTask = 0;
 8001a50:	491e      	ldr	r1, [pc, #120]	; (8001acc <SCH_Init+0x88>)
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	4413      	add	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 8001a62:	491a      	ldr	r1, [pc, #104]	; (8001acc <SCH_Init+0x88>)
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	440b      	add	r3, r1
 8001a70:	3304      	adds	r3, #4
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 8001a76:	4915      	ldr	r1, [pc, #84]	; (8001acc <SCH_Init+0x88>)
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4413      	add	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	440b      	add	r3, r1
 8001a84:	3308      	adds	r3, #8
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 8001a8a:	4910      	ldr	r1, [pc, #64]	; (8001acc <SCH_Init+0x88>)
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	440b      	add	r3, r1
 8001a98:	330c      	adds	r3, #12
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = 0;
 8001a9e:	490b      	ldr	r1, [pc, #44]	; (8001acc <SCH_Init+0x88>)
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	440b      	add	r3, r1
 8001aac:	3310      	adds	r3, #16
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	607b      	str	r3, [r7, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b09      	cmp	r3, #9
 8001abc:	ddc8      	ble.n	8001a50 <SCH_Init+0xc>
    }
}
 8001abe:	bf00      	nop
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	200000fc 	.word	0x200000fc

08001ad0 <SCH_TimerCallback>:

// =======================================================
//           HM NY S C GI TRONG TIMER ISR
// =======================================================
void SCH_TimerCallback(void) {
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
    if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <SCH_TimerCallback+0x3c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d013      	beq.n	8001b04 <SCH_TimerCallback+0x34>
 8001adc:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <SCH_TimerCallback+0x3c>)
 8001ade:	7b1b      	ldrb	r3, [r3, #12]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d10f      	bne.n	8001b04 <SCH_TimerCallback+0x34>
        if (SCH_tasks_G[0].Delay > 0) {
 8001ae4:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <SCH_TimerCallback+0x3c>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <SCH_TimerCallback+0x26>
            SCH_tasks_G[0].Delay--;
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <SCH_TimerCallback+0x3c>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	3b01      	subs	r3, #1
 8001af2:	4a06      	ldr	r2, [pc, #24]	; (8001b0c <SCH_TimerCallback+0x3c>)
 8001af4:	6053      	str	r3, [r2, #4]
        }
        if (SCH_tasks_G[0].Delay == 0) {
 8001af6:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <SCH_TimerCallback+0x3c>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d102      	bne.n	8001b04 <SCH_TimerCallback+0x34>
            SCH_tasks_G[0].RunMe = 1;
 8001afe:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <SCH_TimerCallback+0x3c>)
 8001b00:	2201      	movs	r2, #1
 8001b02:	731a      	strb	r2, [r3, #12]
        }
    }
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr
 8001b0c:	200000fc 	.word	0x200000fc

08001b10 <SCH_Add_Task>:

// =======================================================
//                   ADD TASK
// =======================================================
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8001b10:	b5b0      	push	{r4, r5, r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
    uint8_t index = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	77fb      	strb	r3, [r7, #31]
    uint32_t sumDelay = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61bb      	str	r3, [r7, #24]

    for (index = 0; index < SCH_MAX_TASKS; index++) {
 8001b24:	2300      	movs	r3, #0
 8001b26:	77fb      	strb	r3, [r7, #31]
 8001b28:	e0e7      	b.n	8001cfa <SCH_Add_Task+0x1ea>
        sumDelay += SCH_tasks_G[index].Delay;
 8001b2a:	7ffa      	ldrb	r2, [r7, #31]
 8001b2c:	4977      	ldr	r1, [pc, #476]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	3304      	adds	r3, #4
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4413      	add	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]

        if (sumDelay > DELAY) {
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d97c      	bls.n	8001c44 <SCH_Add_Task+0x134>
            uint32_t newDelay = DELAY - (sumDelay - SCH_tasks_G[index].Delay);
 8001b4a:	7ffa      	ldrb	r2, [r7, #31]
 8001b4c:	496f      	ldr	r1, [pc, #444]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	440b      	add	r3, r1
 8001b58:	3304      	adds	r3, #4
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	68ba      	ldr	r2, [r7, #8]
 8001b62:	4413      	add	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
            SCH_tasks_G[index].Delay = sumDelay - DELAY;
 8001b66:	7ffa      	ldrb	r2, [r7, #31]
 8001b68:	69b9      	ldr	r1, [r7, #24]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1ac9      	subs	r1, r1, r3
 8001b6e:	4867      	ldr	r0, [pc, #412]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001b70:	4613      	mov	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4403      	add	r3, r0
 8001b7a:	3304      	adds	r3, #4
 8001b7c:	6019      	str	r1, [r3, #0]

            // Shift t cui ln
            for (int i = SCH_MAX_TASKS - 1; i > index; i--) {
 8001b7e:	2309      	movs	r3, #9
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	e017      	b.n	8001bb4 <SCH_Add_Task+0xa4>
                SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	1e5a      	subs	r2, r3, #1
 8001b88:	4860      	ldr	r0, [pc, #384]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001b8a:	6979      	ldr	r1, [r7, #20]
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	440b      	add	r3, r1
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4418      	add	r0, r3
 8001b96:	495d      	ldr	r1, [pc, #372]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001b98:	4613      	mov	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4413      	add	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	4604      	mov	r4, r0
 8001ba4:	461d      	mov	r5, r3
 8001ba6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ba8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001baa:	682b      	ldr	r3, [r5, #0]
 8001bac:	6023      	str	r3, [r4, #0]
            for (int i = SCH_MAX_TASKS - 1; i > index; i--) {
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3b01      	subs	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	7ffb      	ldrb	r3, [r7, #31]
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dce3      	bgt.n	8001b84 <SCH_Add_Task+0x74>
            }

            SCH_tasks_G[index].pTask = pFunction;
 8001bbc:	7ffa      	ldrb	r2, [r7, #31]
 8001bbe:	4953      	ldr	r1, [pc, #332]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].Delay = newDelay;
 8001bce:	7ffa      	ldrb	r2, [r7, #31]
 8001bd0:	494e      	ldr	r1, [pc, #312]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	440b      	add	r3, r1
 8001bdc:	3304      	adds	r3, #4
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].Period = PERIOD;
 8001be2:	7ffa      	ldrb	r2, [r7, #31]
 8001be4:	4949      	ldr	r1, [pc, #292]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001be6:	4613      	mov	r3, r2
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	4413      	add	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	440b      	add	r3, r1
 8001bf0:	3308      	adds	r3, #8
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].RunMe = (newDelay == 0);
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	bf0c      	ite	eq
 8001bfc:	2301      	moveq	r3, #1
 8001bfe:	2300      	movne	r3, #0
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	7ffa      	ldrb	r2, [r7, #31]
 8001c04:	4618      	mov	r0, r3
 8001c06:	4941      	ldr	r1, [pc, #260]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c08:	4613      	mov	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	330c      	adds	r3, #12
 8001c14:	4602      	mov	r2, r0
 8001c16:	701a      	strb	r2, [r3, #0]
            SCH_tasks_G[index].TaskID = Get_New_Task_ID();
 8001c18:	7ffc      	ldrb	r4, [r7, #31]
 8001c1a:	f000 f941 	bl	8001ea0 <Get_New_Task_ID>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	493a      	ldr	r1, [pc, #232]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c22:	4623      	mov	r3, r4
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	4423      	add	r3, r4
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	440b      	add	r3, r1
 8001c2c:	3310      	adds	r3, #16
 8001c2e:	601a      	str	r2, [r3, #0]
            return SCH_tasks_G[index].TaskID;
 8001c30:	7ffa      	ldrb	r2, [r7, #31]
 8001c32:	4936      	ldr	r1, [pc, #216]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c34:	4613      	mov	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	3310      	adds	r3, #16
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	e05f      	b.n	8001d04 <SCH_Add_Task+0x1f4>
        }

        // V tr trng
        if (SCH_tasks_G[index].pTask == 0) {
 8001c44:	7ffa      	ldrb	r2, [r7, #31]
 8001c46:	4931      	ldr	r1, [pc, #196]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c48:	4613      	mov	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d14d      	bne.n	8001cf4 <SCH_Add_Task+0x1e4>
            SCH_tasks_G[index].pTask = pFunction;
 8001c58:	7ffa      	ldrb	r2, [r7, #31]
 8001c5a:	492c      	ldr	r1, [pc, #176]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	440b      	add	r3, r1
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].Delay = DELAY - sumDelay;
 8001c6a:	7ffa      	ldrb	r2, [r7, #31]
 8001c6c:	68b9      	ldr	r1, [r7, #8]
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	1ac9      	subs	r1, r1, r3
 8001c72:	4826      	ldr	r0, [pc, #152]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c74:	4613      	mov	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	4413      	add	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	4403      	add	r3, r0
 8001c7e:	3304      	adds	r3, #4
 8001c80:	6019      	str	r1, [r3, #0]
            SCH_tasks_G[index].Period = PERIOD;
 8001c82:	7ffa      	ldrb	r2, [r7, #31]
 8001c84:	4921      	ldr	r1, [pc, #132]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c86:	4613      	mov	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	3308      	adds	r3, #8
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].RunMe = (SCH_tasks_G[index].Delay == 0);
 8001c96:	7ffa      	ldrb	r2, [r7, #31]
 8001c98:	491c      	ldr	r1, [pc, #112]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	bf0c      	ite	eq
 8001cac:	2301      	moveq	r3, #1
 8001cae:	2300      	movne	r3, #0
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	7ffa      	ldrb	r2, [r7, #31]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	4915      	ldr	r1, [pc, #84]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001cb8:	4613      	mov	r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	4413      	add	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	330c      	adds	r3, #12
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	701a      	strb	r2, [r3, #0]
            SCH_tasks_G[index].TaskID = Get_New_Task_ID();
 8001cc8:	7ffc      	ldrb	r4, [r7, #31]
 8001cca:	f000 f8e9 	bl	8001ea0 <Get_New_Task_ID>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	490e      	ldr	r1, [pc, #56]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001cd2:	4623      	mov	r3, r4
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4423      	add	r3, r4
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	440b      	add	r3, r1
 8001cdc:	3310      	adds	r3, #16
 8001cde:	601a      	str	r2, [r3, #0]
            return SCH_tasks_G[index].TaskID;
 8001ce0:	7ffa      	ldrb	r2, [r7, #31]
 8001ce2:	490a      	ldr	r1, [pc, #40]	; (8001d0c <SCH_Add_Task+0x1fc>)
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	440b      	add	r3, r1
 8001cee:	3310      	adds	r3, #16
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	e007      	b.n	8001d04 <SCH_Add_Task+0x1f4>
    for (index = 0; index < SCH_MAX_TASKS; index++) {
 8001cf4:	7ffb      	ldrb	r3, [r7, #31]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	77fb      	strb	r3, [r7, #31]
 8001cfa:	7ffb      	ldrb	r3, [r7, #31]
 8001cfc:	2b09      	cmp	r3, #9
 8001cfe:	f67f af14 	bls.w	8001b2a <SCH_Add_Task+0x1a>
        }
    }

    return 0; // Khng  slot
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3720      	adds	r7, #32
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d0c:	200000fc 	.word	0x200000fc

08001d10 <SCH_Delete_Task>:

// =======================================================
//                  DELETE TASK
// =======================================================
uint8_t SCH_Delete_Task(uint32_t taskID) {
 8001d10:	b4b0      	push	{r4, r5, r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
    uint8_t i, j;

    for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001d18:	2300      	movs	r3, #0
 8001d1a:	73fb      	strb	r3, [r7, #15]
 8001d1c:	e08b      	b.n	8001e36 <SCH_Delete_Task+0x126>
        if (SCH_tasks_G[i].TaskID == taskID) {
 8001d1e:	7bfa      	ldrb	r2, [r7, #15]
 8001d20:	494a      	ldr	r1, [pc, #296]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	440b      	add	r3, r1
 8001d2c:	3310      	adds	r3, #16
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d17c      	bne.n	8001e30 <SCH_Delete_Task+0x120>

            if (i < SCH_MAX_TASKS - 1 && SCH_tasks_G[i + 1].pTask != 0) {
 8001d36:	7bfb      	ldrb	r3, [r7, #15]
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d828      	bhi.n	8001d8e <SCH_Delete_Task+0x7e>
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	1c5a      	adds	r2, r3, #1
 8001d40:	4942      	ldr	r1, [pc, #264]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001d42:	4613      	mov	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d01d      	beq.n	8001d8e <SCH_Delete_Task+0x7e>
                SCH_tasks_G[i + 1].Delay += SCH_tasks_G[i].Delay;
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
 8001d54:	1c5a      	adds	r2, r3, #1
 8001d56:	493d      	ldr	r1, [pc, #244]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001d58:	4613      	mov	r3, r2
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	4413      	add	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	440b      	add	r3, r1
 8001d62:	3304      	adds	r3, #4
 8001d64:	6819      	ldr	r1, [r3, #0]
 8001d66:	7bfa      	ldrb	r2, [r7, #15]
 8001d68:	4838      	ldr	r0, [pc, #224]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	4413      	add	r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4403      	add	r3, r0
 8001d74:	3304      	adds	r3, #4
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	7bfa      	ldrb	r2, [r7, #15]
 8001d7a:	3201      	adds	r2, #1
 8001d7c:	4419      	add	r1, r3
 8001d7e:	4833      	ldr	r0, [pc, #204]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001d80:	4613      	mov	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4403      	add	r3, r0
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	6019      	str	r1, [r3, #0]
            }

            for (j = i; j < SCH_MAX_TASKS - 1; j++) {
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	73bb      	strb	r3, [r7, #14]
 8001d92:	e017      	b.n	8001dc4 <SCH_Delete_Task+0xb4>
                SCH_tasks_G[j] = SCH_tasks_G[j + 1];
 8001d94:	7bbb      	ldrb	r3, [r7, #14]
 8001d96:	1c5a      	adds	r2, r3, #1
 8001d98:	7bb9      	ldrb	r1, [r7, #14]
 8001d9a:	482c      	ldr	r0, [pc, #176]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4418      	add	r0, r3
 8001da6:	4929      	ldr	r1, [pc, #164]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001da8:	4613      	mov	r3, r2
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	440b      	add	r3, r1
 8001db2:	4604      	mov	r4, r0
 8001db4:	461d      	mov	r5, r3
 8001db6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001db8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dba:	682b      	ldr	r3, [r5, #0]
 8001dbc:	6023      	str	r3, [r4, #0]
            for (j = i; j < SCH_MAX_TASKS - 1; j++) {
 8001dbe:	7bbb      	ldrb	r3, [r7, #14]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	73bb      	strb	r3, [r7, #14]
 8001dc4:	7bbb      	ldrb	r3, [r7, #14]
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d9e4      	bls.n	8001d94 <SCH_Delete_Task+0x84>
            }

            // Clear cui
            SCH_tasks_G[j].pTask = 0;
 8001dca:	7bba      	ldrb	r2, [r7, #14]
 8001dcc:	491f      	ldr	r1, [pc, #124]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001dce:	4613      	mov	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[j].Delay = 0;
 8001ddc:	7bba      	ldrb	r2, [r7, #14]
 8001dde:	491b      	ldr	r1, [pc, #108]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001de0:	4613      	mov	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	440b      	add	r3, r1
 8001dea:	3304      	adds	r3, #4
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[j].Period = 0;
 8001df0:	7bba      	ldrb	r2, [r7, #14]
 8001df2:	4916      	ldr	r1, [pc, #88]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001df4:	4613      	mov	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	3308      	adds	r3, #8
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[j].RunMe = 0;
 8001e04:	7bba      	ldrb	r2, [r7, #14]
 8001e06:	4911      	ldr	r1, [pc, #68]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001e08:	4613      	mov	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	330c      	adds	r3, #12
 8001e14:	2200      	movs	r2, #0
 8001e16:	701a      	strb	r2, [r3, #0]
            SCH_tasks_G[j].TaskID = 0;
 8001e18:	7bba      	ldrb	r2, [r7, #14]
 8001e1a:	490c      	ldr	r1, [pc, #48]	; (8001e4c <SCH_Delete_Task+0x13c>)
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	4413      	add	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	440b      	add	r3, r1
 8001e26:	3310      	adds	r3, #16
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]

            return 1;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e007      	b.n	8001e40 <SCH_Delete_Task+0x130>
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	3301      	adds	r3, #1
 8001e34:	73fb      	strb	r3, [r7, #15]
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	2b09      	cmp	r3, #9
 8001e3a:	f67f af70 	bls.w	8001d1e <SCH_Delete_Task+0xe>
        }
    }
    return 0; // khng thy
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bcb0      	pop	{r4, r5, r7}
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	200000fc 	.word	0x200000fc

08001e50 <SCH_Dispatch_Tasks>:

// =======================================================
//                 DISPATCH TASK
// =======================================================
void SCH_Dispatch_Tasks(void) {
 8001e50:	b5b0      	push	{r4, r5, r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
    if (SCH_tasks_G[0].RunMe > 0) {
 8001e56:	4b11      	ldr	r3, [pc, #68]	; (8001e9c <SCH_Dispatch_Tasks+0x4c>)
 8001e58:	7b1b      	ldrb	r3, [r3, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d019      	beq.n	8001e92 <SCH_Dispatch_Tasks+0x42>
        (*SCH_tasks_G[0].pTask)();
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <SCH_Dispatch_Tasks+0x4c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4798      	blx	r3
        SCH_tasks_G[0].RunMe = 0;
 8001e64:	4b0d      	ldr	r3, [pc, #52]	; (8001e9c <SCH_Dispatch_Tasks+0x4c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	731a      	strb	r2, [r3, #12]

        sTask temp = SCH_tasks_G[0];
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <SCH_Dispatch_Tasks+0x4c>)
 8001e6c:	1d3c      	adds	r4, r7, #4
 8001e6e:	461d      	mov	r5, r3
 8001e70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e74:	682b      	ldr	r3, [r5, #0]
 8001e76:	6023      	str	r3, [r4, #0]
        SCH_Delete_Task(temp.TaskID);
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ff48 	bl	8001d10 <SCH_Delete_Task>

        if (temp.Period != 0) {
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d005      	beq.n	8001e92 <SCH_Dispatch_Tasks+0x42>
            SCH_Add_Task(temp.pTask, temp.Period, temp.Period);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68f9      	ldr	r1, [r7, #12]
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fe3f 	bl	8001b10 <SCH_Add_Task>
        }
    }
}
 8001e92:	bf00      	nop
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bdb0      	pop	{r4, r5, r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	200000fc 	.word	0x200000fc

08001ea0 <Get_New_Task_ID>:

// =======================================================
static uint32_t Get_New_Task_ID(void) {
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
    newTaskID++;
 8001ea4:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <Get_New_Task_ID+0x2c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	4a08      	ldr	r2, [pc, #32]	; (8001ecc <Get_New_Task_ID+0x2c>)
 8001eac:	6013      	str	r3, [r2, #0]
    if (newTaskID == 0) newTaskID++;
 8001eae:	4b07      	ldr	r3, [pc, #28]	; (8001ecc <Get_New_Task_ID+0x2c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d104      	bne.n	8001ec0 <Get_New_Task_ID+0x20>
 8001eb6:	4b05      	ldr	r3, [pc, #20]	; (8001ecc <Get_New_Task_ID+0x2c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	4a03      	ldr	r2, [pc, #12]	; (8001ecc <Get_New_Task_ID+0x2c>)
 8001ebe:	6013      	str	r3, [r2, #0]
    return newTaskID;
 8001ec0:	4b02      	ldr	r3, [pc, #8]	; (8001ecc <Get_New_Task_ID+0x2c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr
 8001ecc:	200001c4 	.word	0x200001c4

08001ed0 <setTimers>:

int timer_counter[TIMER_SIZE] = {0};
int timer_flag[TIMER_SIZE] = {0};


void setTimers(int duration) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
    int ticks = duration / TICK;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4a10      	ldr	r2, [pc, #64]	; (8001f1c <setTimers+0x4c>)
 8001edc:	fb82 1203 	smull	r1, r2, r2, r3
 8001ee0:	1092      	asrs	r2, r2, #2
 8001ee2:	17db      	asrs	r3, r3, #31
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < TIMER_SIZE; ++i) {
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	e00c      	b.n	8001f08 <setTimers+0x38>
        timer_counter[i] = ticks;
 8001eee:	490c      	ldr	r1, [pc, #48]	; (8001f20 <setTimers+0x50>)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        timer_flag[i] = 0;
 8001ef8:	4a0a      	ldr	r2, [pc, #40]	; (8001f24 <setTimers+0x54>)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2100      	movs	r1, #0
 8001efe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < TIMER_SIZE; ++i) {
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	3301      	adds	r3, #1
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2b05      	cmp	r3, #5
 8001f0c:	ddef      	ble.n	8001eee <setTimers+0x1e>
    }
}
 8001f0e:	bf00      	nop
 8001f10:	bf00      	nop
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	66666667 	.word	0x66666667
 8001f20:	200001c8 	.word	0x200001c8
 8001f24:	200001e0 	.word	0x200001e0

08001f28 <setTimer>:



void setTimer(int index, int duration) {
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
    if (index < 0 || index >= TIMER_SIZE) return;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	db13      	blt.n	8001f60 <setTimer+0x38>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b05      	cmp	r3, #5
 8001f3c:	dc10      	bgt.n	8001f60 <setTimer+0x38>
    timer_counter[index] = duration / TICK;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <setTimer+0x44>)
 8001f42:	fb82 1203 	smull	r1, r2, r2, r3
 8001f46:	1092      	asrs	r2, r2, #2
 8001f48:	17db      	asrs	r3, r3, #31
 8001f4a:	1ad2      	subs	r2, r2, r3
 8001f4c:	4908      	ldr	r1, [pc, #32]	; (8001f70 <setTimer+0x48>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timer_flag[index] = 0;
 8001f54:	4a07      	ldr	r2, [pc, #28]	; (8001f74 <setTimer+0x4c>)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2100      	movs	r1, #0
 8001f5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001f5e:	e000      	b.n	8001f62 <setTimer+0x3a>
    if (index < 0 || index >= TIMER_SIZE) return;
 8001f60:	bf00      	nop
}
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	66666667 	.word	0x66666667
 8001f70:	200001c8 	.word	0x200001c8
 8001f74:	200001e0 	.word	0x200001e0

08001f78 <timer_run>:


void timer_run(void) {
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
    for (int i = 0; i < TIMER_SIZE; ++i) {
 8001f7e:	2300      	movs	r3, #0
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	e01c      	b.n	8001fbe <timer_run+0x46>
        if (timer_counter[i] > 0) {
 8001f84:	4a12      	ldr	r2, [pc, #72]	; (8001fd0 <timer_run+0x58>)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	dd13      	ble.n	8001fb8 <timer_run+0x40>
            timer_counter[i]--;
 8001f90:	4a0f      	ldr	r2, [pc, #60]	; (8001fd0 <timer_run+0x58>)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f98:	1e5a      	subs	r2, r3, #1
 8001f9a:	490d      	ldr	r1, [pc, #52]	; (8001fd0 <timer_run+0x58>)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (timer_counter[i] <= 0) {
 8001fa2:	4a0b      	ldr	r2, [pc, #44]	; (8001fd0 <timer_run+0x58>)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	dc04      	bgt.n	8001fb8 <timer_run+0x40>
                timer_flag[i] = 1;
 8001fae:	4a09      	ldr	r2, [pc, #36]	; (8001fd4 <timer_run+0x5c>)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < TIMER_SIZE; ++i) {
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	607b      	str	r3, [r7, #4]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b05      	cmp	r3, #5
 8001fc2:	dddf      	ble.n	8001f84 <timer_run+0xc>
            }
        }
    }
}
 8001fc4:	bf00      	nop
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	200001c8 	.word	0x200001c8
 8001fd4:	200001e0 	.word	0x200001e0

08001fd8 <isTimerExpired>:



int isTimerExpired(int index) {
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= TIMER_SIZE) return 0;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	db02      	blt.n	8001fec <isTimerExpired+0x14>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b05      	cmp	r3, #5
 8001fea:	dd01      	ble.n	8001ff0 <isTimerExpired+0x18>
 8001fec:	2300      	movs	r3, #0
 8001fee:	e003      	b.n	8001ff8 <isTimerExpired+0x20>
    return timer_flag[index];
 8001ff0:	4a04      	ldr	r2, [pc, #16]	; (8002004 <isTimerExpired+0x2c>)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	200001e0 	.word	0x200001e0

08002008 <getTimerCounter>:
    if (index < 0 || index >= TIMER_SIZE) return;
    timer_flag[index] = 0;
}


int getTimerCounter(int index){
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= TIMER_SIZE) return 0;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	db02      	blt.n	800201c <getTimerCounter+0x14>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b05      	cmp	r3, #5
 800201a:	dd01      	ble.n	8002020 <getTimerCounter+0x18>
 800201c:	2300      	movs	r3, #0
 800201e:	e003      	b.n	8002028 <getTimerCounter+0x20>
    return timer_counter[index];
 8002020:	4a04      	ldr	r2, [pc, #16]	; (8002034 <getTimerCounter+0x2c>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002028:	4618      	mov	r0, r3
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	bc80      	pop	{r7}
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	200001c8 	.word	0x200001c8

08002038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <HAL_MspInit+0x5c>)
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	4a14      	ldr	r2, [pc, #80]	; (8002094 <HAL_MspInit+0x5c>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6193      	str	r3, [r2, #24]
 800204a:	4b12      	ldr	r3, [pc, #72]	; (8002094 <HAL_MspInit+0x5c>)
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002056:	4b0f      	ldr	r3, [pc, #60]	; (8002094 <HAL_MspInit+0x5c>)
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	4a0e      	ldr	r2, [pc, #56]	; (8002094 <HAL_MspInit+0x5c>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002060:	61d3      	str	r3, [r2, #28]
 8002062:	4b0c      	ldr	r3, [pc, #48]	; (8002094 <HAL_MspInit+0x5c>)
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <HAL_MspInit+0x60>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	4a04      	ldr	r2, [pc, #16]	; (8002098 <HAL_MspInit+0x60>)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800208a:	bf00      	nop
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr
 8002094:	40021000 	.word	0x40021000
 8002098:	40010000 	.word	0x40010000

0800209c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ac:	d113      	bne.n	80020d6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ae:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <HAL_TIM_Base_MspInit+0x44>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	4a0b      	ldr	r2, [pc, #44]	; (80020e0 <HAL_TIM_Base_MspInit+0x44>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	61d3      	str	r3, [r2, #28]
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_TIM_Base_MspInit+0x44>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80020c6:	2200      	movs	r2, #0
 80020c8:	2100      	movs	r1, #0
 80020ca:	201c      	movs	r0, #28
 80020cc:	f000 fa91 	bl	80025f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020d0:	201c      	movs	r0, #28
 80020d2:	f000 faaa 	bl	800262a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80020d6:	bf00      	nop
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e8:	e7fe      	b.n	80020e8 <NMI_Handler+0x4>

080020ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ee:	e7fe      	b.n	80020ee <HardFault_Handler+0x4>

080020f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <MemManage_Handler+0x4>

080020f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <BusFault_Handler+0x4>

080020fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002100:	e7fe      	b.n	8002100 <UsageFault_Handler+0x4>

08002102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr

0800210e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	bc80      	pop	{r7}
 8002118:	4770      	bx	lr

0800211a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr

08002126 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800212a:	f000 f96f 	bl	800240c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002138:	4802      	ldr	r0, [pc, #8]	; (8002144 <TIM2_IRQHandler+0x10>)
 800213a:	f001 f8cb 	bl	80032d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	200001f8 	.word	0x200001f8

08002148 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr

08002154 <YellowToRed1>:
 */

#include "traffic_light.h"

/* Ham chuyen den duong 1*/
void YellowToRed1(){
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_A_Pin, GPIO_PIN_RESET);
 8002158:	2200      	movs	r2, #0
 800215a:	2102      	movs	r1, #2
 800215c:	480a      	ldr	r0, [pc, #40]	; (8002188 <YellowToRed1+0x34>)
 800215e:	f000 fc10 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_A_Pin, GPIO_PIN_SET);
 8002162:	2201      	movs	r2, #1
 8002164:	2104      	movs	r1, #4
 8002166:	4808      	ldr	r0, [pc, #32]	; (8002188 <YellowToRed1+0x34>)
 8002168:	f000 fc0b 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_C_Pin, GPIO_PIN_RESET);
 800216c:	2200      	movs	r2, #0
 800216e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002172:	4805      	ldr	r0, [pc, #20]	; (8002188 <YellowToRed1+0x34>)
 8002174:	f000 fc05 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_C_Pin, GPIO_PIN_SET);
 8002178:	2201      	movs	r2, #1
 800217a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800217e:	4802      	ldr	r0, [pc, #8]	; (8002188 <YellowToRed1+0x34>)
 8002180:	f000 fbff 	bl	8002982 <HAL_GPIO_WritePin>
}
 8002184:	bf00      	nop
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40010800 	.word	0x40010800

0800218c <RedToGreen1>:
void RedToGreen1(){
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_A_Pin, GPIO_PIN_SET);
 8002190:	2201      	movs	r2, #1
 8002192:	2102      	movs	r1, #2
 8002194:	480a      	ldr	r0, [pc, #40]	; (80021c0 <RedToGreen1+0x34>)
 8002196:	f000 fbf4 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_A_Pin, GPIO_PIN_RESET);
 800219a:	2200      	movs	r2, #0
 800219c:	2108      	movs	r1, #8
 800219e:	4808      	ldr	r0, [pc, #32]	; (80021c0 <RedToGreen1+0x34>)
 80021a0:	f000 fbef 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_C_Pin, GPIO_PIN_SET);
 80021a4:	2201      	movs	r2, #1
 80021a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021aa:	4805      	ldr	r0, [pc, #20]	; (80021c0 <RedToGreen1+0x34>)
 80021ac:	f000 fbe9 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_C_Pin, GPIO_PIN_RESET);
 80021b0:	2200      	movs	r2, #0
 80021b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021b6:	4802      	ldr	r0, [pc, #8]	; (80021c0 <RedToGreen1+0x34>)
 80021b8:	f000 fbe3 	bl	8002982 <HAL_GPIO_WritePin>
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40010800 	.word	0x40010800

080021c4 <GreenToYellow1>:
void GreenToYellow1(){
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_G_A_Pin, GPIO_PIN_SET);
 80021c8:	2201      	movs	r2, #1
 80021ca:	2108      	movs	r1, #8
 80021cc:	480a      	ldr	r0, [pc, #40]	; (80021f8 <GreenToYellow1+0x34>)
 80021ce:	f000 fbd8 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_A_Pin, GPIO_PIN_RESET);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2104      	movs	r1, #4
 80021d6:	4808      	ldr	r0, [pc, #32]	; (80021f8 <GreenToYellow1+0x34>)
 80021d8:	f000 fbd3 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_C_Pin, GPIO_PIN_SET);
 80021dc:	2201      	movs	r2, #1
 80021de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <GreenToYellow1+0x34>)
 80021e4:	f000 fbcd 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_C_Pin, GPIO_PIN_RESET);
 80021e8:	2200      	movs	r2, #0
 80021ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021ee:	4802      	ldr	r0, [pc, #8]	; (80021f8 <GreenToYellow1+0x34>)
 80021f0:	f000 fbc7 	bl	8002982 <HAL_GPIO_WritePin>
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40010800 	.word	0x40010800

080021fc <YellowToRed2>:

/* Ham chuyen den duong 2*/
void YellowToRed2(){
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_B_Pin, GPIO_PIN_RESET);
 8002200:	2200      	movs	r2, #0
 8002202:	2110      	movs	r1, #16
 8002204:	480a      	ldr	r0, [pc, #40]	; (8002230 <YellowToRed2+0x34>)
 8002206:	f000 fbbc 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_B_Pin, GPIO_PIN_SET);
 800220a:	2201      	movs	r2, #1
 800220c:	2140      	movs	r1, #64	; 0x40
 800220e:	4808      	ldr	r0, [pc, #32]	; (8002230 <YellowToRed2+0x34>)
 8002210:	f000 fbb7 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_D_Pin, GPIO_PIN_RESET);
 8002214:	2200      	movs	r2, #0
 8002216:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800221a:	4805      	ldr	r0, [pc, #20]	; (8002230 <YellowToRed2+0x34>)
 800221c:	f000 fbb1 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_D_Pin, GPIO_PIN_SET);
 8002220:	2201      	movs	r2, #1
 8002222:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002226:	4802      	ldr	r0, [pc, #8]	; (8002230 <YellowToRed2+0x34>)
 8002228:	f000 fbab 	bl	8002982 <HAL_GPIO_WritePin>
}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40010800 	.word	0x40010800

08002234 <RedToGreen2>:
void RedToGreen2(){
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_B_Pin, GPIO_PIN_SET);
 8002238:	2201      	movs	r2, #1
 800223a:	2110      	movs	r1, #16
 800223c:	480a      	ldr	r0, [pc, #40]	; (8002268 <RedToGreen2+0x34>)
 800223e:	f000 fba0 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_B_Pin, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	2180      	movs	r1, #128	; 0x80
 8002246:	4808      	ldr	r0, [pc, #32]	; (8002268 <RedToGreen2+0x34>)
 8002248:	f000 fb9b 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_D_Pin, GPIO_PIN_SET);
 800224c:	2201      	movs	r2, #1
 800224e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002252:	4805      	ldr	r0, [pc, #20]	; (8002268 <RedToGreen2+0x34>)
 8002254:	f000 fb95 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_D_Pin, GPIO_PIN_RESET);
 8002258:	2200      	movs	r2, #0
 800225a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800225e:	4802      	ldr	r0, [pc, #8]	; (8002268 <RedToGreen2+0x34>)
 8002260:	f000 fb8f 	bl	8002982 <HAL_GPIO_WritePin>
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40010800 	.word	0x40010800

0800226c <GreenToYellow2>:
void GreenToYellow2(){
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_G_B_Pin, GPIO_PIN_SET);
 8002270:	2201      	movs	r2, #1
 8002272:	2180      	movs	r1, #128	; 0x80
 8002274:	480a      	ldr	r0, [pc, #40]	; (80022a0 <GreenToYellow2+0x34>)
 8002276:	f000 fb84 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_B_Pin, GPIO_PIN_RESET);
 800227a:	2200      	movs	r2, #0
 800227c:	2140      	movs	r1, #64	; 0x40
 800227e:	4808      	ldr	r0, [pc, #32]	; (80022a0 <GreenToYellow2+0x34>)
 8002280:	f000 fb7f 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_D_Pin, GPIO_PIN_SET);
 8002284:	2201      	movs	r2, #1
 8002286:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800228a:	4805      	ldr	r0, [pc, #20]	; (80022a0 <GreenToYellow2+0x34>)
 800228c:	f000 fb79 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_D_Pin, GPIO_PIN_RESET);
 8002290:	2200      	movs	r2, #0
 8002292:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002296:	4802      	ldr	r0, [pc, #8]	; (80022a0 <GreenToYellow2+0x34>)
 8002298:	f000 fb73 	bl	8002982 <HAL_GPIO_WritePin>
}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40010800 	.word	0x40010800

080022a4 <clearAllLed>:


void clearAllLed(){
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_R_A_GPIO_Port,   LED_R_A_Pin,     GPIO_PIN_SET);
 80022a8:	2201      	movs	r2, #1
 80022aa:	2102      	movs	r1, #2
 80022ac:	4820      	ldr	r0, [pc, #128]	; (8002330 <clearAllLed+0x8c>)
 80022ae:	f000 fb68 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_A_GPIO_Port,   LED_Y_A_Pin,  	GPIO_PIN_SET);
 80022b2:	2201      	movs	r2, #1
 80022b4:	2104      	movs	r1, #4
 80022b6:	481e      	ldr	r0, [pc, #120]	; (8002330 <clearAllLed+0x8c>)
 80022b8:	f000 fb63 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_A_GPIO_Port,   LED_G_A_Pin,     GPIO_PIN_SET);
 80022bc:	2201      	movs	r2, #1
 80022be:	2108      	movs	r1, #8
 80022c0:	481b      	ldr	r0, [pc, #108]	; (8002330 <clearAllLed+0x8c>)
 80022c2:	f000 fb5e 	bl	8002982 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_R_B_GPIO_Port,   LED_R_B_Pin,     GPIO_PIN_SET);
 80022c6:	2201      	movs	r2, #1
 80022c8:	2110      	movs	r1, #16
 80022ca:	4819      	ldr	r0, [pc, #100]	; (8002330 <clearAllLed+0x8c>)
 80022cc:	f000 fb59 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_B_GPIO_Port,   LED_Y_B_Pin,  	GPIO_PIN_SET);
 80022d0:	2201      	movs	r2, #1
 80022d2:	2140      	movs	r1, #64	; 0x40
 80022d4:	4816      	ldr	r0, [pc, #88]	; (8002330 <clearAllLed+0x8c>)
 80022d6:	f000 fb54 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_B_GPIO_Port,   LED_G_B_Pin,     GPIO_PIN_SET);
 80022da:	2201      	movs	r2, #1
 80022dc:	2180      	movs	r1, #128	; 0x80
 80022de:	4814      	ldr	r0, [pc, #80]	; (8002330 <clearAllLed+0x8c>)
 80022e0:	f000 fb4f 	bl	8002982 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_R_C_GPIO_Port,   LED_R_C_Pin,     GPIO_PIN_SET);
 80022e4:	2201      	movs	r2, #1
 80022e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ea:	4811      	ldr	r0, [pc, #68]	; (8002330 <clearAllLed+0x8c>)
 80022ec:	f000 fb49 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_C_GPIO_Port,   LED_Y_C_Pin,  	GPIO_PIN_SET);
 80022f0:	2201      	movs	r2, #1
 80022f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022f6:	480e      	ldr	r0, [pc, #56]	; (8002330 <clearAllLed+0x8c>)
 80022f8:	f000 fb43 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_C_GPIO_Port,   LED_G_C_Pin,     GPIO_PIN_SET);
 80022fc:	2201      	movs	r2, #1
 80022fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002302:	480b      	ldr	r0, [pc, #44]	; (8002330 <clearAllLed+0x8c>)
 8002304:	f000 fb3d 	bl	8002982 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_R_D_GPIO_Port,   LED_R_D_Pin,     GPIO_PIN_SET);
 8002308:	2201      	movs	r2, #1
 800230a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800230e:	4808      	ldr	r0, [pc, #32]	; (8002330 <clearAllLed+0x8c>)
 8002310:	f000 fb37 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_D_GPIO_Port,   LED_Y_D_Pin,  	GPIO_PIN_SET);
 8002314:	2201      	movs	r2, #1
 8002316:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800231a:	4805      	ldr	r0, [pc, #20]	; (8002330 <clearAllLed+0x8c>)
 800231c:	f000 fb31 	bl	8002982 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_D_GPIO_Port,   LED_G_D_Pin,     GPIO_PIN_SET);
 8002320:	2201      	movs	r2, #1
 8002322:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002326:	4802      	ldr	r0, [pc, #8]	; (8002330 <clearAllLed+0x8c>)
 8002328:	f000 fb2b 	bl	8002982 <HAL_GPIO_WritePin>
}
 800232c:	bf00      	nop
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40010800 	.word	0x40010800

08002334 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002334:	f7ff ff08 	bl	8002148 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002338:	480b      	ldr	r0, [pc, #44]	; (8002368 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800233a:	490c      	ldr	r1, [pc, #48]	; (800236c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800233c:	4a0c      	ldr	r2, [pc, #48]	; (8002370 <LoopFillZerobss+0x16>)
  movs r3, #0
 800233e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002340:	e002      	b.n	8002348 <LoopCopyDataInit>

08002342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002346:	3304      	adds	r3, #4

08002348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800234a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800234c:	d3f9      	bcc.n	8002342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800234e:	4a09      	ldr	r2, [pc, #36]	; (8002374 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002350:	4c09      	ldr	r4, [pc, #36]	; (8002378 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002354:	e001      	b.n	800235a <LoopFillZerobss>

08002356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002358:	3204      	adds	r2, #4

0800235a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800235a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800235c:	d3fb      	bcc.n	8002356 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800235e:	f001 faf9 	bl	8003954 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002362:	f7ff fa2b 	bl	80017bc <main>
  bx lr
 8002366:	4770      	bx	lr
  ldr r0, =_sdata
 8002368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800236c:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8002370:	080039f0 	.word	0x080039f0
  ldr r2, =_sbss
 8002374:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8002378:	20000244 	.word	0x20000244

0800237c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800237c:	e7fe      	b.n	800237c <ADC1_2_IRQHandler>
	...

08002380 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002384:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <HAL_Init+0x28>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a07      	ldr	r2, [pc, #28]	; (80023a8 <HAL_Init+0x28>)
 800238a:	f043 0310 	orr.w	r3, r3, #16
 800238e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002390:	2003      	movs	r0, #3
 8002392:	f000 f923 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002396:	200f      	movs	r0, #15
 8002398:	f000 f808 	bl	80023ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800239c:	f7ff fe4c 	bl	8002038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40022000 	.word	0x40022000

080023ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023b4:	4b12      	ldr	r3, [pc, #72]	; (8002400 <HAL_InitTick+0x54>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <HAL_InitTick+0x58>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	4619      	mov	r1, r3
 80023be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f93b 	bl	8002646 <HAL_SYSTICK_Config>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e00e      	b.n	80023f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b0f      	cmp	r3, #15
 80023de:	d80a      	bhi.n	80023f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023e0:	2200      	movs	r2, #0
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	f04f 30ff 	mov.w	r0, #4294967295
 80023e8:	f000 f903 	bl	80025f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ec:	4a06      	ldr	r2, [pc, #24]	; (8002408 <HAL_InitTick+0x5c>)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	e000      	b.n	80023f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000020 	.word	0x20000020
 8002404:	20000028 	.word	0x20000028
 8002408:	20000024 	.word	0x20000024

0800240c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <HAL_IncTick+0x1c>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	461a      	mov	r2, r3
 8002416:	4b05      	ldr	r3, [pc, #20]	; (800242c <HAL_IncTick+0x20>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4413      	add	r3, r2
 800241c:	4a03      	ldr	r2, [pc, #12]	; (800242c <HAL_IncTick+0x20>)
 800241e:	6013      	str	r3, [r2, #0]
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr
 8002428:	20000028 	.word	0x20000028
 800242c:	20000240 	.word	0x20000240

08002430 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return uwTick;
 8002434:	4b02      	ldr	r3, [pc, #8]	; (8002440 <HAL_GetTick+0x10>)
 8002436:	681b      	ldr	r3, [r3, #0]
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr
 8002440:	20000240 	.word	0x20000240

08002444 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <__NVIC_SetPriorityGrouping+0x44>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002460:	4013      	ands	r3, r2
 8002462:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800246c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002474:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002476:	4a04      	ldr	r2, [pc, #16]	; (8002488 <__NVIC_SetPriorityGrouping+0x44>)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	60d3      	str	r3, [r2, #12]
}
 800247c:	bf00      	nop
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	0a1b      	lsrs	r3, r3, #8
 8002496:	f003 0307 	and.w	r3, r3, #7
}
 800249a:	4618      	mov	r0, r3
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	db0b      	blt.n	80024d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	f003 021f 	and.w	r2, r3, #31
 80024c0:	4906      	ldr	r1, [pc, #24]	; (80024dc <__NVIC_EnableIRQ+0x34>)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	095b      	lsrs	r3, r3, #5
 80024c8:	2001      	movs	r0, #1
 80024ca:	fa00 f202 	lsl.w	r2, r0, r2
 80024ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr
 80024dc:	e000e100 	.word	0xe000e100

080024e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	6039      	str	r1, [r7, #0]
 80024ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	db0a      	blt.n	800250a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	490c      	ldr	r1, [pc, #48]	; (800252c <__NVIC_SetPriority+0x4c>)
 80024fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fe:	0112      	lsls	r2, r2, #4
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	440b      	add	r3, r1
 8002504:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002508:	e00a      	b.n	8002520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	b2da      	uxtb	r2, r3
 800250e:	4908      	ldr	r1, [pc, #32]	; (8002530 <__NVIC_SetPriority+0x50>)
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	f003 030f 	and.w	r3, r3, #15
 8002516:	3b04      	subs	r3, #4
 8002518:	0112      	lsls	r2, r2, #4
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	440b      	add	r3, r1
 800251e:	761a      	strb	r2, [r3, #24]
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	bc80      	pop	{r7}
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	e000e100 	.word	0xe000e100
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002534:	b480      	push	{r7}
 8002536:	b089      	sub	sp, #36	; 0x24
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	f1c3 0307 	rsb	r3, r3, #7
 800254e:	2b04      	cmp	r3, #4
 8002550:	bf28      	it	cs
 8002552:	2304      	movcs	r3, #4
 8002554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3304      	adds	r3, #4
 800255a:	2b06      	cmp	r3, #6
 800255c:	d902      	bls.n	8002564 <NVIC_EncodePriority+0x30>
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	3b03      	subs	r3, #3
 8002562:	e000      	b.n	8002566 <NVIC_EncodePriority+0x32>
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002568:	f04f 32ff 	mov.w	r2, #4294967295
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	43da      	mvns	r2, r3
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	401a      	ands	r2, r3
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800257c:	f04f 31ff 	mov.w	r1, #4294967295
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	43d9      	mvns	r1, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800258c:	4313      	orrs	r3, r2
         );
}
 800258e:	4618      	mov	r0, r3
 8002590:	3724      	adds	r7, #36	; 0x24
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr

08002598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025a8:	d301      	bcc.n	80025ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025aa:	2301      	movs	r3, #1
 80025ac:	e00f      	b.n	80025ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ae:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <SysTick_Config+0x40>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b6:	210f      	movs	r1, #15
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295
 80025bc:	f7ff ff90 	bl	80024e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025c0:	4b05      	ldr	r3, [pc, #20]	; (80025d8 <SysTick_Config+0x40>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c6:	4b04      	ldr	r3, [pc, #16]	; (80025d8 <SysTick_Config+0x40>)
 80025c8:	2207      	movs	r2, #7
 80025ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	e000e010 	.word	0xe000e010

080025dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff ff2d 	bl	8002444 <__NVIC_SetPriorityGrouping>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	4603      	mov	r3, r0
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
 80025fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002604:	f7ff ff42 	bl	800248c <__NVIC_GetPriorityGrouping>
 8002608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	68b9      	ldr	r1, [r7, #8]
 800260e:	6978      	ldr	r0, [r7, #20]
 8002610:	f7ff ff90 	bl	8002534 <NVIC_EncodePriority>
 8002614:	4602      	mov	r2, r0
 8002616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800261a:	4611      	mov	r1, r2
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff5f 	bl	80024e0 <__NVIC_SetPriority>
}
 8002622:	bf00      	nop
 8002624:	3718      	adds	r7, #24
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	4603      	mov	r3, r0
 8002632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff35 	bl	80024a8 <__NVIC_EnableIRQ>
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7ff ffa2 	bl	8002598 <SysTick_Config>
 8002654:	4603      	mov	r3, r0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002660:	b480      	push	{r7}
 8002662:	b08b      	sub	sp, #44	; 0x2c
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800266a:	2300      	movs	r3, #0
 800266c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800266e:	2300      	movs	r3, #0
 8002670:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002672:	e148      	b.n	8002906 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002674:	2201      	movs	r2, #1
 8002676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	69fa      	ldr	r2, [r7, #28]
 8002684:	4013      	ands	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	429a      	cmp	r2, r3
 800268e:	f040 8137 	bne.w	8002900 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	4aa3      	ldr	r2, [pc, #652]	; (8002924 <HAL_GPIO_Init+0x2c4>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d05e      	beq.n	800275a <HAL_GPIO_Init+0xfa>
 800269c:	4aa1      	ldr	r2, [pc, #644]	; (8002924 <HAL_GPIO_Init+0x2c4>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d875      	bhi.n	800278e <HAL_GPIO_Init+0x12e>
 80026a2:	4aa1      	ldr	r2, [pc, #644]	; (8002928 <HAL_GPIO_Init+0x2c8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d058      	beq.n	800275a <HAL_GPIO_Init+0xfa>
 80026a8:	4a9f      	ldr	r2, [pc, #636]	; (8002928 <HAL_GPIO_Init+0x2c8>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d86f      	bhi.n	800278e <HAL_GPIO_Init+0x12e>
 80026ae:	4a9f      	ldr	r2, [pc, #636]	; (800292c <HAL_GPIO_Init+0x2cc>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d052      	beq.n	800275a <HAL_GPIO_Init+0xfa>
 80026b4:	4a9d      	ldr	r2, [pc, #628]	; (800292c <HAL_GPIO_Init+0x2cc>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d869      	bhi.n	800278e <HAL_GPIO_Init+0x12e>
 80026ba:	4a9d      	ldr	r2, [pc, #628]	; (8002930 <HAL_GPIO_Init+0x2d0>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d04c      	beq.n	800275a <HAL_GPIO_Init+0xfa>
 80026c0:	4a9b      	ldr	r2, [pc, #620]	; (8002930 <HAL_GPIO_Init+0x2d0>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d863      	bhi.n	800278e <HAL_GPIO_Init+0x12e>
 80026c6:	4a9b      	ldr	r2, [pc, #620]	; (8002934 <HAL_GPIO_Init+0x2d4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d046      	beq.n	800275a <HAL_GPIO_Init+0xfa>
 80026cc:	4a99      	ldr	r2, [pc, #612]	; (8002934 <HAL_GPIO_Init+0x2d4>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d85d      	bhi.n	800278e <HAL_GPIO_Init+0x12e>
 80026d2:	2b12      	cmp	r3, #18
 80026d4:	d82a      	bhi.n	800272c <HAL_GPIO_Init+0xcc>
 80026d6:	2b12      	cmp	r3, #18
 80026d8:	d859      	bhi.n	800278e <HAL_GPIO_Init+0x12e>
 80026da:	a201      	add	r2, pc, #4	; (adr r2, 80026e0 <HAL_GPIO_Init+0x80>)
 80026dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e0:	0800275b 	.word	0x0800275b
 80026e4:	08002735 	.word	0x08002735
 80026e8:	08002747 	.word	0x08002747
 80026ec:	08002789 	.word	0x08002789
 80026f0:	0800278f 	.word	0x0800278f
 80026f4:	0800278f 	.word	0x0800278f
 80026f8:	0800278f 	.word	0x0800278f
 80026fc:	0800278f 	.word	0x0800278f
 8002700:	0800278f 	.word	0x0800278f
 8002704:	0800278f 	.word	0x0800278f
 8002708:	0800278f 	.word	0x0800278f
 800270c:	0800278f 	.word	0x0800278f
 8002710:	0800278f 	.word	0x0800278f
 8002714:	0800278f 	.word	0x0800278f
 8002718:	0800278f 	.word	0x0800278f
 800271c:	0800278f 	.word	0x0800278f
 8002720:	0800278f 	.word	0x0800278f
 8002724:	0800273d 	.word	0x0800273d
 8002728:	08002751 	.word	0x08002751
 800272c:	4a82      	ldr	r2, [pc, #520]	; (8002938 <HAL_GPIO_Init+0x2d8>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d013      	beq.n	800275a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002732:	e02c      	b.n	800278e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	623b      	str	r3, [r7, #32]
          break;
 800273a:	e029      	b.n	8002790 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	3304      	adds	r3, #4
 8002742:	623b      	str	r3, [r7, #32]
          break;
 8002744:	e024      	b.n	8002790 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	3308      	adds	r3, #8
 800274c:	623b      	str	r3, [r7, #32]
          break;
 800274e:	e01f      	b.n	8002790 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	330c      	adds	r3, #12
 8002756:	623b      	str	r3, [r7, #32]
          break;
 8002758:	e01a      	b.n	8002790 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d102      	bne.n	8002768 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002762:	2304      	movs	r3, #4
 8002764:	623b      	str	r3, [r7, #32]
          break;
 8002766:	e013      	b.n	8002790 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d105      	bne.n	800277c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002770:	2308      	movs	r3, #8
 8002772:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69fa      	ldr	r2, [r7, #28]
 8002778:	611a      	str	r2, [r3, #16]
          break;
 800277a:	e009      	b.n	8002790 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800277c:	2308      	movs	r3, #8
 800277e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	69fa      	ldr	r2, [r7, #28]
 8002784:	615a      	str	r2, [r3, #20]
          break;
 8002786:	e003      	b.n	8002790 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002788:	2300      	movs	r3, #0
 800278a:	623b      	str	r3, [r7, #32]
          break;
 800278c:	e000      	b.n	8002790 <HAL_GPIO_Init+0x130>
          break;
 800278e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	2bff      	cmp	r3, #255	; 0xff
 8002794:	d801      	bhi.n	800279a <HAL_GPIO_Init+0x13a>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	e001      	b.n	800279e <HAL_GPIO_Init+0x13e>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3304      	adds	r3, #4
 800279e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	2bff      	cmp	r3, #255	; 0xff
 80027a4:	d802      	bhi.n	80027ac <HAL_GPIO_Init+0x14c>
 80027a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	e002      	b.n	80027b2 <HAL_GPIO_Init+0x152>
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	3b08      	subs	r3, #8
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	210f      	movs	r1, #15
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	fa01 f303 	lsl.w	r3, r1, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	401a      	ands	r2, r3
 80027c4:	6a39      	ldr	r1, [r7, #32]
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	fa01 f303 	lsl.w	r3, r1, r3
 80027cc:	431a      	orrs	r2, r3
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f000 8090 	beq.w	8002900 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027e0:	4b56      	ldr	r3, [pc, #344]	; (800293c <HAL_GPIO_Init+0x2dc>)
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	4a55      	ldr	r2, [pc, #340]	; (800293c <HAL_GPIO_Init+0x2dc>)
 80027e6:	f043 0301 	orr.w	r3, r3, #1
 80027ea:	6193      	str	r3, [r2, #24]
 80027ec:	4b53      	ldr	r3, [pc, #332]	; (800293c <HAL_GPIO_Init+0x2dc>)
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	60bb      	str	r3, [r7, #8]
 80027f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027f8:	4a51      	ldr	r2, [pc, #324]	; (8002940 <HAL_GPIO_Init+0x2e0>)
 80027fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fc:	089b      	lsrs	r3, r3, #2
 80027fe:	3302      	adds	r3, #2
 8002800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002804:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002808:	f003 0303 	and.w	r3, r3, #3
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	220f      	movs	r2, #15
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	4013      	ands	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a49      	ldr	r2, [pc, #292]	; (8002944 <HAL_GPIO_Init+0x2e4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d00d      	beq.n	8002840 <HAL_GPIO_Init+0x1e0>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a48      	ldr	r2, [pc, #288]	; (8002948 <HAL_GPIO_Init+0x2e8>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d007      	beq.n	800283c <HAL_GPIO_Init+0x1dc>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a47      	ldr	r2, [pc, #284]	; (800294c <HAL_GPIO_Init+0x2ec>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d101      	bne.n	8002838 <HAL_GPIO_Init+0x1d8>
 8002834:	2302      	movs	r3, #2
 8002836:	e004      	b.n	8002842 <HAL_GPIO_Init+0x1e2>
 8002838:	2303      	movs	r3, #3
 800283a:	e002      	b.n	8002842 <HAL_GPIO_Init+0x1e2>
 800283c:	2301      	movs	r3, #1
 800283e:	e000      	b.n	8002842 <HAL_GPIO_Init+0x1e2>
 8002840:	2300      	movs	r3, #0
 8002842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002844:	f002 0203 	and.w	r2, r2, #3
 8002848:	0092      	lsls	r2, r2, #2
 800284a:	4093      	lsls	r3, r2
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4313      	orrs	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002852:	493b      	ldr	r1, [pc, #236]	; (8002940 <HAL_GPIO_Init+0x2e0>)
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	089b      	lsrs	r3, r3, #2
 8002858:	3302      	adds	r3, #2
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d006      	beq.n	800287a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800286c:	4b38      	ldr	r3, [pc, #224]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	4937      	ldr	r1, [pc, #220]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	4313      	orrs	r3, r2
 8002876:	608b      	str	r3, [r1, #8]
 8002878:	e006      	b.n	8002888 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800287a:	4b35      	ldr	r3, [pc, #212]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	43db      	mvns	r3, r3
 8002882:	4933      	ldr	r1, [pc, #204]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 8002884:	4013      	ands	r3, r2
 8002886:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d006      	beq.n	80028a2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002894:	4b2e      	ldr	r3, [pc, #184]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	492d      	ldr	r1, [pc, #180]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	4313      	orrs	r3, r2
 800289e:	60cb      	str	r3, [r1, #12]
 80028a0:	e006      	b.n	80028b0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028a2:	4b2b      	ldr	r3, [pc, #172]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028a4:	68da      	ldr	r2, [r3, #12]
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	4929      	ldr	r1, [pc, #164]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d006      	beq.n	80028ca <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028bc:	4b24      	ldr	r3, [pc, #144]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	4923      	ldr	r1, [pc, #140]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	604b      	str	r3, [r1, #4]
 80028c8:	e006      	b.n	80028d8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028ca:	4b21      	ldr	r3, [pc, #132]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	43db      	mvns	r3, r3
 80028d2:	491f      	ldr	r1, [pc, #124]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d006      	beq.n	80028f2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028e4:	4b1a      	ldr	r3, [pc, #104]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	4919      	ldr	r1, [pc, #100]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	600b      	str	r3, [r1, #0]
 80028f0:	e006      	b.n	8002900 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028f2:	4b17      	ldr	r3, [pc, #92]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	43db      	mvns	r3, r3
 80028fa:	4915      	ldr	r1, [pc, #84]	; (8002950 <HAL_GPIO_Init+0x2f0>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002902:	3301      	adds	r3, #1
 8002904:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290c:	fa22 f303 	lsr.w	r3, r2, r3
 8002910:	2b00      	cmp	r3, #0
 8002912:	f47f aeaf 	bne.w	8002674 <HAL_GPIO_Init+0x14>
  }
}
 8002916:	bf00      	nop
 8002918:	bf00      	nop
 800291a:	372c      	adds	r7, #44	; 0x2c
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	10320000 	.word	0x10320000
 8002928:	10310000 	.word	0x10310000
 800292c:	10220000 	.word	0x10220000
 8002930:	10210000 	.word	0x10210000
 8002934:	10120000 	.word	0x10120000
 8002938:	10110000 	.word	0x10110000
 800293c:	40021000 	.word	0x40021000
 8002940:	40010000 	.word	0x40010000
 8002944:	40010800 	.word	0x40010800
 8002948:	40010c00 	.word	0x40010c00
 800294c:	40011000 	.word	0x40011000
 8002950:	40010400 	.word	0x40010400

08002954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	460b      	mov	r3, r1
 800295e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	887b      	ldrh	r3, [r7, #2]
 8002966:	4013      	ands	r3, r2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d002      	beq.n	8002972 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800296c:	2301      	movs	r3, #1
 800296e:	73fb      	strb	r3, [r7, #15]
 8002970:	e001      	b.n	8002976 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002972:	2300      	movs	r3, #0
 8002974:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002976:	7bfb      	ldrb	r3, [r7, #15]
}
 8002978:	4618      	mov	r0, r3
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	460b      	mov	r3, r1
 800298c:	807b      	strh	r3, [r7, #2]
 800298e:	4613      	mov	r3, r2
 8002990:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002992:	787b      	ldrb	r3, [r7, #1]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002998:	887a      	ldrh	r2, [r7, #2]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800299e:	e003      	b.n	80029a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029a0:	887b      	ldrh	r3, [r7, #2]
 80029a2:	041a      	lsls	r2, r3, #16
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	611a      	str	r2, [r3, #16]
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr

080029b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b085      	sub	sp, #20
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
 80029ba:	460b      	mov	r3, r1
 80029bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029c4:	887a      	ldrh	r2, [r7, #2]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	041a      	lsls	r2, r3, #16
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	43d9      	mvns	r1, r3
 80029d0:	887b      	ldrh	r3, [r7, #2]
 80029d2:	400b      	ands	r3, r1
 80029d4:	431a      	orrs	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	611a      	str	r2, [r3, #16]
}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr

080029e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e26c      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 8087 	beq.w	8002b12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a04:	4b92      	ldr	r3, [pc, #584]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 030c 	and.w	r3, r3, #12
 8002a0c:	2b04      	cmp	r3, #4
 8002a0e:	d00c      	beq.n	8002a2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a10:	4b8f      	ldr	r3, [pc, #572]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 030c 	and.w	r3, r3, #12
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	d112      	bne.n	8002a42 <HAL_RCC_OscConfig+0x5e>
 8002a1c:	4b8c      	ldr	r3, [pc, #560]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a28:	d10b      	bne.n	8002a42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a2a:	4b89      	ldr	r3, [pc, #548]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d06c      	beq.n	8002b10 <HAL_RCC_OscConfig+0x12c>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d168      	bne.n	8002b10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e246      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a4a:	d106      	bne.n	8002a5a <HAL_RCC_OscConfig+0x76>
 8002a4c:	4b80      	ldr	r3, [pc, #512]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a7f      	ldr	r2, [pc, #508]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a56:	6013      	str	r3, [r2, #0]
 8002a58:	e02e      	b.n	8002ab8 <HAL_RCC_OscConfig+0xd4>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10c      	bne.n	8002a7c <HAL_RCC_OscConfig+0x98>
 8002a62:	4b7b      	ldr	r3, [pc, #492]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a7a      	ldr	r2, [pc, #488]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	4b78      	ldr	r3, [pc, #480]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a77      	ldr	r2, [pc, #476]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a78:	6013      	str	r3, [r2, #0]
 8002a7a:	e01d      	b.n	8002ab8 <HAL_RCC_OscConfig+0xd4>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a84:	d10c      	bne.n	8002aa0 <HAL_RCC_OscConfig+0xbc>
 8002a86:	4b72      	ldr	r3, [pc, #456]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a71      	ldr	r2, [pc, #452]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	4b6f      	ldr	r3, [pc, #444]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a6e      	ldr	r2, [pc, #440]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a9c:	6013      	str	r3, [r2, #0]
 8002a9e:	e00b      	b.n	8002ab8 <HAL_RCC_OscConfig+0xd4>
 8002aa0:	4b6b      	ldr	r3, [pc, #428]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a6a      	ldr	r2, [pc, #424]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002aa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aaa:	6013      	str	r3, [r2, #0]
 8002aac:	4b68      	ldr	r3, [pc, #416]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a67      	ldr	r2, [pc, #412]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002ab2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ab6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d013      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7ff fcb6 	bl	8002430 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac8:	f7ff fcb2 	bl	8002430 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b64      	cmp	r3, #100	; 0x64
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e1fa      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ada:	4b5d      	ldr	r3, [pc, #372]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d0f0      	beq.n	8002ac8 <HAL_RCC_OscConfig+0xe4>
 8002ae6:	e014      	b.n	8002b12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae8:	f7ff fca2 	bl	8002430 <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af0:	f7ff fc9e 	bl	8002430 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b64      	cmp	r3, #100	; 0x64
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e1e6      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b02:	4b53      	ldr	r3, [pc, #332]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f0      	bne.n	8002af0 <HAL_RCC_OscConfig+0x10c>
 8002b0e:	e000      	b.n	8002b12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d063      	beq.n	8002be6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b1e:	4b4c      	ldr	r3, [pc, #304]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 030c 	and.w	r3, r3, #12
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00b      	beq.n	8002b42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b2a:	4b49      	ldr	r3, [pc, #292]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d11c      	bne.n	8002b70 <HAL_RCC_OscConfig+0x18c>
 8002b36:	4b46      	ldr	r3, [pc, #280]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d116      	bne.n	8002b70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b42:	4b43      	ldr	r3, [pc, #268]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d005      	beq.n	8002b5a <HAL_RCC_OscConfig+0x176>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d001      	beq.n	8002b5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e1ba      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b5a:	4b3d      	ldr	r3, [pc, #244]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	4939      	ldr	r1, [pc, #228]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b6e:	e03a      	b.n	8002be6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d020      	beq.n	8002bba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b78:	4b36      	ldr	r3, [pc, #216]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b7e:	f7ff fc57 	bl	8002430 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b84:	e008      	b.n	8002b98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b86:	f7ff fc53 	bl	8002430 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d901      	bls.n	8002b98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e19b      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b98:	4b2d      	ldr	r3, [pc, #180]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0f0      	beq.n	8002b86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba4:	4b2a      	ldr	r3, [pc, #168]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	4927      	ldr	r1, [pc, #156]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	600b      	str	r3, [r1, #0]
 8002bb8:	e015      	b.n	8002be6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bba:	4b26      	ldr	r3, [pc, #152]	; (8002c54 <HAL_RCC_OscConfig+0x270>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7ff fc36 	bl	8002430 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc8:	f7ff fc32 	bl	8002430 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e17a      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bda:	4b1d      	ldr	r3, [pc, #116]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d03a      	beq.n	8002c68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d019      	beq.n	8002c2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfa:	4b17      	ldr	r3, [pc, #92]	; (8002c58 <HAL_RCC_OscConfig+0x274>)
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c00:	f7ff fc16 	bl	8002430 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c08:	f7ff fc12 	bl	8002430 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e15a      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c1a:	4b0d      	ldr	r3, [pc, #52]	; (8002c50 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d0f0      	beq.n	8002c08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c26:	2001      	movs	r0, #1
 8002c28:	f000 fa9a 	bl	8003160 <RCC_Delay>
 8002c2c:	e01c      	b.n	8002c68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c2e:	4b0a      	ldr	r3, [pc, #40]	; (8002c58 <HAL_RCC_OscConfig+0x274>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c34:	f7ff fbfc 	bl	8002430 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c3a:	e00f      	b.n	8002c5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3c:	f7ff fbf8 	bl	8002430 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d908      	bls.n	8002c5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e140      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
 8002c4e:	bf00      	nop
 8002c50:	40021000 	.word	0x40021000
 8002c54:	42420000 	.word	0x42420000
 8002c58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c5c:	4b9e      	ldr	r3, [pc, #632]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1e9      	bne.n	8002c3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0304 	and.w	r3, r3, #4
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 80a6 	beq.w	8002dc2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c76:	2300      	movs	r3, #0
 8002c78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c7a:	4b97      	ldr	r3, [pc, #604]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10d      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c86:	4b94      	ldr	r3, [pc, #592]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	4a93      	ldr	r2, [pc, #588]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c90:	61d3      	str	r3, [r2, #28]
 8002c92:	4b91      	ldr	r3, [pc, #580]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002c94:	69db      	ldr	r3, [r3, #28]
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca2:	4b8e      	ldr	r3, [pc, #568]	; (8002edc <HAL_RCC_OscConfig+0x4f8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d118      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cae:	4b8b      	ldr	r3, [pc, #556]	; (8002edc <HAL_RCC_OscConfig+0x4f8>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a8a      	ldr	r2, [pc, #552]	; (8002edc <HAL_RCC_OscConfig+0x4f8>)
 8002cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cba:	f7ff fbb9 	bl	8002430 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc2:	f7ff fbb5 	bl	8002430 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b64      	cmp	r3, #100	; 0x64
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e0fd      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd4:	4b81      	ldr	r3, [pc, #516]	; (8002edc <HAL_RCC_OscConfig+0x4f8>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0f0      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d106      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x312>
 8002ce8:	4b7b      	ldr	r3, [pc, #492]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	4a7a      	ldr	r2, [pc, #488]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6213      	str	r3, [r2, #32]
 8002cf4:	e02d      	b.n	8002d52 <HAL_RCC_OscConfig+0x36e>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x334>
 8002cfe:	4b76      	ldr	r3, [pc, #472]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	4a75      	ldr	r2, [pc, #468]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d04:	f023 0301 	bic.w	r3, r3, #1
 8002d08:	6213      	str	r3, [r2, #32]
 8002d0a:	4b73      	ldr	r3, [pc, #460]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	4a72      	ldr	r2, [pc, #456]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d10:	f023 0304 	bic.w	r3, r3, #4
 8002d14:	6213      	str	r3, [r2, #32]
 8002d16:	e01c      	b.n	8002d52 <HAL_RCC_OscConfig+0x36e>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	2b05      	cmp	r3, #5
 8002d1e:	d10c      	bne.n	8002d3a <HAL_RCC_OscConfig+0x356>
 8002d20:	4b6d      	ldr	r3, [pc, #436]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	4a6c      	ldr	r2, [pc, #432]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d26:	f043 0304 	orr.w	r3, r3, #4
 8002d2a:	6213      	str	r3, [r2, #32]
 8002d2c:	4b6a      	ldr	r3, [pc, #424]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	4a69      	ldr	r2, [pc, #420]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d32:	f043 0301 	orr.w	r3, r3, #1
 8002d36:	6213      	str	r3, [r2, #32]
 8002d38:	e00b      	b.n	8002d52 <HAL_RCC_OscConfig+0x36e>
 8002d3a:	4b67      	ldr	r3, [pc, #412]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	4a66      	ldr	r2, [pc, #408]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d40:	f023 0301 	bic.w	r3, r3, #1
 8002d44:	6213      	str	r3, [r2, #32]
 8002d46:	4b64      	ldr	r3, [pc, #400]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	4a63      	ldr	r2, [pc, #396]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d4c:	f023 0304 	bic.w	r3, r3, #4
 8002d50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d015      	beq.n	8002d86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d5a:	f7ff fb69 	bl	8002430 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d60:	e00a      	b.n	8002d78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d62:	f7ff fb65 	bl	8002430 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e0ab      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d78:	4b57      	ldr	r3, [pc, #348]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0ee      	beq.n	8002d62 <HAL_RCC_OscConfig+0x37e>
 8002d84:	e014      	b.n	8002db0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d86:	f7ff fb53 	bl	8002430 <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d8c:	e00a      	b.n	8002da4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8e:	f7ff fb4f 	bl	8002430 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e095      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da4:	4b4c      	ldr	r3, [pc, #304]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1ee      	bne.n	8002d8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002db0:	7dfb      	ldrb	r3, [r7, #23]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d105      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db6:	4b48      	ldr	r3, [pc, #288]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	4a47      	ldr	r2, [pc, #284]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002dbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dc0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 8081 	beq.w	8002ece <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dcc:	4b42      	ldr	r3, [pc, #264]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 030c 	and.w	r3, r3, #12
 8002dd4:	2b08      	cmp	r3, #8
 8002dd6:	d061      	beq.n	8002e9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	69db      	ldr	r3, [r3, #28]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d146      	bne.n	8002e6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de0:	4b3f      	ldr	r3, [pc, #252]	; (8002ee0 <HAL_RCC_OscConfig+0x4fc>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de6:	f7ff fb23 	bl	8002430 <HAL_GetTick>
 8002dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dee:	f7ff fb1f 	bl	8002430 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e067      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e00:	4b35      	ldr	r3, [pc, #212]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1f0      	bne.n	8002dee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e14:	d108      	bne.n	8002e28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e16:	4b30      	ldr	r3, [pc, #192]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	492d      	ldr	r1, [pc, #180]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e28:	4b2b      	ldr	r3, [pc, #172]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a19      	ldr	r1, [r3, #32]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	4927      	ldr	r1, [pc, #156]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e40:	4b27      	ldr	r3, [pc, #156]	; (8002ee0 <HAL_RCC_OscConfig+0x4fc>)
 8002e42:	2201      	movs	r2, #1
 8002e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e46:	f7ff faf3 	bl	8002430 <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e4c:	e008      	b.n	8002e60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e4e:	f7ff faef 	bl	8002430 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e037      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e60:	4b1d      	ldr	r3, [pc, #116]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d0f0      	beq.n	8002e4e <HAL_RCC_OscConfig+0x46a>
 8002e6c:	e02f      	b.n	8002ece <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e6e:	4b1c      	ldr	r3, [pc, #112]	; (8002ee0 <HAL_RCC_OscConfig+0x4fc>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e74:	f7ff fadc 	bl	8002430 <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e7c:	f7ff fad8 	bl	8002430 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e020      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e8e:	4b12      	ldr	r3, [pc, #72]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f0      	bne.n	8002e7c <HAL_RCC_OscConfig+0x498>
 8002e9a:	e018      	b.n	8002ece <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e013      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	; (8002ed8 <HAL_RCC_OscConfig+0x4f4>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d106      	bne.n	8002eca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d001      	beq.n	8002ece <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	40007000 	.word	0x40007000
 8002ee0:	42420060 	.word	0x42420060

08002ee4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0d0      	b.n	800309a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef8:	4b6a      	ldr	r3, [pc, #424]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d910      	bls.n	8002f28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	4b67      	ldr	r3, [pc, #412]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f023 0207 	bic.w	r2, r3, #7
 8002f0e:	4965      	ldr	r1, [pc, #404]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f16:	4b63      	ldr	r3, [pc, #396]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0b8      	b.n	800309a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d020      	beq.n	8002f76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0304 	and.w	r3, r3, #4
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d005      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f40:	4b59      	ldr	r3, [pc, #356]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	4a58      	ldr	r2, [pc, #352]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0308 	and.w	r3, r3, #8
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d005      	beq.n	8002f64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f58:	4b53      	ldr	r3, [pc, #332]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	4a52      	ldr	r2, [pc, #328]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f64:	4b50      	ldr	r3, [pc, #320]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	494d      	ldr	r1, [pc, #308]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d040      	beq.n	8003004 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d107      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f8a:	4b47      	ldr	r3, [pc, #284]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d115      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e07f      	b.n	800309a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d107      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fa2:	4b41      	ldr	r3, [pc, #260]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d109      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e073      	b.n	800309a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb2:	4b3d      	ldr	r3, [pc, #244]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e06b      	b.n	800309a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fc2:	4b39      	ldr	r3, [pc, #228]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f023 0203 	bic.w	r2, r3, #3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	4936      	ldr	r1, [pc, #216]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fd4:	f7ff fa2c 	bl	8002430 <HAL_GetTick>
 8002fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fda:	e00a      	b.n	8002ff2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fdc:	f7ff fa28 	bl	8002430 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e053      	b.n	800309a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff2:	4b2d      	ldr	r3, [pc, #180]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 020c 	and.w	r2, r3, #12
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	429a      	cmp	r2, r3
 8003002:	d1eb      	bne.n	8002fdc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003004:	4b27      	ldr	r3, [pc, #156]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	429a      	cmp	r2, r3
 8003010:	d210      	bcs.n	8003034 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003012:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f023 0207 	bic.w	r2, r3, #7
 800301a:	4922      	ldr	r1, [pc, #136]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	4313      	orrs	r3, r2
 8003020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003022:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d001      	beq.n	8003034 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e032      	b.n	800309a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b00      	cmp	r3, #0
 800303e:	d008      	beq.n	8003052 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003040:	4b19      	ldr	r3, [pc, #100]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	4916      	ldr	r1, [pc, #88]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 800304e:	4313      	orrs	r3, r2
 8003050:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d009      	beq.n	8003072 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800305e:	4b12      	ldr	r3, [pc, #72]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	490e      	ldr	r1, [pc, #56]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 800306e:	4313      	orrs	r3, r2
 8003070:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003072:	f000 f821 	bl	80030b8 <HAL_RCC_GetSysClockFreq>
 8003076:	4602      	mov	r2, r0
 8003078:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <HAL_RCC_ClockConfig+0x1c4>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	490a      	ldr	r1, [pc, #40]	; (80030ac <HAL_RCC_ClockConfig+0x1c8>)
 8003084:	5ccb      	ldrb	r3, [r1, r3]
 8003086:	fa22 f303 	lsr.w	r3, r2, r3
 800308a:	4a09      	ldr	r2, [pc, #36]	; (80030b0 <HAL_RCC_ClockConfig+0x1cc>)
 800308c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800308e:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4618      	mov	r0, r3
 8003094:	f7ff f98a 	bl	80023ac <HAL_InitTick>

  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40022000 	.word	0x40022000
 80030a8:	40021000 	.word	0x40021000
 80030ac:	080039c4 	.word	0x080039c4
 80030b0:	20000020 	.word	0x20000020
 80030b4:	20000024 	.word	0x20000024

080030b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030be:	2300      	movs	r3, #0
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	2300      	movs	r3, #0
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
 80030ca:	2300      	movs	r3, #0
 80030cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030d2:	4b1e      	ldr	r3, [pc, #120]	; (800314c <HAL_RCC_GetSysClockFreq+0x94>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 030c 	and.w	r3, r3, #12
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d002      	beq.n	80030e8 <HAL_RCC_GetSysClockFreq+0x30>
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d003      	beq.n	80030ee <HAL_RCC_GetSysClockFreq+0x36>
 80030e6:	e027      	b.n	8003138 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030e8:	4b19      	ldr	r3, [pc, #100]	; (8003150 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ea:	613b      	str	r3, [r7, #16]
      break;
 80030ec:	e027      	b.n	800313e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	0c9b      	lsrs	r3, r3, #18
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	4a17      	ldr	r2, [pc, #92]	; (8003154 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030f8:	5cd3      	ldrb	r3, [r2, r3]
 80030fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d010      	beq.n	8003128 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003106:	4b11      	ldr	r3, [pc, #68]	; (800314c <HAL_RCC_GetSysClockFreq+0x94>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	0c5b      	lsrs	r3, r3, #17
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	4a11      	ldr	r2, [pc, #68]	; (8003158 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003112:	5cd3      	ldrb	r3, [r2, r3]
 8003114:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a0d      	ldr	r2, [pc, #52]	; (8003150 <HAL_RCC_GetSysClockFreq+0x98>)
 800311a:	fb02 f203 	mul.w	r2, r2, r3
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	fbb2 f3f3 	udiv	r3, r2, r3
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	e004      	b.n	8003132 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a0c      	ldr	r2, [pc, #48]	; (800315c <HAL_RCC_GetSysClockFreq+0xa4>)
 800312c:	fb02 f303 	mul.w	r3, r2, r3
 8003130:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	613b      	str	r3, [r7, #16]
      break;
 8003136:	e002      	b.n	800313e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <HAL_RCC_GetSysClockFreq+0x98>)
 800313a:	613b      	str	r3, [r7, #16]
      break;
 800313c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800313e:	693b      	ldr	r3, [r7, #16]
}
 8003140:	4618      	mov	r0, r3
 8003142:	371c      	adds	r7, #28
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40021000 	.word	0x40021000
 8003150:	007a1200 	.word	0x007a1200
 8003154:	080039d4 	.word	0x080039d4
 8003158:	080039e4 	.word	0x080039e4
 800315c:	003d0900 	.word	0x003d0900

08003160 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003168:	4b0a      	ldr	r3, [pc, #40]	; (8003194 <RCC_Delay+0x34>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a0a      	ldr	r2, [pc, #40]	; (8003198 <RCC_Delay+0x38>)
 800316e:	fba2 2303 	umull	r2, r3, r2, r3
 8003172:	0a5b      	lsrs	r3, r3, #9
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	fb02 f303 	mul.w	r3, r2, r3
 800317a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800317c:	bf00      	nop
  }
  while (Delay --);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	1e5a      	subs	r2, r3, #1
 8003182:	60fa      	str	r2, [r7, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1f9      	bne.n	800317c <RCC_Delay+0x1c>
}
 8003188:	bf00      	nop
 800318a:	bf00      	nop
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr
 8003194:	20000020 	.word	0x20000020
 8003198:	10624dd3 	.word	0x10624dd3

0800319c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e041      	b.n	8003232 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fe ff6a 	bl	800209c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	3304      	adds	r3, #4
 80031d8:	4619      	mov	r1, r3
 80031da:	4610      	mov	r0, r2
 80031dc:	f000 fa56 	bl	800368c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3708      	adds	r7, #8
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
	...

0800323c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b01      	cmp	r3, #1
 800324e:	d001      	beq.n	8003254 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e035      	b.n	80032c0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2202      	movs	r2, #2
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f042 0201 	orr.w	r2, r2, #1
 800326a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a16      	ldr	r2, [pc, #88]	; (80032cc <HAL_TIM_Base_Start_IT+0x90>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d009      	beq.n	800328a <HAL_TIM_Base_Start_IT+0x4e>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800327e:	d004      	beq.n	800328a <HAL_TIM_Base_Start_IT+0x4e>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a12      	ldr	r2, [pc, #72]	; (80032d0 <HAL_TIM_Base_Start_IT+0x94>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d111      	bne.n	80032ae <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f003 0307 	and.w	r3, r3, #7
 8003294:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2b06      	cmp	r3, #6
 800329a:	d010      	beq.n	80032be <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 0201 	orr.w	r2, r2, #1
 80032aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ac:	e007      	b.n	80032be <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f042 0201 	orr.w	r2, r2, #1
 80032bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bc80      	pop	{r7}
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40012c00 	.word	0x40012c00
 80032d0:	40000400 	.word	0x40000400

080032d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d020      	beq.n	8003338 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d01b      	beq.n	8003338 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0202 	mvn.w	r2, #2
 8003308:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f998 	bl	8003654 <HAL_TIM_IC_CaptureCallback>
 8003324:	e005      	b.n	8003332 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f98b 	bl	8003642 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f99a 	bl	8003666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	f003 0304 	and.w	r3, r3, #4
 800333e:	2b00      	cmp	r3, #0
 8003340:	d020      	beq.n	8003384 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	d01b      	beq.n	8003384 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f06f 0204 	mvn.w	r2, #4
 8003354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2202      	movs	r2, #2
 800335a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f972 	bl	8003654 <HAL_TIM_IC_CaptureCallback>
 8003370:	e005      	b.n	800337e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f965 	bl	8003642 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 f974 	bl	8003666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d020      	beq.n	80033d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f003 0308 	and.w	r3, r3, #8
 8003394:	2b00      	cmp	r3, #0
 8003396:	d01b      	beq.n	80033d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f06f 0208 	mvn.w	r2, #8
 80033a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2204      	movs	r2, #4
 80033a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f94c 	bl	8003654 <HAL_TIM_IC_CaptureCallback>
 80033bc:	e005      	b.n	80033ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 f93f 	bl	8003642 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 f94e 	bl	8003666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	f003 0310 	and.w	r3, r3, #16
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d020      	beq.n	800341c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f003 0310 	and.w	r3, r3, #16
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d01b      	beq.n	800341c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f06f 0210 	mvn.w	r2, #16
 80033ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2208      	movs	r2, #8
 80033f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 f926 	bl	8003654 <HAL_TIM_IC_CaptureCallback>
 8003408:	e005      	b.n	8003416 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 f919 	bl	8003642 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 f928 	bl	8003666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00c      	beq.n	8003440 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b00      	cmp	r3, #0
 800342e:	d007      	beq.n	8003440 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f06f 0201 	mvn.w	r2, #1
 8003438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f7fe faf2 	bl	8001a24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00c      	beq.n	8003464 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003450:	2b00      	cmp	r3, #0
 8003452:	d007      	beq.n	8003464 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800345c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 fa6f 	bl	8003942 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00c      	beq.n	8003488 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003474:	2b00      	cmp	r3, #0
 8003476:	d007      	beq.n	8003488 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f8f8 	bl	8003678 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	f003 0320 	and.w	r3, r3, #32
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00c      	beq.n	80034ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f003 0320 	and.w	r3, r3, #32
 8003498:	2b00      	cmp	r3, #0
 800349a:	d007      	beq.n	80034ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f06f 0220 	mvn.w	r2, #32
 80034a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 fa42 	bl	8003930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034ac:	bf00      	nop
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_TIM_ConfigClockSource+0x1c>
 80034cc:	2302      	movs	r3, #2
 80034ce:	e0b4      	b.n	800363a <HAL_TIM_ConfigClockSource+0x186>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2202      	movs	r2, #2
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003508:	d03e      	beq.n	8003588 <HAL_TIM_ConfigClockSource+0xd4>
 800350a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800350e:	f200 8087 	bhi.w	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003516:	f000 8086 	beq.w	8003626 <HAL_TIM_ConfigClockSource+0x172>
 800351a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800351e:	d87f      	bhi.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003520:	2b70      	cmp	r3, #112	; 0x70
 8003522:	d01a      	beq.n	800355a <HAL_TIM_ConfigClockSource+0xa6>
 8003524:	2b70      	cmp	r3, #112	; 0x70
 8003526:	d87b      	bhi.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003528:	2b60      	cmp	r3, #96	; 0x60
 800352a:	d050      	beq.n	80035ce <HAL_TIM_ConfigClockSource+0x11a>
 800352c:	2b60      	cmp	r3, #96	; 0x60
 800352e:	d877      	bhi.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003530:	2b50      	cmp	r3, #80	; 0x50
 8003532:	d03c      	beq.n	80035ae <HAL_TIM_ConfigClockSource+0xfa>
 8003534:	2b50      	cmp	r3, #80	; 0x50
 8003536:	d873      	bhi.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003538:	2b40      	cmp	r3, #64	; 0x40
 800353a:	d058      	beq.n	80035ee <HAL_TIM_ConfigClockSource+0x13a>
 800353c:	2b40      	cmp	r3, #64	; 0x40
 800353e:	d86f      	bhi.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003540:	2b30      	cmp	r3, #48	; 0x30
 8003542:	d064      	beq.n	800360e <HAL_TIM_ConfigClockSource+0x15a>
 8003544:	2b30      	cmp	r3, #48	; 0x30
 8003546:	d86b      	bhi.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003548:	2b20      	cmp	r3, #32
 800354a:	d060      	beq.n	800360e <HAL_TIM_ConfigClockSource+0x15a>
 800354c:	2b20      	cmp	r3, #32
 800354e:	d867      	bhi.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
 8003550:	2b00      	cmp	r3, #0
 8003552:	d05c      	beq.n	800360e <HAL_TIM_ConfigClockSource+0x15a>
 8003554:	2b10      	cmp	r3, #16
 8003556:	d05a      	beq.n	800360e <HAL_TIM_ConfigClockSource+0x15a>
 8003558:	e062      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6818      	ldr	r0, [r3, #0]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	6899      	ldr	r1, [r3, #8]
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f000 f96a 	bl	8003842 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800357c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	609a      	str	r2, [r3, #8]
      break;
 8003586:	e04f      	b.n	8003628 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	6899      	ldr	r1, [r3, #8]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685a      	ldr	r2, [r3, #4]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f000 f953 	bl	8003842 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689a      	ldr	r2, [r3, #8]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035aa:	609a      	str	r2, [r3, #8]
      break;
 80035ac:	e03c      	b.n	8003628 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6818      	ldr	r0, [r3, #0]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	6859      	ldr	r1, [r3, #4]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	461a      	mov	r2, r3
 80035bc:	f000 f8ca 	bl	8003754 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2150      	movs	r1, #80	; 0x50
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 f921 	bl	800380e <TIM_ITRx_SetConfig>
      break;
 80035cc:	e02c      	b.n	8003628 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6818      	ldr	r0, [r3, #0]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	6859      	ldr	r1, [r3, #4]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	461a      	mov	r2, r3
 80035dc:	f000 f8e8 	bl	80037b0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2160      	movs	r1, #96	; 0x60
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 f911 	bl	800380e <TIM_ITRx_SetConfig>
      break;
 80035ec:	e01c      	b.n	8003628 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6818      	ldr	r0, [r3, #0]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	6859      	ldr	r1, [r3, #4]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	461a      	mov	r2, r3
 80035fc:	f000 f8aa 	bl	8003754 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2140      	movs	r1, #64	; 0x40
 8003606:	4618      	mov	r0, r3
 8003608:	f000 f901 	bl	800380e <TIM_ITRx_SetConfig>
      break;
 800360c:	e00c      	b.n	8003628 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4619      	mov	r1, r3
 8003618:	4610      	mov	r0, r2
 800361a:	f000 f8f8 	bl	800380e <TIM_ITRx_SetConfig>
      break;
 800361e:	e003      	b.n	8003628 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      break;
 8003624:	e000      	b.n	8003628 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003626:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003638:	7bfb      	ldrb	r3, [r7, #15]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	bc80      	pop	{r7}
 8003652:	4770      	bx	lr

08003654 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr

08003666 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003666:	b480      	push	{r7}
 8003668:	b083      	sub	sp, #12
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800366e:	bf00      	nop
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr

08003678 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	bc80      	pop	{r7}
 8003688:	4770      	bx	lr
	...

0800368c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a2b      	ldr	r2, [pc, #172]	; (800374c <TIM_Base_SetConfig+0xc0>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <TIM_Base_SetConfig+0x28>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036aa:	d003      	beq.n	80036b4 <TIM_Base_SetConfig+0x28>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a28      	ldr	r2, [pc, #160]	; (8003750 <TIM_Base_SetConfig+0xc4>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d108      	bne.n	80036c6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a20      	ldr	r2, [pc, #128]	; (800374c <TIM_Base_SetConfig+0xc0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d007      	beq.n	80036de <TIM_Base_SetConfig+0x52>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d4:	d003      	beq.n	80036de <TIM_Base_SetConfig+0x52>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a1d      	ldr	r2, [pc, #116]	; (8003750 <TIM_Base_SetConfig+0xc4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d108      	bne.n	80036f0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	689a      	ldr	r2, [r3, #8]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a0d      	ldr	r2, [pc, #52]	; (800374c <TIM_Base_SetConfig+0xc0>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d103      	bne.n	8003724 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	691a      	ldr	r2, [r3, #16]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d005      	beq.n	8003742 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	f023 0201 	bic.w	r2, r3, #1
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	611a      	str	r2, [r3, #16]
  }
}
 8003742:	bf00      	nop
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr
 800374c:	40012c00 	.word	0x40012c00
 8003750:	40000400 	.word	0x40000400

08003754 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003754:	b480      	push	{r7}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	f023 0201 	bic.w	r2, r3, #1
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800377e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f023 030a 	bic.w	r3, r3, #10
 8003790:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	4313      	orrs	r3, r2
 8003798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	621a      	str	r2, [r3, #32]
}
 80037a6:	bf00      	nop
 80037a8:	371c      	adds	r7, #28
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr

080037b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b087      	sub	sp, #28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	f023 0210 	bic.w	r2, r3, #16
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	031b      	lsls	r3, r3, #12
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	621a      	str	r2, [r3, #32]
}
 8003804:	bf00      	nop
 8003806:	371c      	adds	r7, #28
 8003808:	46bd      	mov	sp, r7
 800380a:	bc80      	pop	{r7}
 800380c:	4770      	bx	lr

0800380e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800380e:	b480      	push	{r7}
 8003810:	b085      	sub	sp, #20
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
 8003816:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003824:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4313      	orrs	r3, r2
 800382c:	f043 0307 	orr.w	r3, r3, #7
 8003830:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	609a      	str	r2, [r3, #8]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr

08003842 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003842:	b480      	push	{r7}
 8003844:	b087      	sub	sp, #28
 8003846:	af00      	add	r7, sp, #0
 8003848:	60f8      	str	r0, [r7, #12]
 800384a:	60b9      	str	r1, [r7, #8]
 800384c:	607a      	str	r2, [r7, #4]
 800384e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800385c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	021a      	lsls	r2, r3, #8
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	431a      	orrs	r2, r3
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	4313      	orrs	r3, r2
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	4313      	orrs	r3, r2
 800386e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	609a      	str	r2, [r3, #8]
}
 8003876:	bf00      	nop
 8003878:	371c      	adds	r7, #28
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr

08003880 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003890:	2b01      	cmp	r3, #1
 8003892:	d101      	bne.n	8003898 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003894:	2302      	movs	r3, #2
 8003896:	e041      	b.n	800391c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2202      	movs	r2, #2
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a14      	ldr	r2, [pc, #80]	; (8003928 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d009      	beq.n	80038f0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e4:	d004      	beq.n	80038f0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a10      	ldr	r2, [pc, #64]	; (800392c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d10c      	bne.n	800390a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	4313      	orrs	r3, r2
 8003900:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40012c00 	.word	0x40012c00
 800392c:	40000400 	.word	0x40000400

08003930 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr

08003942 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003942:	b480      	push	{r7}
 8003944:	b083      	sub	sp, #12
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr

08003954 <__libc_init_array>:
 8003954:	b570      	push	{r4, r5, r6, lr}
 8003956:	2600      	movs	r6, #0
 8003958:	4d0c      	ldr	r5, [pc, #48]	; (800398c <__libc_init_array+0x38>)
 800395a:	4c0d      	ldr	r4, [pc, #52]	; (8003990 <__libc_init_array+0x3c>)
 800395c:	1b64      	subs	r4, r4, r5
 800395e:	10a4      	asrs	r4, r4, #2
 8003960:	42a6      	cmp	r6, r4
 8003962:	d109      	bne.n	8003978 <__libc_init_array+0x24>
 8003964:	f000 f822 	bl	80039ac <_init>
 8003968:	2600      	movs	r6, #0
 800396a:	4d0a      	ldr	r5, [pc, #40]	; (8003994 <__libc_init_array+0x40>)
 800396c:	4c0a      	ldr	r4, [pc, #40]	; (8003998 <__libc_init_array+0x44>)
 800396e:	1b64      	subs	r4, r4, r5
 8003970:	10a4      	asrs	r4, r4, #2
 8003972:	42a6      	cmp	r6, r4
 8003974:	d105      	bne.n	8003982 <__libc_init_array+0x2e>
 8003976:	bd70      	pop	{r4, r5, r6, pc}
 8003978:	f855 3b04 	ldr.w	r3, [r5], #4
 800397c:	4798      	blx	r3
 800397e:	3601      	adds	r6, #1
 8003980:	e7ee      	b.n	8003960 <__libc_init_array+0xc>
 8003982:	f855 3b04 	ldr.w	r3, [r5], #4
 8003986:	4798      	blx	r3
 8003988:	3601      	adds	r6, #1
 800398a:	e7f2      	b.n	8003972 <__libc_init_array+0x1e>
 800398c:	080039e8 	.word	0x080039e8
 8003990:	080039e8 	.word	0x080039e8
 8003994:	080039e8 	.word	0x080039e8
 8003998:	080039ec 	.word	0x080039ec

0800399c <memset>:
 800399c:	4603      	mov	r3, r0
 800399e:	4402      	add	r2, r0
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d100      	bne.n	80039a6 <memset+0xa>
 80039a4:	4770      	bx	lr
 80039a6:	f803 1b01 	strb.w	r1, [r3], #1
 80039aa:	e7f9      	b.n	80039a0 <memset+0x4>

080039ac <_init>:
 80039ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ae:	bf00      	nop
 80039b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039b2:	bc08      	pop	{r3}
 80039b4:	469e      	mov	lr, r3
 80039b6:	4770      	bx	lr

080039b8 <_fini>:
 80039b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ba:	bf00      	nop
 80039bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039be:	bc08      	pop	{r3}
 80039c0:	469e      	mov	lr, r3
 80039c2:	4770      	bx	lr
