
---------- Begin Simulation Statistics ----------
final_tick                                 2694818400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190087                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   352583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.11                       # Real time elapsed on the host
host_tick_rate                               74636277                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6863260                       # Number of instructions simulated
sim_ops                                      12730374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002695                       # Number of seconds simulated
sim_ticks                                  2694818400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1356624                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             55188                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1394695                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             724357                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1356624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           632267                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1580538                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   94735                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32834                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7703650                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5137050                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             55312                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1310094                       # Number of branches committed
system.cpu.commit.bw_lim_events               2025858                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1520030                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6863260                       # Number of instructions committed
system.cpu.commit.committedOps               12730374                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6160072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.066595                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.645370                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1711750     27.79%     27.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       985837     16.00%     43.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       668776     10.86%     54.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       767851     12.46%     67.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2025858     32.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6160072                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     372781                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                82878                       # Number of function calls committed.
system.cpu.commit.int_insts                  12421350                       # Number of committed integer instructions.
system.cpu.commit.loads                       1577279                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        53233      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9861100     77.46%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           55431      0.44%     78.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37787      0.30%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          15177      0.12%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.05%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           60405      0.47%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           61362      0.48%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         117158      0.92%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.01%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1525247     11.98%     92.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         862499      6.78%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        52032      0.41%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        20303      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12730374                       # Class of committed instruction
system.cpu.commit.refs                        2460081                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6863260                       # Number of Instructions Simulated
system.cpu.committedOps                      12730374                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.981610                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.981610                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8175                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33335                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48349                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4187                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1217491                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14698612                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1221202                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3946124                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  55422                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                132500                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1722718                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2056                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      917308                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           172                       # TLB misses on write requests
system.cpu.fetch.Branches                     1580538                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1117599                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5273766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10597                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8155963                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           824                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  110844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.234604                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1242550                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             819092                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.210614                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6572739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.293134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.866175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2324804     35.37%     35.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   422752      6.43%     41.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   193147      2.94%     44.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   265022      4.03%     48.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3367014     51.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6572739                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    634253                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   333514                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    706892800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    706892800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    706892800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    706892800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    706892400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    706892400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     19399600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     19399200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1800000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1799600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1799600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1799600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     25865200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     25783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     25359600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     24892400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    267514400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    267581600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    267460000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    267610400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5459420400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                67336                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1374064                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.022370                       # Inst execution rate
system.cpu.iew.exec_refs                      2639858                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     915287                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  836441                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1796771                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1906                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1963                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               959267                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14250344                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1724571                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             86817                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13624799                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3312                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9026                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  55422                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15269                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            93928                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       219490                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        76464                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            131                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        51931                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          15405                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16622164                       # num instructions consuming a value
system.cpu.iew.wb_count                      13585349                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.602638                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10017145                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.016514                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13598896                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20659061                       # number of integer regfile reads
system.cpu.int_regfile_writes                11074899                       # number of integer regfile writes
system.cpu.ipc                               1.018734                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.018734                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             63065      0.46%      0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10603391     77.33%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                55465      0.40%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41532      0.30%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               16753      0.12%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1244      0.01%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6999      0.05%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                64329      0.47%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                63355      0.46%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              117812      0.86%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2256      0.02%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1693575     12.35%     92.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              901448      6.57%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           58605      0.43%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          21790      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13711619                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  391010                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              783377                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       387261                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             435327                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13257544                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33250312                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13198088                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15335105                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14248177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13711619                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1519959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             37715                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1413                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2258999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6572739                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.086135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.561810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1737747     26.44%     26.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              767222     11.67%     38.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1036042     15.76%     53.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1254599     19.09%     72.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1777129     27.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6572739                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.035257                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1117742                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           396                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             62332                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15022                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1796771                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              959267                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5479222                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          6737047                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     69                       # Number of system calls
system.cpu.rename.BlockCycles                  991211                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              15542451                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              166                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  69354                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1306320                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16271                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4471                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37417803                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14544923                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            17807746                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3979478                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  79512                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  55422                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                217776                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2265272                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            671733                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22340269                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22532                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1812                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    287067                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1863                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     18384618                       # The number of ROB reads
system.cpu.rob.rob_writes                    28914670                       # The number of ROB writes
system.cpu.timesIdled                            1969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          40734                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              466                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          853                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            853                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              151                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23861                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1361                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8506                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1580                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12414                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       982720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       982720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  982720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13994                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11760615                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30375985                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18703                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4272                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             25413                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1146                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2304                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2304                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18703                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10824                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50912                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   61736                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       236480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1293952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1530432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11109                       # Total snoops (count)
system.l2bus.snoopTraffic                       87424                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              32111                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014917                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121223                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31632     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      479      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                32111                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20777196                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             20080604                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4433199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1113155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1113155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1113155                       # number of overall hits
system.cpu.icache.overall_hits::total         1113155                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4443                       # number of overall misses
system.cpu.icache.overall_misses::total          4443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191624800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191624800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191624800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191624800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1117598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1117598                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1117598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1117598                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003975                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003975                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003975                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003975                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43129.597119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43129.597119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43129.597119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43129.597119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          749                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153659600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153659600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153659600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153659600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003305                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003305                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003305                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003305                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41597.076340                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41597.076340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41597.076340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41597.076340                       # average overall mshr miss latency
system.cpu.icache.replacements                   3438                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1113155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1113155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191624800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191624800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1117598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1117598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43129.597119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43129.597119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153659600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153659600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41597.076340                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41597.076340                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.737526                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              576977                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3438                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            167.823444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.737526                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2238890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2238890                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2477130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2477130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2477130                       # number of overall hits
system.cpu.dcache.overall_hits::total         2477130                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35257                       # number of overall misses
system.cpu.dcache.overall_misses::total         35257                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1709363598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1709363598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1709363598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1709363598                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2512387                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2512387                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2512387                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2512387                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014033                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014033                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014033                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014033                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48482.956519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48482.956519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48482.956519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48482.956519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30572                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.044700                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   134.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1800                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2908                       # number of writebacks
system.cpu.dcache.writebacks::total              2908                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22374                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22374                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17313                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    596853998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    596853998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    596853998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253974123                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    850828121                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006891                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46328.805247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46328.805247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46328.805247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57330.501806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49143.887310                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1594663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1594663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1585882800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1585882800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1627570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1627570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48192.870818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48192.870818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477306400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477306400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45118.290954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45118.290954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       882467                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         882467                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    123480798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    123480798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       884817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       884817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52545.020426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52545.020426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    119547598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    119547598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51886.978299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51886.978299                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4430                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4430                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253974123                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253974123                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57330.501806                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57330.501806                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.484234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              644326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.555897                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   753.965914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   251.518320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.736295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.245623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          257                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          698                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.250977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5042087                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5042087                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1719                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5017                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          914                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7650                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1719                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5017                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          914                       # number of overall hits
system.l2cache.overall_hits::total               7650                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1973                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7863                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3516                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13352                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1973                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7863                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3516                       # number of overall misses
system.l2cache.overall_misses::total            13352                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134757200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    538939600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    243867954                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    917564754                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134757200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    538939600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    243867954                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    917564754                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3692                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12880                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4430                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           21002                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3692                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12880                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4430                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          21002                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.534399                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610481                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.793679                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.635749                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.534399                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610481                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.793679                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.635749                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68300.658895                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68541.218364                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69359.486348                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68721.146944                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68300.658895                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68541.218364                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69359.486348                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68721.146944                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   12                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1361                       # number of writebacks
system.l2cache.writebacks::total                 1361                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           28                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             41                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           28                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            41                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1973                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7850                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3488                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13311                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1973                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7850                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3488                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          683                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13994                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118973200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    475474000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    214569184                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    809016384                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118973200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    475474000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    214569184                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     41513731                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    850530115                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.534399                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609472                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.787359                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.633797                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.534399                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609472                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.787359                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.666317                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60300.658895                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60569.936306                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61516.394495                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60778.032004                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60300.658895                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60569.936306                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61516.394495                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60781.450952                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60778.198871                       # average overall mshr miss latency
system.l2cache.replacements                      9958                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2911                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2911                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2911                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2911                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          375                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          375                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          683                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          683                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     41513731                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     41513731                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60781.450952                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60781.450952                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          722                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              722                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1582                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1582                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    110637200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    110637200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2304                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2304                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.686632                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.686632                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69935.018963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69935.018963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1580                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1580                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     97967600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     97967600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.685764                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.685764                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62004.810127                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62004.810127                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1719                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4295                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          914                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6928                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1973                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6281                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3516                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11770                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134757200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428302400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243867954                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    806927554                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3692                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4430                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18698                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.534399                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593892                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.793679                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.629479                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68300.658895                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68190.160802                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69359.486348                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68557.990994                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           28                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1973                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6270                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3488                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11731                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118973200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    377506400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    214569184                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    711048784                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.534399                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.787359                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.627393                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60300.658895                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60208.357257                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61516.394495                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60612.802319                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3943.865189                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27498                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9958                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.761398                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    23.380125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   686.073122                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2095.116354                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   944.259286                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   195.036302                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005708                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.167498                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.511503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230532                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.047616                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.962858                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1162                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1159                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2869                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.283691                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.716309                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               339806                       # Number of tag accesses
system.l2cache.tags.data_accesses              339806                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2694818400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          502400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       223232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        43712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              895616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87104                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87104                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1973                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7850                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3488                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          683                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13994                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1361                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1361                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           46857332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          186431858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     82837493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     16220759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              332347441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      46857332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          46857332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        32322772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              32322772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        32322772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          46857332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         186431858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     82837493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     16220759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             364670213                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                34613917200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 301131                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   441418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   370.47                       # Real time elapsed on the host
host_tick_rate                               86158688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   111559463                       # Number of instructions simulated
sim_ops                                     163531630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031919                       # Number of seconds simulated
sim_ticks                                 31919098800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             15509196                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1475000                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20444044                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           15477363                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15509196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            31833                       # Number of indirect misses.
system.cpu.branchPred.lookups                20457536                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7132                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          350                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  91242355                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 66056966                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1475000                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16773137                       # Number of branches committed
system.cpu.commit.bw_lim_events              23125692                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        21091984                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            104696203                       # Number of instructions committed
system.cpu.commit.committedOps              150801256                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     74180707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.032891                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.665709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21680617     29.23%     29.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13563079     18.28%     47.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2698548      3.64%     51.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13112771     17.68%     68.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23125692     31.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     74180707                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                 150797011                       # Number of committed integer instructions.
system.cpu.commit.loads                      16765397                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4084      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        125697386     83.35%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16765275     11.12%     94.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8334046      5.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         150801256                       # Class of committed instruction
system.cpu.commit.refs                       25099515                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   104696203                       # Number of Instructions Simulated
system.cpu.committedOps                     150801256                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.762184                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.762184                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               4142828                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              182639204                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 19575925                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  52957054                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1475004                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1645051                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    17788495                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9812417                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    20457536                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  21182947                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      56929065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                513047                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      129457704                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                 2950008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.256367                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           21391793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           15484495                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.622323                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           79795862                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.343846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.798451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22869538     28.66%     28.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9900387     12.41%     41.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5485291      6.87%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4352      0.01%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 41536294     52.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             79795862                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       898                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      557                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   9422706000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   9422706000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   9422706000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   9422705600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   9422706000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   9422706000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   2837565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   2837600400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   2837598400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   2837579200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    67886768800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1477028                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 18244484                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.089888                       # Inst execution rate
system.cpu.iew.exec_refs                     27600907                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9812417                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4141902                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              19169074                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9880981                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           171893240                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              17788490                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2952766                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             166768321                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1475004                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          4370734                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        79857                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2403677                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1546864                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       746516                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         730512                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 146006356                       # num instructions consuming a value
system.cpu.iew.wb_count                     165964286                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.719997                       # average fanout of values written-back
system.cpu.iew.wb_producers                 105124182                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.079812                       # insts written-back per cycle
system.cpu.iew.wb_sent                      166022084                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                247592365                       # number of integer regfile reads
system.cpu.int_regfile_writes               137960615                       # number of integer regfile writes
system.cpu.ipc                               1.312020                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.312020                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4165      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             141340590     83.28%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  53      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   98      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  100      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  42      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18527604     10.92%     94.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9847932      5.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             242      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              169721087                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     749                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1518                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          697                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1414                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              169716173                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419243710                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    165963589                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         192983817                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  171893220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 169721087                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        21091984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7192                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11997014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      79795862                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.126941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.216850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11486058     14.39%     14.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9416497     11.80%     26.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27156705     34.03%     60.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20955228     26.26%     86.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10781374     13.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79795862                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.126891                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    21182947                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               905                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19876                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             19169074                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9880981                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                64163558                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         79797747                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 4142097                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             184359360                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    247                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 20988784                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             431247849                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              177124273                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           216731929                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  52436276                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    275                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1475004                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                753415                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 32372568                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1353                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        266250537                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            286                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3012237                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    222948255                       # The number of ROB reads
system.cpu.rob.rob_writes                   349401660                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            216                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            65                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              72700                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 108                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            54                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            108                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          237                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     324                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    10048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                142                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021127                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.144316                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      139     97.89%     97.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  142                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               94800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               126794                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     21182917                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21182917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21182917                       # number of overall hits
system.cpu.icache.overall_hits::total        21182917                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            30                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1377600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1377600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1377600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1377600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21182947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21182947                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21182947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21182947                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        45920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        45920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        45920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        45920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1296000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1296000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44689.655172                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44689.655172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44689.655172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44689.655172                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21182917                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21182917                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            30                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1377600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1377600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21182947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21182947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        45920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        45920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44689.655172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44689.655172                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              182795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6303.275862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42365923                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42365923                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     21751772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21751772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21751772                       # number of overall hits
system.cpu.dcache.overall_hits::total        21751772                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          103                       # number of overall misses
system.cpu.dcache.overall_misses::total           103                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2736800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2736800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2736800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2736800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     21751875                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21751875                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     21751875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21751875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26570.873786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26570.873786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26570.873786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26570.873786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           49                       # number of writebacks
system.cpu.dcache.writebacks::total                49                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           30                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           73                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           73                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1776400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1776400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1776400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        55993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1832393                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24334.246575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24334.246575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24334.246575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9332.166667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23194.848101                       # average overall mshr miss latency
system.cpu.dcache.replacements                     79                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     13417654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13417654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2736800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2736800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13417757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13417757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26570.873786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26570.873786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           73                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1776400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1776400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24334.246575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24334.246575                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8334118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8334118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      8334118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8334118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        55993                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        55993                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9332.166667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9332.166667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              487430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                79                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                  6170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   770.001416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   253.998584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.751955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.248045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          254                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          770                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.248047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43503829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43503829                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              57                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  74                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             57                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 74                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1168800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1209200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2378000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1168800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1209200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2378000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           73                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             108                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           73                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            108                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.620690                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.219178                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.314815                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.620690                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.219178                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.314815                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64933.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        75575                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69941.176471                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64933.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        75575                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69941.176471                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1024800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1081200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2106000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1024800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1081200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2106000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.620690                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.219178                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.314815                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.620690                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.219178                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.314815                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56933.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        67575                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61941.176471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56933.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        67575                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61941.176471                       # average overall mshr miss latency
system.l2cache.replacements                        34                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           49                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           49                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           49                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           49                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           57                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           74                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1168800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1209200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2378000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           73                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          108                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.620690                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.219178                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.314815                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64933.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        75575                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69941.176471                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1024800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1081200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2106000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.620690                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.219178                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.314815                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56933.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        67575                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61941.176471                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     91                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   34                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.676471                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    30.000097                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1005.998913                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1913.000282                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   924.000709                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          223                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007324                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.245605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.467041                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225586                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.054443                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1150                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2946                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1150                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2946                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280762                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719238                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1762                       # Number of tag accesses
system.l2cache.tags.data_accesses                1762                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  31919098800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              36091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              32081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  68172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         36091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             36091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           10025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 10025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           10025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             36091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             32081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 78198                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                36098394800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5374654                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413992                       # Number of bytes of host memory used
host_op_rate                                  7975099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.63                       # Real time elapsed on the host
host_tick_rate                               68637278                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   116241883                       # Number of instructions simulated
sim_ops                                     172484239                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001484                       # Number of seconds simulated
sim_ticks                                  1484477600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               856196                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20127                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867763                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             444814                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          856196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           411382                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1018274                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   78844                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        17278                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5219841                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3024775                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             20182                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     952521                       # Number of branches committed
system.cpu.commit.bw_lim_events               1450688                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          288234                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4682420                       # Number of instructions committed
system.cpu.commit.committedOps                8952609                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3606502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.482352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.493591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       463999     12.87%     12.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       729779     20.24%     33.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       466030     12.92%     46.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       496006     13.75%     59.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1450688     40.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3606502                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     301777                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                69901                       # Number of function calls committed.
system.cpu.commit.int_insts                   8697401                       # Number of committed integer instructions.
system.cpu.commit.loads                       1072331                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        33114      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6869300     76.73%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           54174      0.61%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              311      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12436      0.14%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           49359      0.55%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           49440      0.55%     78.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         110828      1.24%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1038728     11.60%     91.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         692120      7.73%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        33603      0.38%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8748      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8952609                       # Class of committed instruction
system.cpu.commit.refs                        1773199                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4682420                       # Number of Instructions Simulated
system.cpu.committedOps                       8952609                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.792580                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.792580                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           88                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          156                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          305                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            43                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 94398                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9387348                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   889810                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2659049                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20237                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 23106                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1097367                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           105                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      706976                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                     1018274                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    806483                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2831520                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3667                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4928159                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           359                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   40474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274379                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             834417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             523658                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.327917                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3686600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.561428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.775085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   976213     26.48%     26.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   331880      9.00%     35.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   118153      3.20%     38.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   166641      4.52%     43.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2093713     56.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3686600                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    515991                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   268690                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    467866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    467866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    467866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    467866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    467866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    467866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     10909200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     10909600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1278800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     21433600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     21434000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     19794800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     21433200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    182198800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    182018400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    182098400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    182012000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3646558000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28256                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   969842                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.456678                       # Inst execution rate
system.cpu.iew.exec_refs                      1802554                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     705180                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   64595                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1124537                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1311                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2026                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               724543                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9240833                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1097374                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36628                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9117208                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   529                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20237                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   592                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            61074                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        52208                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        23675                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        25972                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2284                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10391881                       # num instructions consuming a value
system.cpu.iew.wb_count                       9100938                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620465                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6447797                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.452294                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9106651                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13766255                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7192040                       # number of integer regfile writes
system.cpu.ipc                               1.261702                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.261702                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             37441      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7018000     76.67%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                54175      0.59%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   372      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12552      0.14%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  138      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                49514      0.54%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                49524      0.54%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              110864      1.21%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1080412     11.80%     91.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              697557      7.62%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33966      0.37%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8883      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9153833                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  302804                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              605657                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       302534                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             304777                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8813588                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21392955                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8798404                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9224355                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9238263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9153833                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2570                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          288234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4343                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2428                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       412568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3686600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.483001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.374453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              430963     11.69%     11.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              554372     15.04%     26.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              678994     18.42%     45.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              847611     22.99%     68.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1174660     31.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3686600                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.466547                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      806544                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            92                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             48989                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9197                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1124537                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              724543                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3765466                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          3711194                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     16                       # Number of system calls
system.cpu.rename.BlockCycles                   69630                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10326815                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10411                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   914278                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    497                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    57                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              23854654                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9326588                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10707288                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2654698                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2543                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20237                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 23389                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   380497                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            517567                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14116756                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4368                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                683                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     40185                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            701                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     11396657                       # The number of ROB reads
system.cpu.rob.rob_writes                    18561848                       # The number of ROB writes
system.cpu.timesIdled                             363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2365                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               33                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                452                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              433                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           452                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 471                       # Request fanout histogram
system.membus.reqLayer2.occupancy              419641                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1016759                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1084                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           306                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1357                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 98                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                98                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1085                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2038                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1509                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3547                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        43456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    93376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               486                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1669                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019772                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.139259                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1636     98.02%     98.02% # Request fanout histogram
system.l2bus.snoop_fanout::1                       33      1.98%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1669                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              603600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1183947                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              815199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       805681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           805681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       805681                       # number of overall hits
system.cpu.icache.overall_hits::total          805681                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          802                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            802                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          802                       # number of overall misses
system.cpu.icache.overall_misses::total           802                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28330800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28330800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28330800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28330800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       806483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       806483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       806483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       806483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000994                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000994                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000994                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000994                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35325.187032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35325.187032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35325.187032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35325.187032                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22662800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22662800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22662800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22662800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33327.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33327.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33327.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33327.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                    679                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       805681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          805681                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          802                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           802                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28330800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28330800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       806483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       806483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35325.187032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35325.187032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22662800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22662800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33327.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33327.647059                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22346383                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23899.874866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1613645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1613645                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1738164                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1738164                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1738164                       # number of overall hits
system.cpu.dcache.overall_hits::total         1738164                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          720                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            720                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          720                       # number of overall misses
system.cpu.dcache.overall_misses::total           720                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24333200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24333200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24333200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24333200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1738884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1738884                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1738884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1738884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000414                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000414                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33796.111111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33796.111111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33796.111111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33796.111111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                47                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          277                       # number of writebacks
system.cpu.dcache.writebacks::total               277                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           53                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13612000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2826745                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16438745                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000259                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000259                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000289                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30248.888889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30248.888889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30248.888889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53334.811321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32681.401590                       # average overall mshr miss latency
system.cpu.dcache.replacements                    503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1035598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1035598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22191200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22191200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1036220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1036220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35677.170418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35677.170418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11548400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11548400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32807.954545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32807.954545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       702566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           98                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           98                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2142000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2142000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       702664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       702664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21857.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21857.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2063600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2063600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21057.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21057.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           53                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           53                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2826745                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2826745                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53334.811321                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53334.811321                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            24853205                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1527                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          16275.838245                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   798.775161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   225.224839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.780054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.219946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          185                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.180664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.819336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3478271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3478271                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             410                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             291                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 714                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            410                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            291                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           13                       # number of overall hits
system.l2cache.overall_hits::total                714                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           270                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           159                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               469                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          270                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          159                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           40                       # number of overall misses
system.l2cache.overall_misses::total              469                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     18399200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10610000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2687959                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31697159                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     18399200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10610000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2687959                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31697159                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          680                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          450                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1183                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          680                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          450                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           53                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1183                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.397059                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.353333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.754717                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.396450                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.397059                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.353333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.754717                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.396450                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68145.185185                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66729.559748                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67198.975000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67584.560768                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68145.185185                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66729.559748                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67198.975000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67584.560768                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          159                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          159                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     16247200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9338000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2367959                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27953159                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     16247200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9338000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2367959                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       151198                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     28104357                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.397059                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.353333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.754717                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.396450                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.397059                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.353333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.754717                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.398986                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60174.814815                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58729.559748                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.975000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59601.618337                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60174.814815                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58729.559748                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.975000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 50399.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59543.129237                       # average overall mshr miss latency
system.l2cache.replacements                       481                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          277                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          277                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          277                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          277                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       151198                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       151198                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 50399.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 50399.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           79                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               79                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1281200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1281200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           98                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.193878                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.193878                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67431.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67431.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1129200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1129200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.193878                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.193878                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59431.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59431.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          410                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          212                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          635                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          270                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          140                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          450                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     18399200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9328800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2687959                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     30415959                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          680                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          352                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1085                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.397059                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.397727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.754717                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.414747                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68145.185185                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66634.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67198.975000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67591.020000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          270                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          140                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          450                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     16247200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8208800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2367959                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     26823959                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.397059                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.397727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.754717                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.414747                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60174.814815                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58634.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.975000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59608.797778                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15966                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4577                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.488311                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.751498                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1063.698930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1889.049157                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   890.529988                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   218.970428                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259692                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461194                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217415                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.053460                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1018                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3078                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          973                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2643                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.248535                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.751465                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                19401                       # Number of tag accesses
system.l2cache.tags.data_accesses               19401                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1484477600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              269                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              159                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  471                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11597346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6854937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1724512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       129338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               20306133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11597346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11597346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1250271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1250271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1250271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11597346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6854937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1724512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       129338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              21556405                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
