2023-04-13 08:47:52.720874 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:52.721085 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:47:52.771163 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:47:52.771988 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:52.772793 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:52.773596 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:52.774392 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:52.774415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:47:52.817296 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:47:53.323281 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:53.323332 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:47:53.328650 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:53.328666 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:47:53.333834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:53.333850 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:47:53.339047 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:53.339062 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:47:53.339074 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:47:53.349643 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:47:53.360270 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:47:53.370895 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:47:53.788104 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:53.788145 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:47:53.793473 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:53.793488 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:47:53.795700 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:47:53.795713 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 19mV
2023-04-13 08:47:53.795723 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-13 08:47:53.795733 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:47:53.796112 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:53.796144 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:47:53.796167 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:47:53.797486 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:47:53.847607 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:53.847657 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:47:53.851149 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:47:53.901647 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:47:53.902057 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:47:53.902090 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:47:53.902113 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:47:53.903010 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:53.904023 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:53.905028 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:53.906032 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:53.906165 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:47:53.956236 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:47:53.957076 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:53.957881 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:53.958695 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:53.959489 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:53.959512 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:47:54.002355 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:47:54.508465 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:54.508513 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:47:54.513879 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:54.513906 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:47:54.519134 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:54.519149 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:47:54.522355 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:47:54.522373 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:47:54.522383 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:47:54.522393 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:47:54.523197 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:54.523215 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:47:54.523228 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:47:54.524520 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:47:54.574548 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:54.574597 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:47:54.578162 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:47:54.628656 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:47:54.629062 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:47:54.629095 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:47:54.629118 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:47:54.630019 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:54.631032 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:54.632037 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:54.633060 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:54.633192 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:47:54.683495 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:47:54.684316 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:54.685120 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:54.685919 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:54.686708 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:54.686731 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:47:54.729636 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:47:55.235664 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:55.235716 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:47:55.241083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:55.241111 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:47:55.243370 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:47:55.243383 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-13 08:47:55.243393 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-13 08:47:55.243403 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:47:55.243784 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:55.243842 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:47:55.243868 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:47:55.245176 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:47:55.295248 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:55.295295 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:47:55.298847 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:47:55.349438 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:47:55.349845 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:47:55.349878 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:47:55.349901 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:47:55.350802 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:55.351812 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:55.352843 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:55.353855 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:55.353987 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:47:55.404041 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:47:55.404858 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:55.405650 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:55.406434 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:55.407216 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:55.407237 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:47:55.450466 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:47:56.541799 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:56.541855 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:47:56.547201 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:56.547217 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:47:56.552413 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:56.552428 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:47:56.554617 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:47:56.554630 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:47:56.554640 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:47:56.554650 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:47:56.555487 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:56.555506 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:47:56.555518 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:47:56.556825 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:47:56.606940 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:56.606989 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:47:56.610384 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:47:56.661100 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:47:56.661509 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:47:56.661542 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:47:56.661566 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:47:56.662470 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:56.663482 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:56.664488 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:56.665515 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:56.665647 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:47:56.716044 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:47:56.716874 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:56.717676 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:56.718474 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:56.719270 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:56.719293 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:47:56.762147 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:47:57.268152 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.268197 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:47:57.273515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.273542 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:47:57.278826 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.278848 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:47:57.284047 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.284061 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:47:57.284072 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:47:57.294671 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:47:57.305284 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:47:57.315923 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:47:57.532452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.532488 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:47:57.537818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.537843 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:47:57.543111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.543127 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:47:57.548324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:57.548338 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:47:57.548349 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:47:57.558935 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:47:57.569565 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:47:57.580206 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:47:57.995153 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:47:57.995200 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-13 08:47:57.995222 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-13 08:47:57.995242 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:47:57.996085 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:57.996120 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:47:57.996144 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:47:57.997503 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:47:58.047614 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:47:58.047674 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:47:58.051167 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:47:58.101803 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:47:58.102213 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:47:58.102246 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:47:58.102270 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:47:58.103170 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:58.104184 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:58.105224 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:58.106234 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:47:58.106368 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:47:58.156581 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:47:58.157412 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:47:58.158208 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:58.159000 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:58.159790 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:47:58.159814 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:47:58.202659 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:47:58.708657 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:58.708697 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:47:58.713988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:58.714003 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:47:58.719199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:58.719214 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:47:58.724416 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:47:58.724431 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:47:58.724442 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:47:58.735018 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:47:58.745668 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:47:58.756315 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:01.820100 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:01.820176 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:01.822481 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:01.822511 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:48:01.822532 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:48:01.822552 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:01.822941 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:01.822975 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:01.822998 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:01.824340 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:01.874668 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:01.874719 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:01.878282 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:01.928891 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:01.929302 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:01.929334 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:01.929358 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:01.930257 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:01.931270 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:01.932273 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:01.933276 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:01.933409 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:01.983671 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:01.984524 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:01.985330 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:01.986145 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:01.986943 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:01.986967 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:02.029812 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:02.535943 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:02.535980 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:02.541330 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:02.541355 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:02.546628 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:02.546644 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:02.551840 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:02.551854 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:02.551865 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:02.562453 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:02.573078 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:02.583724 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:03.000808 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.000855 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:03.006225 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.006254 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:03.008501 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:03.008516 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 19mV
2023-04-13 08:48:03.008526 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-13 08:48:03.008536 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:03.009355 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:03.009374 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:03.009387 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:03.010678 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:03.060834 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:03.060886 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:03.064374 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:03.115109 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:03.115519 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:03.115552 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:03.115575 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:03.116477 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.117498 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.118504 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.119506 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.119639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:03.169813 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:03.170638 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:03.171434 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:03.172225 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:03.173017 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:03.173045 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:03.215927 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:03.422760 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.422797 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:03.428148 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.428176 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:03.433432 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.433447 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:03.435635 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:03.435647 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:48:03.435657 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:48:03.435667 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:03.436044 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:03.436075 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:03.436098 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:03.437421 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:03.487548 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:03.487599 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:03.491155 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:03.541825 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:03.542231 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:03.542262 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:03.542286 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:03.543187 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.544200 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.545220 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.546230 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:03.546363 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:03.596634 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:03.597462 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:03.598259 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:03.599051 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:03.599843 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:03.599866 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:03.642700 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:03.722138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.722173 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:03.727501 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.727516 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:03.732714 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.732729 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:03.737927 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:03.737941 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:03.737952 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:03.748527 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:03.759144 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:03.769784 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:04.148829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.148868 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.154158 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.154181 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.159451 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.159467 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.164666 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.164680 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.164691 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:04.175279 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:04.185897 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:04.196524 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:04.213313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.213336 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:04.218575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.218593 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:04.223829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.223844 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:04.227052 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:04.227066 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-13 08:48:04.227076 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:04.227086 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:04.227458 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:04.227476 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:04.227489 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:04.228781 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:04.279167 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:04.279218 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:04.282720 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:04.333253 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:04.333664 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:04.333703 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:04.333727 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:04.334629 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:04.335639 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:04.336651 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:04.337659 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:04.337793 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:04.388069 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:04.388907 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:04.389710 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:04.390504 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:04.391297 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:04.391320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:04.434175 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:04.440369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.440411 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:04.445749 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.445764 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:04.450979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.450994 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:04.456189 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.456203 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:04.456230 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:04.466824 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:04.477457 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:04.488116 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:04.903282 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:04.903321 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-13 08:48:04.903342 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-13 08:48:04.903362 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:04.903752 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:04.903784 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:04.903808 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:04.905173 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:04.940102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.940135 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.945452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.945478 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.950765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.950779 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.955977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:04.955992 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:04.956002 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:04.966612 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:04.977226 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:04.987868 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:04.998891 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:04.998937 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:05.002380 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:05.052883 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:05.053293 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:05.053327 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:05.053350 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:05.054250 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.055265 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.056269 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.057281 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.057416 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:05.107786 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:05.108631 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:05.109434 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:05.110233 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:05.111028 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:05.111051 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:05.153935 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:05.204458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.204493 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.209754 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.209770 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.214966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.214981 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.220183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.220199 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.220210 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:05.230807 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:05.241439 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:05.252081 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:05.659827 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.659852 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:05.665068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.665086 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:05.670303 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.670317 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:05.675507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.675522 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:05.675533 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:05.686128 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:05.696738 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:05.707359 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:05.724122 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.724145 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:48:05.729391 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.729411 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-13 08:48:05.731620 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:05.731636 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/  9mV
2023-04-13 08:48:05.731649 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-13 08:48:05.731663 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:05.732041 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:05.732063 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:05.732079 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:05.733390 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:05.783545 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:05.783593 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:05.787153 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:05.837781 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:05.838192 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:05.838229 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:05.838252 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:05.839153 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.840163 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.841174 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.842185 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:05.842319 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:05.892435 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:05.893261 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:05.894056 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:05.894847 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:05.895635 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:05.895659 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:05.938522 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:05.944705 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.944761 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.950081 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.950096 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.955294 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.955309 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.960511 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:05.960525 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:05.960536 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:05.971159 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:05.988457 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:05.999102 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:06.215601 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.215646 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:06.220906 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.220928 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:06.226173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.226190 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:06.231402 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.231418 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:06.231430 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:06.242003 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:06.252647 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:06.263267 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:06.479757 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.479785 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:06.485072 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.485093 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:06.490366 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.490381 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:06.495598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:06.495613 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:06.495624 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:06.495641 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:06.495654 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:06.495667 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:06.496110 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:06.496661 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:06.497210 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:06.497758 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:06.497878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:06.598159 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:06.698395 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:06.798683 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:06.899131 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:06.999558 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.099938 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.200032 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.300225 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.400521 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.500724 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.600844 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.700971 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.801279 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:07.901690 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:08.002006 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:08.102292 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:08.202393 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:08.302609 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:08.402886 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:08.503181 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:08.503226 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:08.503248 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:08.503646 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:08.503687 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:08.503710 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:08.505064 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:08.555447 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:08.555497 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:08.558990 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:08.609765 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:08.610174 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:08.610207 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:08.610230 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:08.611130 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:08.612145 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:08.613171 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:08.614174 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:08.614305 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:08.664577 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:08.665408 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:08.666205 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:08.666998 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:08.667791 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:08.667814 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:08.710672 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:09.216833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:09.216883 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:09.222240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:09.222268 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:09.227503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:09.227518 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:09.230723 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:09.230739 DEBUG BF_PORT FSM :0:  4:3: 1e06=900mV/ 40mV
2023-04-13 08:48:09.230749 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 900
2023-04-13 08:48:09.230759 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:09.231142 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:09.231162 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:09.231174 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:09.232468 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:09.282818 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:09.282867 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:09.286300 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:09.337171 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:09.337581 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:09.337619 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:09.337643 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:09.338543 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:09.339549 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:09.340575 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:09.341592 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:09.341722 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:09.391823 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:09.392649 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:09.393449 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:09.394245 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:09.395037 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:09.395061 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:09.437891 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:09.943877 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:09.943917 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:09.949277 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:09.949306 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:09.954561 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:09.954576 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:09.959797 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:09.959811 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:09.959822 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:09.970409 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:09.981038 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:09.991699 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:10.208406 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:10.208445 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:10.213755 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:10.213778 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:10.219046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:10.219064 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:10.224276 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:10.224290 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:10.224301 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:10.234892 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:10.245502 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:10.256120 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:10.473428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:10.473463 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:10.475718 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:10.475740 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:48:10.475756 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:48:10.475772 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:10.476152 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:10.476179 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:10.476198 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:10.477522 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:10.527580 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:10.527630 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:10.531170 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:10.581835 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:10.582243 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:10.582275 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:10.582299 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:10.583201 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:10.584216 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:10.585226 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:10.586238 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:10.586372 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:10.636682 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:10.637507 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:10.638302 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:10.639094 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:10.639886 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:10.639909 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:10.682754 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:11.188684 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:11.188731 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:11.194102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:11.194129 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:11.199400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:11.199415 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:11.202617 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:11.202632 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:11.202642 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:11.202652 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:11.203024 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:11.203042 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:11.203055 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:11.204348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:11.254747 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:11.254795 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:11.258279 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:11.308789 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:11.309196 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:11.309246 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:11.309270 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:11.310170 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:11.311187 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:11.312194 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:11.313197 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:11.313329 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:11.363433 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:11.364258 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:11.365070 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:11.365871 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:11.366666 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:11.366689 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:11.409548 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:14.902016 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:14.902070 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:14.907447 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:14.907463 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:14.912678 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:14.912693 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:14.914879 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:14.914892 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/  9mV
2023-04-13 08:48:14.914902 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:48:14.914912 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:14.915308 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:14.915326 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:14.915338 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:14.916631 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:14.966772 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:14.966823 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:14.970251 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:15.020887 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:15.021306 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:15.021338 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:15.021362 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:15.022260 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:15.023279 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:15.024282 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:15.025285 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:15.025420 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:15.075701 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:15.076530 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:15.077334 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:15.078127 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:15.078920 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:15.078943 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:15.121737 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:16.028956 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.029006 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.034282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.034298 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.039490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.039509 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.042715 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:16.042729 DEBUG BF_PORT FSM :0:  4:3: 1e06=900mV/ 40mV
2023-04-13 08:48:16.042740 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 900
2023-04-13 08:48:16.042756 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:16.043129 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:16.043148 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:16.043160 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:16.044455 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:16.094599 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:16.094649 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:16.098130 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:16.131381 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.131415 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.133678 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:16.133715 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:48:16.133736 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:48:16.133755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:16.134142 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:16.134172 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:16.134195 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:16.135538 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:16.148676 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:16.149092 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:16.149120 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:16.149141 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:16.150030 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.151036 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.152034 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.153031 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.153165 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:16.185918 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:16.185968 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:16.189510 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:16.203573 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:16.204406 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:16.205207 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:16.206002 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:16.206792 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:16.206815 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:16.249662 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:16.250518 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:16.250921 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:16.250953 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:16.250976 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:16.251873 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.252899 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.253916 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.254922 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:16.255054 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:16.305218 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:16.306042 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:16.306838 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:16.307631 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:16.308423 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:16.308450 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:16.351294 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:16.755665 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.755710 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.761050 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.761066 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.766278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.766293 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.771504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:16.771518 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:16.771529 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:16.782106 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:16.792716 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:16.803335 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:17.020046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.020093 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:17.025381 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.025397 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:17.030592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.030611 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:17.035806 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.035820 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:17.035831 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:17.046433 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:17.057076 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:17.067744 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:17.284331 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.284401 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:17.289700 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.289717 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:17.294925 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.294938 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:17.300124 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.300139 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:17.300150 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:17.310810 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:17.321589 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:17.332362 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:17.548976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.549035 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:17.554345 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.554361 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:17.559541 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.559555 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:17.564737 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:17.564752 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:17.564762 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:17.564779 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:17.564792 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:17.564804 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:17.565245 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:17.565788 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:17.566329 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:17.566870 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:17.566988 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:17.667136 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:17.767574 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:17.867908 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:17.968120 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.068433 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.168824 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.269040 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.369262 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.469474 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.569755 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.669977 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.770185 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.870577 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:18.970754 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:19.071131 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:19.171522 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:19.271619 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:19.371843 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:19.471990 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:19.572104 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:19.572141 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:19.572162 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:19.572550 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:19.572585 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:19.572607 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:19.573943 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:19.624340 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:19.624405 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:19.627827 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:19.678463 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:19.678888 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:19.678925 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:19.678949 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:19.679845 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:19.680844 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:19.681845 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:19.682843 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:19.682974 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:19.733208 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:19.734024 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:19.734813 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:19.735599 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:19.736406 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:19.736432 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:19.779692 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:20.285861 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.285914 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:20.291241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.291269 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:20.296510 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.296524 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:20.301706 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.301721 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:20.301732 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:20.312401 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:20.323159 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:20.333941 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:20.550686 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.550740 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:20.556075 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.556101 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:20.561365 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.561380 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:20.566563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.566576 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:20.566587 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:20.577189 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:20.587913 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:20.598683 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:20.815553 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.815597 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:20.820830 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.820851 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:20.826076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.826090 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:20.831269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:20.831295 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:20.831308 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:20.841942 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:20.852692 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:20.863476 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:21.080169 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:21.080229 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:21.085531 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:21.085558 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:21.090829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:21.090844 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:21.096025 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:21.096039 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:21.096049 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:21.096065 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:21.096078 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:21.096091 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:21.096533 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:21.097082 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:21.097625 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:21.098166 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:21.098285 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:21.198443 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:21.298513 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:21.398950 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:21.499137 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:21.599354 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:21.699793 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:21.800083 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:21.900255 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.000677 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.100798 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.200980 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.301105 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.401209 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.501417 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.601857 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.702126 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.802561 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:22.902860 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:23.003004 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:23.103134 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:23.103173 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:23.103194 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:23.103602 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:23.103643 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:23.103686 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:23.105030 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:23.155307 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:23.155352 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:23.158822 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:23.209494 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:23.209921 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:23.209958 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:23.209982 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:23.210881 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.211880 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.212893 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.213893 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.214023 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:23.264275 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:23.265096 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:23.265890 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:23.266690 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:23.267475 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:23.267495 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:23.310769 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:23.816934 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:23.816986 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:23.822238 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:23.822254 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:23.827431 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:23.827445 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:23.829628 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:23.829642 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:48:23.829653 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:48:23.829664 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:23.830050 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:23.830084 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:23.830110 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:23.831422 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:23.881719 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:23.881768 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:23.885288 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:23.935961 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:23.936401 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:23.936440 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:23.936466 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:23.937363 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.938363 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.939362 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.940360 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:23.940523 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:23.990719 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:23.991542 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:23.992331 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:23.993116 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:23.993908 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:23.993929 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:24.037181 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:24.119426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.119468 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.121718 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:24.121745 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:48:24.121765 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:48:24.121785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:24.122174 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:24.122207 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:24.122231 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:24.123566 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:24.173827 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:24.173874 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:24.177397 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:24.228142 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:24.228549 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:24.228581 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:24.228605 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:24.229497 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:24.230493 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:24.231487 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:24.232483 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:24.232611 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:24.282655 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:24.283479 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:24.284271 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:24.285068 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:24.285865 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:24.285887 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:24.329083 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:24.543132 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.543174 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.548505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.548534 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.553746 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.553761 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.558941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.558955 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.558978 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:24.569627 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:24.580421 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:24.591207 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:24.808014 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.808067 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:24.813368 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.813394 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:24.818659 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.818674 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:24.823872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.823885 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:24.823896 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:24.834541 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:24.845266 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:24.856039 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:24.872973 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.873017 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.878266 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.878288 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.883521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.883535 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.888735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:24.888763 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:24.888785 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:24.899439 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:24.910151 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:24.920881 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:25.072834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.072901 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:25.078133 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.078150 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:25.083333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.083348 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:25.088533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.088548 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:25.088559 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:25.099205 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:25.109999 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:25.120790 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:25.337706 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.337765 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:25.343049 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.343065 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:25.348244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.348258 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:25.353442 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.353457 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:25.353467 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:25.353484 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:25.353497 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:25.353509 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:25.353951 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:25.354494 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:25.355036 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:25.355577 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:25.355696 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:25.455758 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:25.556191 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:25.562323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.562347 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:25.567598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.567618 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:25.572818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.572834 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:25.578013 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:25.578028 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:25.578039 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:25.588701 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:25.599466 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:25.610214 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:25.656431 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:25.756597 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:25.856900 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:25.957217 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.027644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:26.027695 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:48:26.032987 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:26.033015 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-13 08:48:26.038270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:26.038285 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-13 08:48:26.041479 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:26.041494 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/  9mV
2023-04-13 08:48:26.041504 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:26.041514 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:26.041885 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:26.041902 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:26.041915 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:26.043205 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:26.057339 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.093388 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:26.093434 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:26.096958 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:26.147778 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:26.148204 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:26.148241 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:26.148265 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:26.149168 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:26.150173 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:26.151167 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:26.152162 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:26.152292 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:26.157673 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.202621 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:26.203465 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:26.204256 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:26.205065 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:26.205855 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:26.205876 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:26.249123 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:26.258044 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.358419 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.458665 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.558832 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.659101 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.755186 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:26.755223 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:26.760549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:26.760578 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:26.765833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:26.765848 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:26.771037 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:26.771052 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:26.771063 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:26.781683 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:26.792438 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:26.803216 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:26.814423 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:26.914831 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:27.015212 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:27.115402 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:27.220829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:27.220864 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:27.226183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:27.226210 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:27.231432 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:27.231446 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:27.234638 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:27.234651 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-13 08:48:27.234662 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:27.234672 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:27.235048 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:27.235064 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:27.235079 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:27.235092 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:27.236382 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:27.286634 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:27.286680 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:27.290202 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:27.335142 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:27.341039 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:27.341489 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:27.341527 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:27.341552 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:27.342449 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.343445 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.344456 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.345457 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.345587 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:27.395960 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:27.396822 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:27.397627 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:27.398414 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:27.399198 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:27.399219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:27.442534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:27.443004 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:27.443041 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:27.443061 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:27.443474 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:27.443513 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:27.443537 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:27.444873 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:27.495215 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:27.495261 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:27.498782 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:27.549340 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:27.549766 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:27.549802 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:27.549826 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:27.550723 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.551720 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.552729 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.553731 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:27.553861 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:27.604133 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:27.604953 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:27.605747 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:27.606532 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:27.607315 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:27.607337 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:27.650621 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:27.948400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:27.948446 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:27.953680 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:27.953698 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:27.958843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:27.958858 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:27.962055 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:27.962070 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:27.962080 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:27.962090 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:27.962481 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:27.962498 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:27.962517 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:27.963805 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:28.014060 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:28.014117 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:28.017639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:28.068346 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:28.068782 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:28.068822 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:28.068846 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:28.069745 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.070743 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.071739 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.072738 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.072874 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:28.123091 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:28.123909 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:28.124700 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:28.125491 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:28.126274 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:28.126295 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:28.169524 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:28.175721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.175747 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:28.180972 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.180990 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:28.186210 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.186224 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:28.191414 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.191427 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:28.191438 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:28.202070 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:28.212796 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:28.223567 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:28.440383 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.440444 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:28.445756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.445782 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:28.451026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.451040 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:28.456233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.456248 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:28.456259 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:28.466879 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:28.477621 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:28.488409 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:28.675723 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.675781 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:28.681108 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.681137 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:28.686378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.686392 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:28.689586 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:28.689601 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:28.689611 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:28.689621 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:28.689998 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:28.690030 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:28.690054 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:28.691376 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:28.704934 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.704956 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:28.710190 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.710207 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:28.715412 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.715425 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:28.720608 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.720622 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:28.720633 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:28.731256 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:28.742000 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:28.752765 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:28.763906 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:28.763976 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:28.767465 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:28.818096 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:28.818512 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:28.818546 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:28.818570 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:28.819466 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.820464 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.821463 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.822458 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:28.822589 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:28.872798 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:28.873617 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:28.874409 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:28.875193 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:28.875980 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:28.876003 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:28.919285 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:28.969269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.969308 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:28.974557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.974572 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:28.979752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.979766 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:28.984942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:28.984956 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:28.984965 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:28.984981 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:28.984994 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:28.985006 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:28.985445 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:28.985988 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:28.986528 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:28.987069 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:28.987187 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:29.087577 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.187780 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.287934 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.388025 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.488328 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.588652 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.688778 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.789118 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.889388 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:29.989517 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.027427 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:30.027472 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:30.030750 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:30.030764 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-13 08:48:30.030774 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-13 08:48:30.030785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:30.031154 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:30.031172 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:30.031185 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:30.032474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:30.082724 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:30.082769 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:30.086301 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:30.089788 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.136936 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:30.137362 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:30.137399 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:30.137423 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:30.138321 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.139342 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.140338 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.141334 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.141469 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:30.190129 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.191721 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:30.192535 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:30.193327 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:30.194112 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:30.194896 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:30.194917 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:30.238203 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:30.290203 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.390344 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.490421 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.590612 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.690992 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.744112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:30.744147 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:30.749404 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:30.749418 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:30.754599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:30.754613 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:30.757810 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:30.757824 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:30.757834 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:30.757844 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:30.758213 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:30.758231 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:30.758244 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:30.759542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:30.791239 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.809599 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:30.809642 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:30.813165 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:30.863953 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:30.864375 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:30.864427 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:30.864451 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:30.865348 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.866348 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.867343 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.868338 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:30.868469 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:30.891535 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.918791 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:30.919610 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:30.920405 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:30.921195 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:30.921979 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:30.922001 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:30.965190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:30.991874 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:30.991918 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:30.991939 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:30.992350 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:30.992406 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:30.992434 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:30.993771 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:31.043814 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:31.043868 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:31.047349 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:31.098025 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:31.098451 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:31.098487 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:31.098511 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:31.099409 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.100407 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.101409 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.102403 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.102533 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:31.152815 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:31.153634 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:31.154422 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:31.155206 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:31.155993 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:31.156017 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:31.199272 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:31.471345 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:31.471387 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:31.476704 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:31.476719 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:31.481896 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:31.481911 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:31.485106 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:31.485119 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:31.485129 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:31.485140 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:31.485522 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:31.485542 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:31.485555 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:31.486846 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:31.537202 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:31.537247 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:31.540786 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:31.591325 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:31.591763 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:31.592268 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:31.592313 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:31.593223 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.594265 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.595273 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.596271 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:31.596404 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:31.649787 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:31.650645 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:31.651439 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:31.652225 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:31.653013 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:31.653041 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:31.696378 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:31.705327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:31.705365 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:31.710682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:31.710710 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:31.715956 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:31.715970 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:31.721153 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:31.721168 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:31.721180 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:31.731794 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:31.742513 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:31.753250 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:32.202363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:32.202432 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:32.207761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:32.207792 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:32.213011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:32.213026 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:32.216216 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:32.216230 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:32.216240 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:32.216251 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:32.216628 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:32.216666 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:32.216692 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:32.218016 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:32.268231 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:32.268281 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:32.271755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:32.322420 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:32.322849 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:32.322884 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:32.322908 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:32.323806 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:32.324806 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:32.325809 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:32.326802 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:32.326932 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:32.376979 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:32.377797 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:32.378585 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:32.379367 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:32.380150 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:32.380171 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:32.423490 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:32.929667 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:32.929708 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:32.935021 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:32.935047 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:32.940284 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:32.940298 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:32.943492 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:32.943506 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:32.943516 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:32.943526 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:32.943896 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:32.943913 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:32.943926 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:32.945215 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:32.995455 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:32.995502 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:32.999021 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:33.049694 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:33.050110 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:33.050140 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:33.050164 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:33.051059 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:33.052055 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:33.053051 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:33.054050 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:33.054180 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:33.104497 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:33.105318 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:33.106107 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:33.106891 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:33.107677 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:33.107697 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:33.151026 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:33.857611 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:33.857648 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:33.862854 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:33.862872 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:33.868069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:33.868084 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:33.873273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:33.873288 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:33.873299 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:33.883968 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:33.894741 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:33.905509 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:34.322917 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:34.322984 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:34.328258 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:34.328273 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:34.333459 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:34.333475 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:34.336668 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:34.336682 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-13 08:48:34.336692 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:34.336703 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:34.337076 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:34.337094 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:34.337107 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:34.338394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:34.388639 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:34.388689 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:34.392208 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:34.442946 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:34.443377 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:34.443414 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:34.443438 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:34.444333 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:34.445334 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:34.446333 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:34.447326 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:34.447456 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:34.497812 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:34.498635 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:34.499424 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:34.500209 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:34.501015 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:34.501043 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:34.544378 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:35.050213 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:35.050264 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:35.055557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:35.055583 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:35.060819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:35.060835 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:35.064042 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:35.064064 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:35.064090 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:35.064101 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:35.064473 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:35.064492 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:35.064505 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:35.065794 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:35.115944 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:35.115993 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:35.119464 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:35.170255 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:35.170683 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:35.170721 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:35.170745 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:35.171640 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.172640 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.173640 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.174632 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.174762 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:35.224795 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:35.225614 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:35.226404 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:35.227189 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:35.227974 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:35.227995 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:35.271308 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:35.777322 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:35.777367 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:35.782693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:35.782722 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:35.787950 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:35.787963 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:35.791159 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:35.791174 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:35.791185 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:35.791195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:35.792008 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:35.792028 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:35.792041 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:35.793334 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:35.843539 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:35.843587 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:35.847119 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:35.897639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:35.898064 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:35.898100 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:35.898124 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:35.899020 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.900018 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.901018 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.902017 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:35.902147 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:35.952257 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:35.953086 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:35.953882 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:35.954667 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:35.955451 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:35.955472 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:35.998740 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:36.504831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:36.504882 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:36.510220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:36.510236 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:36.515419 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:36.515432 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:36.518624 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:36.518638 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:36.518648 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:36.518658 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:36.519030 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:36.519047 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:36.519060 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:36.520351 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:36.570375 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:36.570426 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:36.573948 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:36.624563 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:36.624992 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:36.625028 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:36.625053 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:36.625949 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.626947 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.627964 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.628978 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.629109 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:36.679199 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:36.680025 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:36.680903 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:36.681694 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:36.682476 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:36.682498 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:36.725890 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:36.807849 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:36.807892 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:36.813136 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:36.813152 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:36.818333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:36.818348 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:36.820527 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:36.820541 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:48:36.820551 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:48:36.820561 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:36.820931 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:36.820949 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:36.820961 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:36.822250 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:36.872540 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:36.872623 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:36.876103 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:36.926629 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:36.927061 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:36.927096 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:36.927120 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:36.928017 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.929018 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.930020 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.931013 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:36.931144 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:36.981261 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:36.982079 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:36.982866 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:36.983655 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:36.984438 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:36.984464 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:37.027733 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:37.231739 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.231781 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.237118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.237147 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.242362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.242376 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.245580 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:37.245614 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:37.245624 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:37.245634 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:37.246006 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:37.246024 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:37.246036 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:37.247322 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:37.297369 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:37.297412 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:37.300945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:37.351819 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:37.352247 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:37.352284 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:37.352308 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:37.353216 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:37.354219 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:37.355214 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:37.356208 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:37.356338 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:37.406426 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:37.407244 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:37.408031 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:37.408834 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:37.409625 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:37.409646 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:37.452947 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:37.533867 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.533905 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.539175 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.539190 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.544370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.544390 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.549588 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.549601 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.549612 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:37.560283 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:37.571054 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:37.581815 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:37.798562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.798620 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:37.803917 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.803933 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:37.809112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.809125 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:37.814344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.814359 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:37.814370 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:37.824955 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:37.835735 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:37.846483 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:37.958978 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.959037 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.964319 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.964336 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.969534 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.969548 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.974729 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:37.974742 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:37.974754 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:37.985400 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:37.996179 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:38.006963 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:38.063257 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.063315 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:38.068651 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.068678 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:38.073903 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.073916 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:38.079096 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.079110 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:38.079121 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:38.089773 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:38.100539 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:38.111326 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:38.327915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.327977 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:38.333342 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.333360 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:38.338558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.338574 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:38.343776 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:38.343792 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:38.343802 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:38.343819 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:38.343832 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:38.343844 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:38.344286 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:38.344837 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:38.345398 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:38.345945 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:38.346065 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:38.446284 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:38.546638 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:38.647040 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:38.747268 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:38.847532 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:38.947952 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.048360 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.148591 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.248844 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.349236 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.449391 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.549469 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.649760 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.750052 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.850130 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:39.950388 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:40.050681 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:40.150969 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:40.251266 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:40.351541 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:40.351591 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:40.351613 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:40.352006 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:40.352045 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:40.352069 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:40.353423 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:40.403721 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:40.403775 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:40.407213 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:40.457921 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:40.458327 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:40.458360 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:40.458383 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:40.459288 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:40.460299 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:40.461313 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:40.462324 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:40.462459 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:40.512689 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:40.513528 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:40.514334 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:40.515127 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:40.515923 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:40.515947 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:40.558751 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:41.064764 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:41.064810 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:41.070092 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:41.070109 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:41.075315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:41.075331 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:41.080544 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:41.080560 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:41.080571 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:41.091154 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:41.101769 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:41.112404 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:43.040426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:43.040482 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:43.042687 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:43.042704 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 19mV
2023-04-13 08:48:43.042716 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:48:43.042728 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:43.043101 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:43.043124 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:43.043138 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:43.044450 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:43.094572 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:43.094626 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:43.098114 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:43.148640 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:43.149049 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:43.149082 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:43.149106 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:43.150007 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.151019 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.152026 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.153034 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.153175 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:43.203406 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:43.204238 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:43.205045 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:43.205850 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:43.206642 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:43.206666 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:43.249534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:43.755719 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:43.755763 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:43.761061 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:43.761077 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:43.766269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:43.766284 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:43.769490 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:43.769509 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:43.769519 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:43.769529 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:43.769908 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:43.769959 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:43.769984 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:43.771307 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:43.821570 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:43.821624 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:43.825121 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:43.875787 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:43.876191 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:43.876223 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:43.876247 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:43.877165 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.878180 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.879188 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.880190 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:43.880325 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:43.930473 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:43.931305 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:43.932109 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:43.932905 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:43.933706 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:43.933730 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:43.976969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:44.683659 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:44.683691 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:44.686900 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:44.686919 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-13 08:48:44.686931 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-13 08:48:44.686942 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:44.687317 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:44.687338 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:44.687352 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:44.688664 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:44.738934 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:44.738987 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:44.742528 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:44.793279 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:44.793683 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:44.793714 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:44.793738 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:44.794643 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:44.795655 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:44.796677 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:44.797687 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:44.797821 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:44.848120 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:44.848970 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:44.849775 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:44.850573 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:44.851373 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:44.851397 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:44.894189 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:45.400375 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.400445 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:45.405825 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.405854 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:45.411088 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.411103 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:45.416296 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.416311 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:45.416322 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:45.426926 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:45.437545 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:45.448164 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:45.745529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.745569 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:45.750847 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.750862 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:45.756062 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.756078 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:45.758262 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:45.758277 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:48:45.758287 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:48:45.758297 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:45.758667 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:45.758686 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:45.758699 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:45.759993 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:45.810302 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:45.810355 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:45.813794 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:45.865574 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.865604 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:45.870910 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.870935 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:45.876221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:45.876237 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:45.879441 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:45.879456 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-13 08:48:45.879466 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:45.879476 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:45.880304 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:45.880332 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:45.880367 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:45.880379 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:45.881681 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:45.882067 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:45.882090 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:45.882106 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:45.882974 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.883944 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.884929 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.885905 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.886025 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:45.931871 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:45.931927 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:45.935381 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:45.936151 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:45.936975 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:45.937781 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:45.938581 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:45.939372 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:45.939396 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:45.982239 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:45.986015 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:45.986441 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:45.986478 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:45.986511 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:45.987422 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.988433 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.989445 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.990455 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:45.990588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:46.040681 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:46.041522 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:46.042325 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:46.043121 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:46.043915 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:46.043939 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:46.086743 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:46.488107 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.488146 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.493408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.493424 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.498616 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.498631 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.503823 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.503838 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.503850 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:46.514431 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:46.525081 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:46.535724 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:46.592978 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.593014 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.598384 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.598412 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.603653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.603670 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.608883 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.608898 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:46.608910 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:48:46.619498 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:48:46.630125 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:48:46.640739 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:48:46.752167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.752200 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:46.757498 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.757521 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:46.762782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.762797 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:46.768001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:46.768016 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:46.768027 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:46.778599 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:46.789209 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:46.799876 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:47.016318 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.016359 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:47.021715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.021742 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:47.027024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.027039 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:47.032241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.032256 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:47.032269 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:47.042878 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:47.053536 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:47.064181 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:47.280840 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.280879 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:47.286142 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.286158 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:47.291363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.291385 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:47.296582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:47.296597 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:47.296625 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:47.296641 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:47.296654 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:47.296666 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:47.297108 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:47.297655 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:47.298201 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:47.298747 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:47.298868 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:47.399272 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:47.499505 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:47.599955 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:47.700137 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:47.800546 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:47.900838 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.001159 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.101358 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.201654 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.301930 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.402281 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.502506 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.602842 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.703204 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.803468 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:48.903550 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:49.003943 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:49.104037 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:49.204296 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:49.304557 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:49.304605 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:49.304627 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:49.305024 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:49.305066 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:49.305090 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:49.306442 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:49.356591 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:49.356649 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:49.360140 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:49.410642 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:49.411051 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:49.411084 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:49.411108 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:49.412010 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:49.413023 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:49.414038 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:49.415041 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:49.415176 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:49.465589 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:49.466422 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:49.467222 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:49.468021 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:49.468817 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:49.468862 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:49.511708 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:50.017623 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.017667 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:50.022991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.023018 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:50.028305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.028320 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:50.033520 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.033536 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:50.033548 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:50.044135 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:50.054761 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:50.065405 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:50.282101 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.282136 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:50.287458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.287483 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:50.292755 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.292775 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:50.297974 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.297990 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:50.298002 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:50.308589 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:50.319200 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:50.329898 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:50.546694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.546724 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:50.551986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.552008 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:50.557265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.557286 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:50.562485 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.562500 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:50.562510 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:50.573084 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:50.583690 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:50.594340 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:50.810979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.811006 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:50.816269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.816290 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:50.821582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.821599 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:50.826849 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:50.826864 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:50.826874 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:50.826889 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:50.826902 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:50.826914 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:50.827357 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:50.827903 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:50.828452 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:50.829002 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:50.829123 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:50.929499 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.029594 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.130030 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.230113 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.236326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:51.236359 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:51.238632 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:51.238659 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 19mV
2023-04-13 08:48:51.238679 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:48:51.238698 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:51.239086 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:51.239118 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:51.239141 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:51.240483 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:51.290601 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:51.290649 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:51.294194 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:51.330458 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.344883 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:51.345292 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:51.345326 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:51.345349 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:51.346250 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:51.347259 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:51.348263 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:51.349276 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:51.349415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:51.399700 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:51.400534 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:51.401341 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:51.402139 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:51.402933 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:51.402957 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:51.445739 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:51.446195 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.546263 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.646397 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.746658 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.846925 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:51.947309 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.047586 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.147946 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.248231 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.348634 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.448841 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.549164 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.649483 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.749812 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.850149 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:52.850194 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:52.850215 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:52.850609 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:52.850647 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:52.850671 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:52.852015 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:52.902230 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:52.902285 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:52.905675 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:52.956261 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:52.956666 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:52.956699 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:52.956723 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:52.957626 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:52.958636 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:52.959637 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:52.960647 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:52.960776 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:53.011176 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:53.012015 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:53.012824 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:53.013628 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:53.014430 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:53.014454 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:53.057281 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:53.563221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.563267 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:53.568631 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.568665 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:53.573899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.573915 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:53.579118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.579133 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:53.579145 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:53.589725 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:53.600362 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:53.611011 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:53.827785 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.827817 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:53.833111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.833150 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:53.838408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.838429 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:53.843625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:53.843639 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:53.843650 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:53.854213 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:53.864825 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:53.875492 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:54.092035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.092077 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:54.097417 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.097443 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:54.102720 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.102735 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:54.107931 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.107946 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:54.107958 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:54.118535 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:54.129161 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:54.139784 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:54.356412 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.356447 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:54.361753 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.361778 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:54.367038 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.367054 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:54.372279 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:54.372294 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:54.372305 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:54.372321 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:54.372334 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:54.372347 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:54.372791 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:54.373343 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:54.373890 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:54.374437 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:54.374559 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:54.474933 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:54.575026 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:54.675297 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:54.775400 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:54.875827 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:54.976198 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.076553 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.176760 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.277203 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.377616 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.478079 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.578372 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.678794 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.779188 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.879369 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:55.979451 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:56.079888 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:56.180195 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:56.280516 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:56.380918 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:56.380965 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:56.380987 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:56.381381 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:56.381418 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:56.381441 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:56.382793 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:56.433223 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:56.433277 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:48:56.436763 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:56.487369 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:56.487773 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:56.487804 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:48:56.487828 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:56.488737 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:56.489754 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:56.490760 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:56.491766 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:56.491900 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:56.542252 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:56.543085 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:56.543887 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:56.544685 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:56.545482 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:56.545506 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:56.588346 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:57.094207 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.094249 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:57.099573 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.099599 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:57.104899 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.104919 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:57.110118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.110132 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:48:57.110144 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:57.120735 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:57.131362 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:57.141978 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:57.358527 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.358554 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:48:57.363805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.363823 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:48:57.369061 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.369082 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:48:57.374280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.374295 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:48:57.374306 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:57.384887 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:57.395486 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:57.406121 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:57.622709 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.622739 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:48:57.628042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.628065 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:48:57.633324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.633339 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:48:57.638539 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.638554 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:48:57.638565 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:48:57.649141 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:48:57.659789 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:48:57.670433 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:48:57.887028 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.887062 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:48:57.892284 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.892302 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:48:57.897524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.897541 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:48:57.902757 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.902772 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:48:57.902782 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:48:57.902799 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:48:57.902811 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:48:57.902823 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:48:57.903266 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:57.903816 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:57.904364 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:57.904912 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:48:57.905035 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:48:57.911035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:57.911051 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:57.913237 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:48:57.913252 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:48:57.913262 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:48:57.913272 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:57.913641 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:57.913659 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:57.913672 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:57.914966 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:57.965363 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:57.965421 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:57.968917 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:58.005158 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.019582 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:58.019988 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:58.020019 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:58.020043 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:58.020952 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.021971 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.022979 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.023984 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.024120 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:58.074450 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:58.075283 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:58.076088 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:58.083357 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:58.084177 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:58.084205 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:58.127059 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:58.127485 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.227826 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.328091 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.428351 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.528630 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.632970 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:58.633008 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:58.638317 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:58.638333 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:58.643531 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:58.643554 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:58.646778 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:58.646794 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:58.646804 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:58.646815 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:58.647205 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.647253 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:58.647283 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:58.647307 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:58.648621 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:58.698910 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:58.698964 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:58.702509 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:58.747408 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.753279 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:58.753684 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:58.753737 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:58.753787 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:58.754695 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.755713 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.756735 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.757744 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:58.757888 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:58.808174 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:58.809013 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:58.809820 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:58.810615 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:58.811407 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:58.811431 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:58.854235 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:58.854677 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:58.954905 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.055187 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.155419 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.255701 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.360186 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:59.360223 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:48:59.365587 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:59.365615 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:48:59.370848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:48:59.370864 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:48:59.374069 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:48:59.374084 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:48:59.374094 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:48:59.374106 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:59.374491 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.374510 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:59.374525 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:48:59.374538 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:59.375829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:48:59.425994 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:59.426047 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:48:59.429588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:48:59.474574 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.480457 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:48:59.480864 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:48:59.480897 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:48:59.480920 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:48:59.481821 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:59.482832 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:59.483837 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:59.484847 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:48:59.485004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:48:59.535292 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:48:59.536123 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:59.536926 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:59.537728 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:48:59.538527 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:48:59.538551 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:48:59.581348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:48:59.581765 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.682100 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.782401 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.882630 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.982905 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:48:59.982950 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:48:59.982972 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:48:59.983363 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:48:59.983399 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:48:59.983422 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:48:59.984789 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:00.035224 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:00.035285 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:00.038827 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:00.087241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.087276 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.092611 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.092627 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.097831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.097849 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.101057 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:00.101072 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:00.101082 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:00.101092 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:00.101896 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:00.101913 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:00.101928 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:00.101940 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:00.103231 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:00.103603 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:00.103620 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:00.103632 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:00.104502 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.105475 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.106450 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.107421 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.107541 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:00.153499 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:00.153552 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:00.157092 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:00.157853 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:00.158658 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:00.159458 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:00.160254 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:00.161067 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:00.161103 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:00.203983 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:00.207589 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:00.207992 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:00.208024 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:00.208048 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:00.208951 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.209968 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.210969 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.211976 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.212111 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:00.262503 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:00.263337 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:00.264140 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:00.264961 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:00.265766 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:00.265790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:00.308628 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:00.710187 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.710227 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.715597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.715625 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.720880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.720895 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.726093 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.726108 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.726120 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:00.736702 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:00.747328 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:00.757952 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:00.814658 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.814692 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.819938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.819953 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.825151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:00.825167 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:00.828370 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:00.828383 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:00.828407 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:00.828431 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:00.828803 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:00.828822 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:00.828835 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:00.830127 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:00.880329 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:00.880382 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:00.883944 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:00.934440 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:00.934845 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:00.934879 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:00.934902 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:00.935802 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.936815 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.937825 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.938832 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:00.938966 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:00.989108 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:00.989941 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:00.990745 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:00.991543 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:00.992338 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:00.992362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:01.035161 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:01.175265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.175302 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:01.180608 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.180624 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:01.185815 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.185830 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:01.188017 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:01.188030 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:49:01.188040 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:01.188050 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:01.188400 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:01.188419 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:01.188432 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:01.189726 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:01.240010 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:01.240066 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:01.243499 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:01.294032 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:01.294446 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:01.294484 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:01.294508 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:01.295409 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.296440 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.297454 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.298465 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.298599 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:01.348990 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:01.349822 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:01.350627 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:01.351426 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:01.352219 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:01.352243 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:01.395050 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:01.541350 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.541385 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:01.546745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.546773 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:01.552017 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.552033 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:01.555241 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:01.555257 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:01.555267 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:01.555277 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:01.555654 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:01.555677 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:01.555691 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:01.556984 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:01.607397 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:01.607450 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:01.610944 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:01.661517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:01.661923 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:01.661954 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:01.661978 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:01.662880 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.663891 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.664899 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.665904 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:01.666035 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:01.716209 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:01.717041 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:01.717847 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:01.718643 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:01.719438 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:01.719461 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:01.762266 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:01.901196 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.901241 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:01.906531 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.906554 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:01.911817 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.911832 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:01.917036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:01.917051 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:01.917062 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:01.927637 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:01.938239 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:01.948864 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:02.165340 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.165395 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:02.170666 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.170686 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:02.175888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.175909 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:02.181154 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.181169 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:02.181180 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:02.191789 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:02.202424 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:02.213074 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:02.268417 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.268456 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:02.273724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.273740 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:02.278952 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.278967 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:02.284177 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.284204 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:02.284238 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:02.294817 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:02.305460 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:02.316085 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:02.429738 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.429773 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:02.435021 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.435037 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:02.440256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.440271 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:02.445466 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.445481 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:02.445492 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:02.456083 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:02.466710 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:02.477335 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:02.694125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.694162 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:02.699444 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.699459 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:02.704658 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.704674 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:02.709897 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.709912 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:02.709922 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:02.709937 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:02.709959 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:02.709972 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:02.710413 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:02.710963 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:02.711507 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:02.712053 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:02.712174 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:02.733282 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.733316 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:02.738645 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.738660 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:02.743865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:02.743885 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:02.751254 DEBUG BF_PORT Upper eye edge: +/- 320 mV (ht=640mV)
2023-04-13 08:49:02.751270 DEBUG BF_PORT FSM :0: 12:3: 1e06=640mV/ 19mV
2023-04-13 08:49:02.751280 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:02.761877 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:02.772489 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:02.812452 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:02.912717 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.012956 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.113232 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.213528 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.313874 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.390036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:03.390062 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:49:03.393279 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:03.393296 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/  9mV
2023-04-13 08:49:03.393309 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-13 08:49:03.393321 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:03.393695 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:03.393715 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:03.393730 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:03.395026 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:03.414155 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.445349 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:03.445396 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:03.448864 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:03.499584 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:03.500016 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:03.500053 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:03.500077 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:03.500975 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:03.501981 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:03.502982 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:03.503977 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:03.504108 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:03.514542 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.554188 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:03.555005 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:03.555794 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:03.556580 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:03.557370 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:03.557391 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:03.600762 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:03.614735 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.714938 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.815206 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:03.915520 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.015960 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.116059 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.216293 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.316547 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.416836 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.517278 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.617683 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.718122 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:04.718162 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:04.718183 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:04.718596 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:04.718635 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:04.718659 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:04.719991 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:04.770196 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:04.770245 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:04.773721 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:04.824277 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:04.824685 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:04.824723 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:04.824748 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:04.825644 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:04.826640 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:04.827632 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:04.828633 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:04.828769 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:04.879053 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:04.879872 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:04.880684 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:04.881478 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:04.882285 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:04.882307 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:04.925564 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:05.431409 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.431460 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:05.436779 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.436807 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:05.442080 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.442094 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:05.447278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.447292 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:05.447303 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:05.457934 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:05.468645 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:05.479409 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:05.696099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.696144 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:05.701389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.701411 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:05.706652 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.706666 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:05.711853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.711867 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:05.711878 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:05.722513 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:05.733245 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:05.744032 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:05.960893 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.960946 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:05.966253 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.966279 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:05.971540 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.971554 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:05.976734 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:05.976749 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:05.976760 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:05.987393 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:05.998077 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:06.008794 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:06.225579 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:06.225637 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:06.230977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:06.231006 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:06.236257 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:06.236271 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:06.241458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:06.241472 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:06.241482 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:06.241499 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:06.241511 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:06.241524 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:06.241965 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:06.242508 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:06.243050 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:06.243592 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:06.243722 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:06.343863 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:06.444283 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:06.544636 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:06.644732 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:06.745051 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:06.845277 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:06.945591 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.045775 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.146187 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.246339 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.346674 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.446885 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.547116 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.647336 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.747713 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.847836 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:07.948096 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:08.048449 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:08.148713 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:08.248845 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:08.248894 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:08.248915 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:08.249317 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:08.249356 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:08.249380 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:08.250729 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:08.300986 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:08.301055 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:08.304521 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:08.355214 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:08.355621 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:08.355654 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:08.355678 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:08.356584 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:08.357602 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:08.358611 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:08.359614 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:08.359749 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:08.410006 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:08.410843 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:08.411668 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:08.412469 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:08.413277 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:08.413302 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:08.456134 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:08.962135 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:08.962178 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:08.967541 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:08.967569 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:08.972819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:08.972841 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:08.978055 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:08.978071 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:08.978082 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:08.988727 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:08.999353 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:09.009974 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:09.226698 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.226725 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:09.231972 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.231991 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:09.237230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.237249 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:09.242466 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.242480 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:09.242491 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:09.253079 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:09.263710 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:09.274346 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:09.490985 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.491011 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:09.496259 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.496279 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:09.501519 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.501537 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:09.506745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.506759 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:09.506771 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:09.517347 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:09.527963 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:09.538597 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:09.755227 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.755253 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:09.760504 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.760524 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:09.765758 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.765773 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:09.770969 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.770984 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:09.770994 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:09.771010 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:09.771023 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:09.771035 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:09.771478 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:09.772041 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:09.772588 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:09.773137 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:09.773258 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:09.873427 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:09.973731 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:09.979939 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:09.979972 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:09.982237 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:09.982265 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:49:09.982285 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:49:09.982305 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:09.982692 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:09.982725 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:09.982748 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:09.984091 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:10.034242 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:10.034303 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:10.037797 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:10.074100 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.088522 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:10.088927 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:10.088960 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:10.088983 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:10.089888 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.090902 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.091904 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.092924 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.093061 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:10.143286 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:10.144118 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:10.144923 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:10.145725 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:10.146523 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:10.146547 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:10.189358 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:10.189776 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.289995 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.390392 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.490671 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.590889 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.695509 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:10.695547 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:10.700915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:10.700944 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:10.706230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:10.706246 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:10.709451 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:10.709466 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:10.709476 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:10.709490 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:10.709892 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.709910 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:10.709926 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:10.709938 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:10.711232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:10.761426 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:10.761484 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:10.764983 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:10.810112 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:10.815609 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:10.816014 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:10.816047 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:10.816070 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:10.816976 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.817991 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.818999 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.820003 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:10.820138 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:10.870357 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:10.871197 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:10.871995 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:10.872797 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:10.873600 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:10.873624 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:10.916461 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:10.916884 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.016947 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.117226 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.217646 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.317888 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.422334 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:11.422370 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:11.427736 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:11.427765 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:11.433050 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:11.433070 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:11.438265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:11.438281 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:11.438292 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:11.448862 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:11.459488 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:11.470124 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:11.481125 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.581353 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.681850 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.782037 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.887525 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:11.887561 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:11.892909 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:11.892937 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:11.898195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:11.898210 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:11.900394 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:11.900407 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 19mV
2023-04-13 08:49:11.900419 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:49:11.900429 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:11.900805 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:11.900819 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:11.900829 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:11.900842 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:11.900856 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:11.900869 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:11.902159 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:11.902531 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:11.902548 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:11.902560 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:11.903849 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:11.952481 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:11.952531 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:11.956021 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:11.956445 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:11.956487 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:11.959956 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:12.006631 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:12.007068 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:12.007107 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:12.007131 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:12.008029 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.009055 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.010060 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.011063 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.011195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:12.012031 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:12.012447 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:12.012474 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:12.012488 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:12.013369 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.014347 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.015319 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.016290 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.016412 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:12.061527 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:12.062351 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:12.063146 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:12.063935 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:12.064742 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:12.064771 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:12.108043 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:12.108484 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:12.109308 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:12.110106 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:12.110900 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:12.111691 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:12.111714 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:12.154975 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:12.613994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.614038 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:12.619289 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.619305 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:12.624517 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.624532 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:12.627730 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:12.627742 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:12.627752 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:12.627763 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:12.628134 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:12.628152 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:12.628165 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:12.629474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:12.660935 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.660968 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:12.666299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.666326 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:12.671573 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.671587 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:12.676772 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.676787 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:12.676797 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:12.687448 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:12.698181 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:12.708930 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:12.720079 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:12.720155 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:12.723700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:12.774554 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:12.774983 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:12.775020 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:12.775044 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:12.775945 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.776954 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.777961 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.778961 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:12.779093 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:12.829504 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:12.830331 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:12.831126 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:12.831913 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:12.832701 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:12.832729 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:12.876028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:12.925844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.925883 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:12.931139 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.931155 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:12.936340 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.936357 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:12.941564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:12.941580 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:12.941591 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:12.952260 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:12.962978 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:12.973717 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:13.190297 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.190363 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:13.195682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.195700 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:13.200868 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.200883 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:13.206072 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.206086 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:13.206097 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:13.216700 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:13.227453 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:13.238187 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:13.382073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.382137 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:13.388267 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.388285 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:13.393473 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.393487 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:13.398670 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.398684 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:13.398697 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:13.409340 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:13.420087 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:13.430841 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:13.454922 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.454980 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:13.460335 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.460363 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:13.465639 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.465654 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:13.470846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.470860 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:13.470870 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:13.470886 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:13.470899 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:13.470911 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:13.471354 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:13.471899 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:13.472449 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:13.472996 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:13.473114 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:13.573401 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:13.647707 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.647743 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:13.653023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.653038 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:13.658220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.658234 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:13.663420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:13.663434 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:13.663445 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:13.674102 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:13.684825 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:13.695611 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:13.706758 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:13.806885 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:13.907486 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.007554 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.113083 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:14.113131 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:49:14.118369 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:14.118384 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-13 08:49:14.123577 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:14.123591 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-13 08:49:14.126781 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:14.126796 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/  9mV
2023-04-13 08:49:14.126806 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:14.126816 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:14.127203 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.127233 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:14.127261 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:14.127284 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:14.128606 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:14.178706 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:14.178773 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:14.182332 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:14.227551 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.232972 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:14.233399 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:14.233435 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:14.233459 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:14.234361 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:14.235363 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:14.236362 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:14.237378 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:14.237514 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:14.287579 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:14.288412 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:14.289211 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:14.290000 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:14.290787 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:14.290810 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:14.334036 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:14.334510 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.434829 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.534948 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.635182 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.735350 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.835551 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:14.935947 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:15.036103 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:15.136204 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:15.236441 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:15.336660 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:15.436953 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:15.537066 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:15.537107 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:15.537128 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:15.537522 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:15.537559 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:15.537583 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:15.538928 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:15.589267 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:15.589315 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:15.592750 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:15.643415 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:15.643843 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:15.643878 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:15.643902 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:15.644805 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:15.645815 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:15.646821 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:15.647824 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:15.647956 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:15.698133 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:15.698968 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:15.699764 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:15.700570 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:15.701372 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:15.701396 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:15.744250 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:20.464671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:20.464732 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:20.470053 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:20.470070 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:20.475269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:20.475284 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:20.477469 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:20.477483 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:49:20.477493 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:20.477503 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:20.477877 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:20.477896 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:20.477909 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:20.479206 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:20.529306 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:20.529361 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:20.532739 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:20.583611 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:20.584018 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:20.584051 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:20.584075 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:20.584979 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.586000 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.587005 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.588005 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.588138 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:20.638384 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:20.639206 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:20.640002 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:20.640796 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:20.641618 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:20.641643 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:20.684519 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:20.690712 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:20.690741 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:20.693001 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:20.693027 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:49:20.693047 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:49:20.693066 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:20.693456 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:20.693487 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:20.693510 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:20.694849 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:20.745096 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:20.745144 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:20.748629 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:20.799496 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:20.799902 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:20.799935 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:20.799958 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:20.800861 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.801881 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.802888 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.803888 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:20.804021 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:20.854267 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:20.855090 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:20.855884 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:20.856682 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:20.857479 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:20.857502 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:20.900357 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:21.190461 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.190507 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.195859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.195876 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.201069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.201087 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.204285 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:21.204300 DEBUG BF_PORT FSM :0:  4:3: 1e06=900mV/ 40mV
2023-04-13 08:49:21.204316 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 900
2023-04-13 08:49:21.204326 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:21.204698 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:21.204718 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:21.204731 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:21.206026 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:21.256329 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:21.256377 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:21.259883 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:21.310595 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:21.311002 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:21.311035 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:21.311058 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:21.311959 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.312973 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.313984 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.314987 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.315120 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:21.365483 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:21.366306 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:21.367102 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:21.367893 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:21.368686 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:21.368714 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:21.411593 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:21.417786 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.417810 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.423049 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.423068 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.428297 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.428312 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.436468 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:21.436494 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:21.436505 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:21.436516 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:21.436895 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:21.436919 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:21.436933 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:21.438230 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:21.488430 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:21.488484 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:21.491975 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:21.542619 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:21.543030 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:21.543064 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:21.543089 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:21.543992 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.545014 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.546025 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.547033 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:21.547168 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:21.597399 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:21.598253 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:21.599064 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:21.599858 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:21.600654 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:21.600681 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:21.643502 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:21.917713 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.917749 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.923042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.923065 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.928336 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.928351 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.933547 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:21.933561 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:21.933572 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:21.944140 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:21.954767 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:21.965404 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:22.149370 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.149418 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:22.154667 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.154683 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:22.159859 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.159874 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:22.165071 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.165086 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:22.165096 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:22.175674 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:22.186295 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:22.196919 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:22.213737 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.213770 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:22.219081 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.219096 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:22.224292 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.224307 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:22.229503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.229517 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:22.229528 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:22.240099 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:22.250712 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:22.261340 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:22.477824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.477863 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:22.483199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.483215 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:22.488411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.488426 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:22.493637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.493651 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:22.493662 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:22.504245 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:22.514876 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:22.525498 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:22.614218 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.614253 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:22.619598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.619625 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:22.624822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.624837 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:22.629111 DEBUG BF_PORT Upper eye edge: +/- 440 mV (ht=880mV)
2023-04-13 08:49:22.629126 DEBUG BF_PORT FSM :0: 12:3: 1e06=880mV/ 19mV
2023-04-13 08:49:22.629136 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:22.639722 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:22.650348 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:22.742094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.742123 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:22.747410 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.747432 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:22.752687 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.752701 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:22.757913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.757928 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:22.757938 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:22.757954 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:22.757966 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:22.757978 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:22.758420 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:22.758966 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:22.759510 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:22.760055 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:22.760175 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:22.860403 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:22.866979 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.867009 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:49:22.872310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.872331 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-13 08:49:22.877581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:22.877596 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-13 08:49:22.879803 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:22.879816 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 19mV
2023-04-13 08:49:22.879826 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:49:22.879836 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:22.880224 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:22.880242 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:22.880254 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:22.881549 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:22.931643 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:22.931691 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:22.935243 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:22.960841 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:22.986054 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:22.986465 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:22.986504 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:22.986527 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:22.987428 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:22.988461 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:22.989472 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:22.990474 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:22.990607 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:23.040711 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:23.041547 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:23.042344 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:23.043140 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:23.043932 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:23.043955 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:23.086814 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:23.087258 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.187536 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.287731 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.388087 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.488268 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.592918 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:23.592950 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:23.598278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:23.598302 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:23.603572 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:23.603587 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:23.606787 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:23.606808 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:23.606819 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:23.606829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:23.607205 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.607222 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:23.607237 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:23.607249 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:23.608543 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:23.658741 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:23.658789 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:23.662278 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:23.707554 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.713034 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:23.713439 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:23.713472 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:23.713495 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:23.714394 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:23.715403 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:23.716410 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:23.717414 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:23.717542 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:23.767858 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:23.768685 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:23.769485 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:23.770278 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:23.771069 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:23.771092 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:23.813926 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:23.814346 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:23.914537 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.014730 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.114874 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.215180 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.320089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:24.320124 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:24.325480 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:24.325507 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:24.330763 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:24.330782 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:24.335982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:24.335997 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:24.336007 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:24.346615 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:24.357268 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:24.367889 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:24.378925 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.479365 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.579615 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.679962 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.785227 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:24.785261 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:24.790610 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:24.790636 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:24.795862 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:24.795879 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:24.799084 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:24.799098 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-13 08:49:24.799109 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:24.799124 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:24.799515 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.799546 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:24.799573 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:24.799597 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:24.800906 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:24.851000 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:24.851047 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:24.854610 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:24.899722 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:24.899779 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:24.899801 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:24.900195 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:24.900232 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:24.900255 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:24.901623 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:24.905376 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:24.905775 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:24.905805 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:24.905829 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:24.906730 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:24.907735 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:24.908745 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:24.909740 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:24.909864 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:24.951865 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:24.951917 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:24.955348 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:24.960081 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:24.960896 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:24.961681 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:24.962460 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:24.963247 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:24.963266 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:25.006100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:25.006971 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:25.007370 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:25.007402 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:25.007427 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:25.008327 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.009337 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.010357 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.011365 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.011498 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:25.061608 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:25.062430 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:25.063225 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:25.064017 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:25.064811 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:25.064840 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:25.107700 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:25.512214 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:25.512247 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:25.517563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:25.517587 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:25.522851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:25.522865 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:25.526076 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:25.526092 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:25.526102 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:25.526112 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:25.526483 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:25.526501 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:25.526513 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:25.527804 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:25.577903 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:25.577950 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:25.581509 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:25.613740 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:25.613774 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:25.619032 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:25.619047 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:25.624241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:25.624258 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:25.629467 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:25.629481 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:25.629492 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:25.640087 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:25.650732 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:25.661394 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:25.672885 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:25.673295 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:25.673332 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:25.673356 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:25.674255 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.675266 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.676269 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.677276 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:25.677424 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:25.727587 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:25.728410 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:25.729208 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:25.730003 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:25.730794 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:25.730818 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:25.773716 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:26.280215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.280266 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:26.285531 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.285547 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:26.290742 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.290760 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:26.295967 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.295982 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:26.295993 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:26.306567 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:26.317196 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:26.327835 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:26.544535 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.544577 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:26.549894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.549912 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:26.555103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.555118 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:26.560313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:26.560328 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:26.560339 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:26.570924 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:26.581566 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:26.592213 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:27.009505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:27.009551 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:49:27.014782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:27.014798 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-13 08:49:27.019994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:27.020009 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-13 08:49:27.023211 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:27.023226 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/  9mV
2023-04-13 08:49:27.023236 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:27.023246 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:27.023636 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:27.023657 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:27.023670 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:27.024964 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:27.075059 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:27.075107 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:27.078552 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:27.129045 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:27.129451 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:27.129484 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:27.129507 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:27.130409 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.131420 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.132428 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.133435 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.133568 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:27.183828 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:27.184655 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:27.185454 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:27.186249 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:27.187039 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:27.187062 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:27.229962 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:27.736115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:27.736177 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:27.741408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:27.741424 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:27.746615 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:27.746630 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:27.749826 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:27.749839 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:27.749850 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:27.749860 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:27.750232 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:27.750250 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:27.750263 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:27.751553 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:27.801912 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:27.801960 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:27.805389 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:27.856089 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:27.856495 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:27.856529 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:27.856552 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:27.857448 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.858444 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.859438 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.860433 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:27.860569 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:27.910746 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:27.911568 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:27.912357 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:27.913146 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:27.913937 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:27.913958 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:27.957186 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:28.864600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:28.864667 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:28.869894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:28.869912 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:28.875117 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:28.875133 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:28.880366 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:28.880380 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:28.880396 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:28.891044 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:28.901780 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:28.912567 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:29.329858 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:29.329919 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:29.335228 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:29.335255 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:29.340524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:29.340538 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:29.343731 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:29.343743 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-13 08:49:29.343753 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:29.343764 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:29.344566 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:29.344587 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:29.344600 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:29.345886 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:29.395922 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:29.395971 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:29.399382 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:29.449889 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:29.450314 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:29.450351 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:29.450375 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:29.451270 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:29.452268 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:29.453274 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:29.454271 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:29.454401 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:29.504432 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:29.505250 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:29.506038 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:29.506820 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:29.507603 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:29.507625 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:29.550909 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:30.761163 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:30.761218 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:30.766540 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:30.766567 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:30.771789 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:30.771802 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:30.773985 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:30.773998 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:49:30.774009 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:30.774019 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:30.774395 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:30.774428 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:30.774452 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:30.775762 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:30.825789 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:30.825832 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:30.829357 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:30.880201 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:30.880606 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:30.880637 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:30.880661 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:30.881555 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:30.882551 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:30.883545 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:30.884539 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:30.884674 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:30.934909 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:30.935728 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:30.936534 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:30.937326 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:30.938111 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:30.938132 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:30.981404 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:31.487560 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.487612 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:31.492927 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.492954 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:31.498194 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.498207 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:31.503389 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.503402 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:31.503413 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:31.514063 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:31.524805 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:31.535588 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:31.752182 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.752240 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:31.758408 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.758436 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:31.763689 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.763703 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:31.768872 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:31.768886 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:31.768897 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:31.779543 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:31.790230 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:31.800968 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:32.017838 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:32.017899 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:32.023195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:32.023221 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:32.028481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:32.028495 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:32.033679 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:32.033693 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:32.033704 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:32.044316 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:32.055054 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:32.065818 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:32.483246 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:32.483305 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:32.488624 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:32.488652 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:32.493894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:32.493908 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:32.496090 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:32.496102 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/  0mV
2023-04-13 08:49:32.496112 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:32.496123 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:32.496928 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:32.496951 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:32.496965 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:32.498253 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:32.548553 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:32.548596 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:32.552004 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:32.602811 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:32.603236 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:32.603273 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:32.603296 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:32.604193 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:32.605193 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:32.606193 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:32.607188 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:32.607318 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:32.657416 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:32.658232 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:32.659017 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:32.659800 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:32.660584 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:32.660610 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:32.703833 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:33.210034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:33.210083 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:33.215402 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:33.215429 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:33.220637 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:33.220650 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:33.222828 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:33.222840 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:49:33.222850 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:33.222860 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:33.223231 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:33.223248 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:33.223261 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:33.224553 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:33.274853 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:33.274899 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:33.278413 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:33.329156 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:33.329582 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:33.329618 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:33.329642 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:33.330539 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:33.331533 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:33.332530 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:33.333529 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:33.333656 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:33.383850 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:33.384672 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:33.385463 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:33.386248 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:33.387031 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:33.387052 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:33.430310 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:33.936500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:33.936540 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:33.941832 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:33.941856 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:33.947113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:33.947138 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:33.952335 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:33.952349 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:33.952359 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:33.963004 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:33.973769 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:33.984549 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:34.114668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.114734 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:34.116986 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:34.117002 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:49:34.117012 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:49:34.117023 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:34.117394 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:34.117411 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:34.117424 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:34.118713 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:34.168865 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:34.168910 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:34.172427 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:34.201252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.201286 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:34.206551 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.206577 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:34.211761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.211775 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:34.216966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.216980 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:34.216991 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:34.227598 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:34.238274 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:34.249002 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:34.260639 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:34.261093 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:34.261132 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:34.261157 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:34.262054 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.263049 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.264042 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.265049 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.265185 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:34.315511 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:34.316329 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:34.317119 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:34.317909 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:34.318694 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:34.318715 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:34.362016 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:34.465716 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.465754 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:34.471074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.471101 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:34.476327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.476341 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:34.481535 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.481549 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:34.481559 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:34.492190 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:34.502944 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:34.513711 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:34.730565 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.730618 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:34.735921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.735946 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:34.741190 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.741204 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:34.746380 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.746394 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:34.746403 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:34.746420 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:34.746433 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:34.746446 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:34.746886 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:34.747430 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:34.747989 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:34.748532 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:34.748653 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:34.848829 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:34.868109 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.868142 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:34.873462 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.873488 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:34.878731 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:34.878744 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:34.881957 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:34.881970 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:34.881980 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:34.881990 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:34.882359 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:34.882377 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:34.882389 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:34.883678 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:34.933903 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:34.933948 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:34.937416 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:34.948978 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:34.987908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:34.988331 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:34.988368 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:34.988405 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:34.989306 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.990303 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.991295 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.992288 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:34.992419 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:35.042742 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:35.043565 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:35.044354 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:35.045142 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:35.045930 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:35.045952 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:35.089197 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:35.089669 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.189804 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.290055 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.390215 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.490343 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.595341 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:35.595379 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:35.600696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:35.600741 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:35.605988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:35.606001 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:35.609194 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:35.609208 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:35.609218 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:35.609228 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:35.609622 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.609639 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:35.609655 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:35.609667 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:35.610957 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:35.661199 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:35.661244 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:35.664760 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:35.709990 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.715503 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:35.715926 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:35.715962 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:35.715987 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:35.716888 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:35.717887 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:35.718882 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:35.719876 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:35.720006 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:35.770304 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:35.771126 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:35.771914 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:35.772699 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:35.773488 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:35.773510 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:35.816785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:35.817254 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:35.917421 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.017740 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.118202 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.218349 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.318650 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.418754 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.519030 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.619296 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.719670 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.819877 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:36.819945 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:36.820792 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:36.821217 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:36.821258 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:36.821282 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:36.822616 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:36.872816 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:36.872863 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:36.876271 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:36.926789 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:36.927217 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:36.927255 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:36.927279 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:36.928176 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:36.929175 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:36.930175 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:36.931169 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:36.931300 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:36.981597 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:36.982420 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:36.983210 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:36.983995 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:36.984785 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:36.984811 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:37.028090 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:37.534019 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:37.534065 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:37.539393 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:37.539419 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:37.544698 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:37.544712 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:37.546892 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:37.546904 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:49:37.546914 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:37.546924 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:37.547294 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:37.547312 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:37.547325 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:37.548613 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:37.598853 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:37.598900 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:37.602370 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:37.653093 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:37.653516 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:37.653553 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:37.653596 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:37.654495 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:37.655492 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:37.656486 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:37.657486 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:37.657617 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:37.707870 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:37.708686 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:37.709477 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:37.710263 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:37.711047 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:37.711068 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:37.754264 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:38.260112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.260166 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:38.265484 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.265511 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:38.270758 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.270772 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:38.275951 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.275965 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:38.275976 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:38.286580 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:38.297309 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:38.308074 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:38.524692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.524736 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:38.529984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.530004 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:38.535247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.535261 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:38.540449 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:38.540462 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:38.540473 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:38.551098 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:38.561824 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:38.572581 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:39.391068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:39.391136 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:39.396508 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:39.396526 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:39.401736 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:39.401751 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:39.404948 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:39.404963 DEBUG BF_PORT FSM :0:  4:3: 1e06=900mV/  9mV
2023-04-13 08:49:39.404973 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 900
2023-04-13 08:49:39.404983 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:39.405789 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:39.405809 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:39.405822 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:39.407114 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:39.457208 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:39.457265 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:39.460741 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:39.511294 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:39.511704 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:39.511743 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:39.511767 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:39.512679 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:39.513697 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:39.514701 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:39.515704 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:39.515837 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:39.565993 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:39.566817 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:39.567611 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:39.568409 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:39.569205 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:39.569228 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:39.612100 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:40.118110 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.118157 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:40.123428 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.123444 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:40.128644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.128660 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:40.133897 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.133911 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:40.133922 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:40.144510 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:40.155121 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:40.165758 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:40.382197 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.382233 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:40.387562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.387577 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:40.392775 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.392790 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:40.398001 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.398015 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:40.398027 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:40.408609 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:40.419242 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:40.429898 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:40.646594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.646633 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:40.651907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.651922 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:40.657119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.657134 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:40.662326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.662358 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:40.662379 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:40.672969 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:40.683583 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:40.694206 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:40.910878 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.910920 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:40.916230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.916245 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:40.921439 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.921453 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:40.926652 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:40.926667 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:40.926677 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:40.926693 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:40.926706 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:40.926718 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:40.927159 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:40.927708 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:40.928253 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:40.928803 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:40.928926 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:41.029225 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.129381 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.229713 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.330154 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.430519 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.530674 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.630931 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.731075 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.831448 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:41.931577 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.031645 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.131843 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.232142 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.332452 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.432593 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.532733 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.632993 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.733087 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.833514 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.933671 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:42.933712 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:42.933733 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:42.934128 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:42.934170 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:42.934212 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:42.935559 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:42.985744 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:42.985795 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:42.989284 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:43.039900 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:43.040318 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:43.040354 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:43.040377 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:43.041307 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:43.042318 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:43.043321 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:43.044327 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:43.044463 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:43.094531 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:43.095355 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:43.096150 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:43.096956 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:43.097754 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:43.097778 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:43.140636 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:43.646599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:43.646641 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:43.651886 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:43.651902 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:43.657097 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:43.657112 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:43.662334 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:43.662349 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:43.662360 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:43.672934 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:43.683575 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:43.694212 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:44.512825 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:44.512859 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:44.518103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:44.518123 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:44.523362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:44.523377 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:44.526579 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:44.526594 DEBUG BF_PORT FSM :0:  4:3: 1e06=900mV/ 19mV
2023-04-13 08:49:44.526604 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 900
2023-04-13 08:49:44.526614 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:44.527006 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:44.527027 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:44.527040 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:44.528336 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:44.578385 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:44.578434 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:44.581948 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:44.632675 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:44.633082 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:44.633116 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:44.633140 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:44.634038 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:44.635051 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:44.636058 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:44.637059 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:44.637198 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:44.687308 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:44.688135 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:44.688956 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:44.689754 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:44.690548 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:44.690571 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:44.733410 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:45.243147 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:45.243210 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:45.248518 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:45.248536 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:45.253728 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:45.253749 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:45.258947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:45.258962 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:45.258974 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:45.269601 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:45.280238 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:45.290883 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:46.351938 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    <timeout>
2023-04-13 08:49:46.352005 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:46.352436 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:46.352481 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:46.352507 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:46.355687 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:46.405980 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:46.406027 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:46.409548 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:46.460151 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:46.460556 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:46.460589 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:46.460614 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:46.461510 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:46.462508 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:46.463504 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:46.464512 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:46.464653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:46.514716 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:46.515531 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:46.516317 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:46.517112 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:46.517899 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:46.517921 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:46.561176 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:47.067324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:47.067376 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:47.072715 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:47.072743 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:47.077992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:47.078005 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:47.083202 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:47.083215 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:47.083226 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:47.093883 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:47.104637 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:47.115422 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:48.134586 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:48.134635 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:48.137869 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:48.137899 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 19mV
2023-04-13 08:49:48.137920 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-13 08:49:48.137950 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:48.138761 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:48.138783 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:48.138798 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:48.140100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:48.190355 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:48.190408 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:48.193942 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:48.244745 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:48.245170 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:48.245207 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:48.245231 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:48.246130 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.247127 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.248125 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.249125 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.249262 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:48.299515 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:48.300349 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:48.301145 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:48.301937 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:48.302722 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:48.302763 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:48.346068 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:48.852086 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:48.852135 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:48.857457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:48.857487 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:48.862739 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:48.862757 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:48.865971 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:49:48.865985 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:49:48.865995 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:49:48.866005 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:48.866378 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:48.866396 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:48.866409 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:48.867697 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:48.917811 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:48.917859 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:48.921396 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:48.972038 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:48.972436 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:48.972475 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:48.972499 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:48.973401 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.974414 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.975422 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.976430 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:48.976572 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:49.026681 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:49.027520 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:49.028309 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:49.029118 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:49.029909 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:49.029930 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:49.073204 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:49.579104 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:49.579150 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:49.584469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:49.584499 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:49.589784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:49.589802 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:49.592012 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:49.592034 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 40mV
2023-04-13 08:49:49.592054 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:49:49.592074 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:49.592461 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:49.592482 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:49.592506 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:49.593797 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:49.643901 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:49.643951 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:49.647474 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:49.698138 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:49.698564 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:49.698601 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:49.698625 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:49.699523 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:49.700524 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:49.701526 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:49.702521 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:49.702651 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:49.752931 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:49.753752 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:49.754539 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:49.755324 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:49.756107 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:49.756128 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:49.799471 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:49.957585 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:49.957622 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:49.962898 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:49.962921 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:49.968173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:49.968188 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:49.970385 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:49.970399 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:49:49.970409 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:49.970419 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:49.970789 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:49.970807 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:49.970819 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:49.972110 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:50.022351 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:50.022411 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:50.025838 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:50.076555 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:50.076983 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:50.077019 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:50.077044 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:50.077941 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:50.078938 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:50.079932 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:50.080942 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:50.081097 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:50.131343 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:50.132162 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:50.132957 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:50.133748 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:50.134532 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:50.134553 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:50.177746 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:50.305373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.305421 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.310733 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.310760 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.316011 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.316025 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.321221 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.321249 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.321283 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:50.331888 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:50.342609 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:50.353393 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:50.683913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.683950 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.689174 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.689192 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.694400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.694416 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.699606 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.699620 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:50.699632 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:50.710284 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:50.720963 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:50.731739 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:50.948571 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.948615 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:50.953855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.953879 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:50.959121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.959137 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:50.964333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:50.964349 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:50.964360 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:50.975000 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:50.985730 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:50.996530 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:51.213122 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.213183 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:51.218480 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.218506 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:51.223775 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.223789 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:51.228983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.228999 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:51.229010 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:51.239629 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:51.250332 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:51.261069 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:51.477710 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.477764 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:49:51.483066 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.483091 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:49:51.488340 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.488354 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:49:51.493533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:51.493547 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:49:51.493557 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:51.493573 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:51.493586 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:49:51.493599 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:49:51.494039 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:51.494584 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:51.495125 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:51.495666 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:49:51.495785 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:51.595932 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:51.696324 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:51.796653 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:51.896826 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:51.997039 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.097277 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.197377 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.297765 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.397997 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.498386 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.598557 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.698775 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.799063 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.899366 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:52.999471 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:53.099539 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:53.199888 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:53.300285 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:53.400659 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:53.501106 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:53.501150 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:49:53.501171 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:53.501586 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:53.501628 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:53.501653 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:53.502987 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:53.553157 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:53.553204 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:53.556686 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:53.607473 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:53.607884 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:53.607917 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:53.607941 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:53.608846 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:53.609871 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:53.610880 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:53.611885 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:53.612019 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:53.662214 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:53.663041 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:53.663838 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:53.664635 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:53.665438 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:53.665461 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:53.708330 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:56.523670 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:56.523749 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:56.525980 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:56.525997 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 19mV
2023-04-13 08:49:56.526008 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:49:56.526019 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:56.526412 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:56.526432 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:49:56.526445 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:56.527736 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:56.578102 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:56.578149 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:49:56.581616 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:56.632309 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:56.632744 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:56.632787 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:49:56.632813 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:49:56.633710 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:56.634708 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:56.635705 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:56.636701 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:56.636837 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:56.687200 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:56.688025 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:56.688836 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:56.689649 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:56.690435 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:56.690456 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:56.733710 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:57.239563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:57.239613 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:57.244884 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:57.244899 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:57.250099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:57.250112 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:57.255286 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:57.255300 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:57.255311 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:57.265976 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:57.276762 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:57.287540 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:49:57.905219 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:57.905279 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:57.910503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:57.910518 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:57.915697 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:57.915710 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:57.921947 DEBUG BF_PORT Upper eye edge: +/- 240 mV (ht=480mV)
2023-04-13 08:49:57.921962 DEBUG BF_PORT FSM :0: 12:3: 1e06=480mV/ 19mV
2023-04-13 08:49:57.921972 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:57.932641 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:57.943399 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:58.160040 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.160101 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:49:58.165387 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.165413 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-13 08:49:58.170671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.170685 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-13 08:49:58.177005 DEBUG BF_PORT Upper eye edge: +/- 420 mV (ht=840mV)
2023-04-13 08:49:58.177019 DEBUG BF_PORT FSM :0: 12:3: 1e06=840mV/ 19mV
2023-04-13 08:49:58.177029 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:49:58.187678 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:49:58.198408 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:49:58.415150 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.415195 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-13 08:49:58.420445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.420466 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-13 08:49:58.425705 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.425718 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-13 08:49:58.441466 DEBUG BF_PORT Upper eye edge: +/- 240 mV (ht=480mV)
2023-04-13 08:49:58.441480 DEBUG BF_PORT FSM :0: 12:3: 1e06=480mV/ 19mV
2023-04-13 08:49:58.441490 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:49:58.441507 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-13 08:49:58.441519 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-13 08:49:58.441531 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-13 08:49:58.441971 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:49:58.442514 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:49:58.443054 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:49:58.443594 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:49:58.443724 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:49:58.543964 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:58.644134 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:58.650692 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.650724 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:58.656036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.656050 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:58.661231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:58.661244 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:58.663420 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:49:58.663432 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:49:58.663442 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:49:58.663452 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:49:58.663821 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:58.663838 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:49:58.663850 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:58.665146 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:49:58.715445 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:49:58.715491 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:49:58.718968 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:49:58.744366 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:58.769556 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:49:58.769978 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:49:58.770014 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:49:58.770038 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:49:58.770933 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:58.771929 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:58.772943 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:58.773944 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:49:58.774075 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:49:58.824428 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:49:58.825240 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:58.826028 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:58.826813 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:49:58.827598 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:49:58.827619 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:49:58.870919 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:49:58.871385 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:58.971648 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.071736 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.171902 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.272075 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.376813 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.376857 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:49:59.382151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.382193 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:49:59.387460 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.387474 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:49:59.392672 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.392687 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:49:59.392697 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:59.403311 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:59.414024 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:59.424804 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:59.436002 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.536222 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.641420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.641448 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:49:59.646710 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.646732 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:49:59.651958 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.651972 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:49:59.657154 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.657168 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:49:59.657179 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:59.667801 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:59.678555 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:59.689328 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:59.700505 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.800715 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:49:59.906106 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.906141 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:49:59.911433 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.911456 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:49:59.916719 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.916735 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:49:59.921915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:49:59.921928 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:49:59.921939 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:49:59.932591 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:49:59.943374 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:49:59.954108 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:49:59.965261 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.065530 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.170653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:00.170687 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:50:00.175981 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:00.176004 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:50:00.181256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:00.181270 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:50:00.186464 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:00.186477 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:50:00.186487 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:50:00.186504 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:50:00.186517 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:50:00.186529 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:50:00.186971 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:00.187515 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:00.188070 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:00.188615 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:00.188736 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:50:00.189115 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.288989 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.289430 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.389408 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.389846 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.489702 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.490139 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.589970 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.590411 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.690128 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.690565 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.690598 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:50:00.690619 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:00.691031 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:00.691070 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:00.691094 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:00.692428 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:00.742509 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:00.742560 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:00.746037 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:00.790430 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.796735 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:00.797160 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:00.797196 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:00.797221 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:00.798116 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:00.799110 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:00.800104 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:00.801104 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:00.801236 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:00.851267 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:00.852082 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:00.852872 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:00.853663 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:00.854449 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:00.854470 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:00.897761 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:00.898235 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:00.998575 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.098952 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.199358 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.299521 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.403719 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:01.403756 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:01.409075 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:01.409101 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:01.414345 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:01.414359 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:01.417566 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:01.417579 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:50:01.417589 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:50:01.417599 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:01.417985 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.418016 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:01.418043 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:01.418066 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:01.419374 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:01.469596 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:01.469642 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:01.473167 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:01.518367 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.523861 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:01.524282 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:01.524319 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:01.524343 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:01.525241 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:01.526242 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:01.527235 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:01.528228 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:01.528358 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:01.578565 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:01.579380 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:01.580170 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:01.580957 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:01.581751 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:01.581775 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:01.624996 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:01.625467 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.725798 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.825978 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:01.926081 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:02.026222 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:02.130898 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.130932 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.136241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.136267 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.141515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.141529 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.144718 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:02.144732 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:50:02.144742 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:50:02.144752 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:02.145128 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:02.145145 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:02.145161 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:02.145173 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:02.146461 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:02.196640 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:02.196683 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:02.200154 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:02.245210 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:02.245247 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:50:02.245267 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:02.245676 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:02.245714 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:02.245738 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:02.247068 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:02.250989 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:02.251410 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:02.251446 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:02.251470 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:02.252364 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.253374 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.254373 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.255367 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.255497 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:02.297194 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:02.297240 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:02.300699 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:02.305716 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:02.306530 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:02.307317 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:02.308101 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:02.308882 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:02.308897 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:02.352186 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:02.353072 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:02.353497 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:02.353534 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:02.353578 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:02.354476 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.355471 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.356465 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.357464 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:02.357594 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:02.407899 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:02.408733 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:02.409524 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:02.410310 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:02.411093 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:02.411115 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:02.454334 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:02.858048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.858078 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.860269 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:02.860283 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-13 08:50:02.860294 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-13 08:50:02.860306 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:02.860681 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:02.860703 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:02.860717 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:02.862010 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:02.912271 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:02.912317 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:02.915793 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:02.960298 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.960332 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.965635 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.965649 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.970838 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.970851 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.976027 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:02.976058 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:02.976069 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:02.986716 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:02.997479 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:03.008264 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:03.019899 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:03.020351 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:03.020408 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:03.020438 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:03.021337 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.022336 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.023331 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.024326 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.024457 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:03.074740 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:03.075563 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:03.076351 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:03.077138 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:03.077926 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:03.077948 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:03.121177 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:03.627208 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:03.627266 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:03.632588 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:03.632605 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:03.637793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:03.637808 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:03.640014 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:03.640027 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 40mV
2023-04-13 08:50:03.640037 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:50:03.640047 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:03.640403 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:03.640425 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:03.640438 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:03.641729 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:03.691834 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:03.691888 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:03.695428 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:03.746165 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:03.746585 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:03.746624 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:03.746648 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:03.747544 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.748549 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.749560 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.750559 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:03.750692 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:03.800888 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:03.801713 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:03.802505 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:03.803292 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:03.804080 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:03.804104 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:03.847423 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:04.353339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:04.353385 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:04.358617 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:04.358634 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:04.363834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:04.363848 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:04.367054 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:04.367069 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:50:04.367079 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:50:04.367089 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:04.367463 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:04.367481 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:04.367494 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:04.368781 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:04.419129 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:04.419178 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:04.422700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:04.473263 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:04.473691 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:04.473727 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:04.473751 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:04.474647 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:04.475644 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:04.476638 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:04.477636 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:04.477766 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:04.528163 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:04.529002 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:04.529796 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:04.530581 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:04.531364 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:04.531385 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:04.574655 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:05.080796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:05.080849 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:05.086167 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:05.086195 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:05.091434 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:05.091447 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:05.096646 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:05.096660 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:05.096671 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:50:05.107282 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:50:05.118028 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:50:05.128808 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:50:05.546093 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:05.546152 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:05.551476 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:05.551503 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:05.556745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:05.556759 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:05.558936 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:05.558948 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 19mV
2023-04-13 08:50:05.558959 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:50:05.558969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:05.559361 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:05.559395 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:05.559418 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:05.560731 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:05.611121 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:05.611171 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:05.614641 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:05.665320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:05.665748 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:05.665784 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:05.665808 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:05.666706 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:05.667703 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:05.668699 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:05.669691 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:05.669817 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:05.719897 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:05.720731 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:05.721527 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:05.722311 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:05.723096 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:05.723118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:05.766318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:06.272271 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:06.272326 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:06.277646 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:06.277674 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:06.282839 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:06.282853 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:06.288032 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:06.288045 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:06.288056 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:50:06.298697 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:50:06.309454 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:50:06.320223 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:50:06.737457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:06.737516 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:06.742832 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:06.742859 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:06.748089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:06.748103 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:06.751294 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:06.751307 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-13 08:50:06.751317 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:50:06.751328 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:06.751700 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:06.751718 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:06.751731 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:06.753019 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:06.803351 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:06.803397 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:06.806858 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:06.857358 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:06.857787 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:06.857824 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:06.857848 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:06.858745 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:06.859741 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:06.860737 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:06.861728 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:06.861855 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:06.912104 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:06.912925 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:06.913716 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:06.914500 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:06.915284 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:06.915305 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:06.958588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:07.464401 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:07.464441 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:07.469689 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:07.469710 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:07.474944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:07.474958 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:07.477159 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:07.477173 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 40mV
2023-04-13 08:50:07.477183 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:50:07.477193 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:07.477994 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:07.478012 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:07.478024 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:07.479313 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:07.529582 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:07.529630 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:07.533147 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:07.583977 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:07.584407 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:07.584445 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:07.584469 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:07.585366 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.586362 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.587357 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.588351 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.588482 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:07.638879 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:07.639698 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:07.640488 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:07.641279 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:07.642062 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:07.642084 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:07.685306 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:07.691512 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:07.691548 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:07.696835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:07.696864 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:07.702073 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:07.702086 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:07.704264 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:07.704276 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:50:07.704286 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:50:07.704296 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:07.704671 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:07.704707 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:07.704730 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:07.706042 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:07.756306 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:07.756355 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:07.759769 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:07.810606 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:07.811036 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:07.811074 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:07.811098 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:07.811993 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.813000 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.813999 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.814993 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:07.815123 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:07.865428 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:07.866249 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:07.867039 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:07.867822 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:07.868620 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:07.868646 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:07.911934 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:08.191354 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.191406 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.196707 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.196722 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.201901 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.201915 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.204107 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:08.204120 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 40mV
2023-04-13 08:50:08.204131 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:50:08.204141 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:08.204511 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:08.204532 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:08.204545 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:08.205832 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:08.256174 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:08.256220 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:08.259740 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:08.310413 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:08.310862 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:08.310899 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:08.310923 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:08.311820 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:08.312836 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:08.313836 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:08.314828 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:08.314958 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:08.365022 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:08.365839 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:08.366626 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:08.367410 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:08.368194 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:08.368215 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:08.411517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:08.418108 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.418144 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.423453 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.423467 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.428656 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.428670 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.433835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.433849 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.433861 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:08.444517 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:08.455288 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:08.466048 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:08.883486 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.883546 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:08.888815 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.888830 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:08.894039 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.894053 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:08.896234 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:08.896246 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:50:08.896256 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:50:08.896266 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:08.896653 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:08.896675 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:08.896688 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:08.897977 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:08.917458 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.917486 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.922686 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.922700 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.927863 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:08.927877 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:08.931069 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:08.931083 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:50:08.931093 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:50:08.931103 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:08.931472 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:08.931489 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:08.931501 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:08.932788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:08.948172 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:08.948217 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:08.951698 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:08.982836 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:08.982879 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:08.986394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:09.002281 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:09.002716 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:09.002753 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:09.002778 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:09.003674 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.004673 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.005672 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.006667 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.006797 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:09.037249 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:09.037675 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:09.037711 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:09.037734 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:09.038628 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.039623 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.040621 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.041622 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:09.041752 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:09.057025 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:09.057840 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:09.058627 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:09.059413 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:09.060215 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:09.060237 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:09.103511 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:09.103970 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:09.104794 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:09.105589 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:09.106376 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:09.107162 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:09.107183 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:09.150415 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:09.609480 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.609511 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:09.614763 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.614783 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:09.620032 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.620046 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:09.625246 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.625260 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:09.625271 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:09.635933 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:09.646700 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:09.657476 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:09.874146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.874191 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:09.879436 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.879457 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:09.884703 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.890916 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:09.896151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:09.896171 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:50:09.896188 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:09.906832 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:09.917597 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:09.928402 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:10.145274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.145343 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:50:10.150629 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.150645 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:50:10.155829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.155844 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:50:10.161025 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.161040 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:50:10.161052 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:10.171671 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:10.182384 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:10.193124 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:10.409771 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.409832 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:50:10.415128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.415144 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:50:10.420325 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.420339 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:50:10.425550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:10.425566 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:50:10.425576 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:50:10.425593 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:50:10.425606 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:50:10.425619 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:50:10.426060 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:10.426612 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:10.427154 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:10.427695 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:10.427813 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:50:10.527910 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:10.628158 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:10.728269 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:10.828436 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:10.928816 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.029196 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.129421 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.229596 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.329885 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.430123 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.530519 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.630763 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.731106 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.831441 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:11.931765 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:12.032138 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:12.132218 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:12.232433 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:12.332823 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:12.432915 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:12.432956 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:50:12.432978 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:12.433393 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:12.433432 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:12.433456 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:12.434792 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:12.485092 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:12.485139 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:12.488564 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:12.539356 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:12.539781 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:12.539818 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:12.539860 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:12.540758 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:12.541761 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:12.542754 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:12.543748 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:12.543878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:12.593930 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:12.594748 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:12.595536 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:12.596318 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:12.597112 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:12.597138 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:12.640470 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:15.452010 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:15.452084 DEBUG BF_PORT FSM :0: 12:0: 1e06=1100mV/ 40mV
2023-04-13 08:50:15.452109 DEBUG BF_PORT FSM :0: 12:0: Invalid eye height: 1100
2023-04-13 08:50:15.452140 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:15.452533 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:15.452574 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:15.452601 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:15.453959 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:15.504230 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:15.504285 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:15.507829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:15.558336 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:15.558745 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:15.558777 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:15.558801 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:15.559705 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:15.560736 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:15.561751 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:15.562756 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:15.562889 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:15.613066 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:15.613892 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:15.614688 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:15.615480 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:15.616271 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:15.616295 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:15.659141 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:17.360072 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:17.360129 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:17.365462 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:17.365478 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:17.370677 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:17.370707 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:17.372895 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:17.372911 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:50:17.372921 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:50:17.372931 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:17.373756 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:17.373775 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:17.373788 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:17.375081 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:17.425376 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:17.425426 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:17.428803 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:17.479414 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:17.479820 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:17.479853 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:17.479877 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:17.480792 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:17.481807 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:17.482811 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:17.483813 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:17.483946 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:17.534229 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:17.535054 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:17.535848 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:17.536642 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:17.537444 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:17.537467 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:17.580377 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:18.086600 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:18.086649 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:18.091865 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:18.091882 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:18.097085 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:18.097101 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:18.099289 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:18.099302 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-13 08:50:18.099312 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:50:18.099322 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:18.099693 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:18.099711 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:18.099723 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:18.101027 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:18.151155 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:18.151204 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:18.154635 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:18.205472 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:18.205898 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:18.205932 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:18.205956 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:18.206854 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:18.207871 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:18.208894 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:18.209904 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:18.210037 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:18.260168 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:18.261014 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:18.261815 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:18.262610 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:18.263399 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:18.263430 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:18.306236 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:18.812382 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:18.812441 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:18.817693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:18.817709 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:18.822904 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:18.822919 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:18.828112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:18.828126 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:18.828138 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:18.838722 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:18.849338 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:18.859981 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:19.277012 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:19.277061 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:19.282335 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:19.282351 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:19.287544 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:19.287559 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:19.289743 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:19.289762 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 19mV
2023-04-13 08:50:19.289772 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:50:19.289782 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:19.290153 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:19.290171 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:19.290183 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:19.291476 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:19.341517 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:19.341567 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:19.345125 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:19.395768 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:19.396181 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:19.396219 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:19.396243 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:19.397145 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:19.398184 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:19.399190 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:19.400193 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:19.400326 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:19.450424 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:19.451249 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:19.452044 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:19.452854 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:19.453656 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:19.453679 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:19.496547 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:20.002714 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.002763 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:20.007994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.008011 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:20.013239 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.013261 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:20.018460 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.018475 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:20.018486 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:20.029072 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:20.039723 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:20.050368 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:20.266818 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.266845 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:20.272090 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.272109 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:20.277357 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.277372 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:20.282569 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.282583 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:50:20.282595 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:20.293174 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:20.303791 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:20.314408 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:20.932834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.932878 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:50:20.938247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.938267 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:50:20.943463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:20.943485 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:50:20.946691 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:20.946705 DEBUG BF_PORT FSM :0:  4:3: 1e06=900mV/  9mV
2023-04-13 08:50:20.946719 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 900
2023-04-13 08:50:20.946734 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:20.947106 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:20.947124 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:20.947136 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:20.948429 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:20.998650 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:20.998719 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:21.002213 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:21.052736 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:21.053161 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:21.053198 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:21.053222 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:21.054119 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.055120 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.056123 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.057125 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.057262 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:21.107642 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:21.108460 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:21.109253 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:21.110037 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:21.110820 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:21.110841 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:21.154142 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:21.196099 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:21.196138 DEBUG BF_PORT FSM :0: 12:0: 1e06=1100mV/ 40mV
2023-04-13 08:50:21.196159 DEBUG BF_PORT FSM :0: 12:0: Invalid eye height: 1100
2023-04-13 08:50:21.196179 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:21.196571 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:21.196610 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:21.196634 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:21.197969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:21.248350 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:21.248413 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:21.251937 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:21.302771 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:21.303196 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:21.303234 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:21.303258 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:21.304155 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.305160 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.306161 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.307158 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:21.307289 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:21.357433 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:21.358253 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:21.359043 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:21.359827 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:21.360625 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:21.360648 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:21.403947 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:21.660280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.660321 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.665655 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.665682 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.670837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.670851 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.676033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.676047 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.676057 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:21.686692 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:21.697437 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:21.708215 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:21.909831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.909884 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.915175 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.915200 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.920449 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.920463 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.925663 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.925677 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:21.925688 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:50:21.936324 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:50:21.947072 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:50:21.957874 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-13 08:50:21.974809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.974849 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:21.980063 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.980080 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:21.985297 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.985312 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:21.990506 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:21.990531 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:50:21.990567 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:22.001184 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:22.011938 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:22.022705 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:22.239237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.239282 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:50:22.244528 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.244548 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:50:22.249792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.249807 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:50:22.254986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.255000 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-13 08:50:22.255011 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:22.265648 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:22.276285 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:22.287055 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:22.375259 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.375319 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:22.380550 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.380565 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:22.385742 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.385756 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:22.387932 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:22.387955 DEBUG BF_PORT FSM :0: 12:3: 1e06=1100mV/ 19mV
2023-04-13 08:50:22.387966 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 1100
2023-04-13 08:50:22.387976 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:22.388347 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:22.388367 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:22.388380 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:22.389687 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:22.439797 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:22.439842 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:22.443362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:22.494140 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:22.494566 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:22.494604 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:22.494627 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:22.495525 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:22.496526 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:22.497527 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:22.498527 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:22.498660 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:22.504740 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.504759 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-13 08:50:22.509944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.509958 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-13 08:50:22.515146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.515159 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-13 08:50:22.520339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:22.520353 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-13 08:50:22.520363 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:50:22.520378 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-13 08:50:22.520395 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-13 08:50:22.520409 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-13 08:50:22.520848 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:22.521391 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:22.521932 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:22.522473 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-13 08:50:22.522591 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:50:22.548934 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:22.549742 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:22.550527 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:22.551310 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:22.552093 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:22.552114 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:22.595396 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:22.622766 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:22.723130 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:22.823523 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:22.923810 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.024110 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.101616 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.101660 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:23.106971 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.106987 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:23.112183 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.112197 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:23.122674 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-13 08:50:23.122690 DEBUG BF_PORT FSM :0: 12:3: 1e06=400mV/ 40mV
2023-04-13 08:50:23.122701 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:50:23.133341 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:50:23.144064 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:50:23.155250 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.255657 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.360734 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.360769 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:23.366071 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.366097 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:23.371341 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.371355 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:23.375583 DEBUG BF_PORT Upper eye edge: +/- 350 mV (ht=700mV)
2023-04-13 08:50:23.375598 DEBUG BF_PORT FSM :0: 12:3: 1e06=700mV/ 40mV
2023-04-13 08:50:23.375609 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:50:23.386262 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:50:23.396949 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:50:23.408095 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.508291 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.613469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.613503 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  9mV
2023-04-13 08:50:23.618843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.618876 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  9mV
2023-04-13 08:50:23.624172 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.624186 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  9mV
2023-04-13 08:50:23.628458 DEBUG BF_PORT Upper eye edge: +/- 440 mV (ht=880mV)
2023-04-13 08:50:23.628473 DEBUG BF_PORT FSM :0: 12:3: 1e06=880mV/ 40mV
2023-04-13 08:50:23.628484 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-13 08:50:23.639100 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-13 08:50:23.649871 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-13 08:50:23.661005 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.761150 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.866627 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.866657 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/  0mV
2023-04-13 08:50:23.871888 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.871907 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/  0mV
2023-04-13 08:50:23.877129 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:23.877144 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/  0mV
2023-04-13 08:50:23.881354 DEBUG BF_PORT Upper eye edge: +/- 350 mV (ht=700mV)
2023-04-13 08:50:23.881368 DEBUG BF_PORT FSM :0: 12:3: 1e06=700mV/ 40mV
2023-04-13 08:50:23.881379 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-13 08:50:23.881395 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-13 08:50:23.881408 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-13 08:50:23.881420 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-13 08:50:23.881872 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:50:23.882418 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:50:23.882962 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:50:23.883504 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-13 08:50:23.883624 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-13 08:50:23.884002 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.984014 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:23.984452 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.084403 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.084838 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.184537 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.184975 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.284707 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.285126 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.385072 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.385510 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.485191 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.485611 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.585264 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.585699 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.685680 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.686100 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.686129 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:50:24.686150 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:24.686565 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:24.686610 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:24.686634 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:24.687978 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:24.738049 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:24.738096 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:24.741464 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:24.785936 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.792122 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:24.792527 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:24.792559 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:24.792583 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:24.793487 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:24.794497 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:24.795495 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:24.796516 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:24.796656 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:24.846799 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:24.847625 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:24.848440 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:24.849239 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:24.850029 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:24.850050 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:24.893261 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:24.893711 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:24.993973 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.094088 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.194320 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.294520 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.399229 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.399267 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:25.404561 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.404577 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:25.409761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.409775 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:25.414961 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.414976 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:25.414987 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:25.425634 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:25.436403 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:25.447126 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:25.458298 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.558460 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.664026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.664064 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:25.669373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.669389 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:25.674598 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.674612 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:25.679806 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:25.679821 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:50:25.679833 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:25.690479 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:25.701220 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:25.711995 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:25.723150 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.823527 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:25.923746 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:26.024030 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-13 08:50:26.024095 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-13 08:50:26.024960 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:26.025409 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:26.025451 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:26.025475 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:26.026839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:26.076888 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:26.076939 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:26.080421 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:26.129270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.129305 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:50:26.134582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.134597 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:50:26.139792 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.139805 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:50:26.141986 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:26.142001 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/  9mV
2023-04-13 08:50:26.142011 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:50:26.142021 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:26.142820 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:26.142835 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:26.142849 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:26.142862 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:26.144149 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:26.144521 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:26.144538 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:26.144550 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:26.145415 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.146383 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.147352 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.148319 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.148438 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:26.194320 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:26.194369 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:26.197844 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:26.198632 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:26.199451 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.200246 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.201036 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:26.201829 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.201852 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:26.244986 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:26.248540 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:26.248970 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:26.249008 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:26.249032 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:26.249934 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.250936 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.251937 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.252958 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.253088 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:26.303233 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:26.304056 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.304902 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:26.305701 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:26.306490 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.306513 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:26.349745 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:26.750832 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.750870 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:26.756172 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.756197 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:26.761480 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.761496 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:26.764693 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:26.764708 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-13 08:50:26.764718 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-13 08:50:26.764729 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:26.765102 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:26.765119 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:26.765132 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:26.766423 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:26.816812 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:26.816864 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:26.820338 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:26.855649 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.855682 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:26.861009 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.861036 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-13 08:50:26.866290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.866304 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-13 08:50:26.871490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:26.871504 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-13 08:50:26.871516 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:26.882164 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:26.892906 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:26.903628 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:26.915219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:26.915676 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:26.915715 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:26.915740 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:26.916643 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.917651 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.918652 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.919649 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:26.919781 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:26.969824 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:26.970655 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.971449 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:26.972241 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.973032 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:26.973078 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:27.016367 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:27.120233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.120275 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-13 08:50:27.125514 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.125530 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-13 08:50:27.130718 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.130733 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-13 08:50:27.135919 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.135933 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-13 08:50:27.135945 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-13 08:50:27.146551 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-13 08:50:27.157238 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-13 08:50:27.168027 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-13 08:50:27.585552 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.585612 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-13 08:50:27.590866 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.590883 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-13 08:50:27.596082 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.596097 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-13 08:50:27.598279 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-13 08:50:27.598293 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/  9mV
2023-04-13 08:50:27.598303 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-13 08:50:27.598313 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:27.598685 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:27.598703 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-13 08:50:27.598716 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:27.600006 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:27.650153 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:27.650201 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-13 08:50:27.653625 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:27.704270 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:27.704684 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:27.704721 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-13 08:50:27.704745 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-13 08:50:27.705647 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:27.706653 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:27.707654 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:27.708657 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:27.708790 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-13 08:50:27.759176 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-13 08:50:27.759994 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-13 08:50:27.760790 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:27.761584 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:27.762374 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-13 08:50:27.762397 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-13 08:50:27.805640 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-13 08:50:27.923635 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-13 08:50:27.923692 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-13 08:50:27.926945 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-13 08:50:27.926971 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-13 08:50:27.926989 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-13 08:50:27.927007 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-13 08:50:27.927406 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:27.927436 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-13 08:50:27.927457 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:27.928786 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-13 08:50:27.979040 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-13 08:50:27.979090 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-13 08:50:27.982655 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-13 08:50:28.033246 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-13 08:50:28.033685 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-13 08:50:28.033723 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-13 08:50:28.033747 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-13 08:50:28.034647 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:28.035649 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:28.036650 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:28.037654 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-13 08:50:28.037783 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
