// Seed: 2406383816
module module_0 (
    output wire id_0
    , id_4,
    input  tri  id_1,
    output tri1 id_2
);
  assign id_4 = id_4;
  logic id_5, id_6, id_7;
  parameter id_8 = 1, id_9 = id_9, id_10 = 1, id_11 = id_9;
  assign id_6[1] = (id_1 - id_1);
  logic id_12;
  ;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri0  id_3
);
  assign id_0 = id_1 == 1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic id_5;
endmodule
