ISim log file
Running: C:\.Xilinx\verilogmod\and_gate_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/.Xilinx/verilogmod/and_gate_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /and_gate/a 1 -radix bin
# isim force add /and_gate/b 0 -radix bin
# run all
# isim force add /and_gate/a 1 -radix bin
# isim force add /and_gate/a 1 -radix bin
# isim force add /and_gate/b 1 -radix bin
# isim force add /and_gate/b 1 -radix bin
# run 1.00us
# run 1.00us
# run 1.00us
# isim force add /and_gate/b 0 -radix bin
# isim force add /and_gate/b 0 -radix bin
# run 1.00us
# run 1.00us
