

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_72_1'
================================================================
* Date:           Wed Jul  5 10:01:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.028 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     6292|     6365|  25.341 us|  25.635 us|  6068|  6141|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                           |                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |          Instance         |         Module         |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +---------------------------+------------------------+---------+---------+-----------+-----------+------+------+----------+
        |VITIS_LOOP_75_2_proc_U0    |VITIS_LOOP_75_2_proc    |      223|      223|   0.892 us|   0.892 us|   223|   223|        no|
        |VITIS_LOOP_82_4_proc_U0    |VITIS_LOOP_82_4_proc    |      223|      223|   0.892 us|   0.892 us|   223|   223|        no|
        |VITIS_LOOP_92_6_proc_U0    |VITIS_LOOP_92_6_proc    |       75|       75|   0.300 us|   0.300 us|    75|    75|        no|
        |VITIS_LOOP_100_8_proc_U0   |VITIS_LOOP_100_8_proc   |       75|       75|   0.300 us|   0.300 us|    75|    75|        no|
        |myproject_U0               |myproject               |     6067|     6140|  24.268 us|  24.560 us|  6068|  6141|  dataflow|
        |VITIS_LOOP_120_10_proc_U0  |VITIS_LOOP_120_10_proc  |       75|       75|   0.300 us|   0.300 us|    75|    75|        no|
        |entry_proc_U0              |entry_proc              |        0|        0|       0 ns|       0 ns|     0|     0|        no|
        |VITIS_LOOP_129_12_proc_U0  |VITIS_LOOP_129_12_proc  |      150|      150|   0.600 us|   0.600 us|   150|   150|        no|
        +---------------------------+------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|     2093|    11299|    -|
|Instance             |      344|   195|   154379|   209095|    0|
|Memory               |       24|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      368|   195|   156475|   220437|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       27|     6|       18|       50|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        9|     2|        6|       16|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-----+-------+--------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +---------------------------+------------------------+---------+-----+-------+--------+-----+
    |VITIS_LOOP_100_8_proc_U0   |VITIS_LOOP_100_8_proc   |        0|    0|     10|     644|    0|
    |VITIS_LOOP_120_10_proc_U0  |VITIS_LOOP_120_10_proc  |        0|    0|     17|     734|    0|
    |VITIS_LOOP_129_12_proc_U0  |VITIS_LOOP_129_12_proc  |        0|    1|    803|     688|    0|
    |VITIS_LOOP_75_2_proc_U0    |VITIS_LOOP_75_2_proc    |        0|    1|  38218|    2538|    0|
    |VITIS_LOOP_82_4_proc_U0    |VITIS_LOOP_82_4_proc    |        0|    1|  38218|    2529|    0|
    |VITIS_LOOP_92_6_proc_U0    |VITIS_LOOP_92_6_proc    |        0|    0|     11|     707|    0|
    |entry_proc_U0              |entry_proc              |        0|    0|      2|      20|    0|
    |myproject_U0               |myproject               |      344|  192|  77100|  201235|    0|
    +---------------------------+------------------------+---------+-----+-------+--------+-----+
    |Total                      |                        |      344|  195| 154379|  209095|    0|
    +---------------------------+------------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                          Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_buf1_V_U  |dataflow_in_loop_VITIS_LOOP_72_1_in_buf1_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|    73|  560|     1|        40880|
    |in_buf2_V_U  |dataflow_in_loop_VITIS_LOOP_72_1_in_buf2_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|    73|  512|     1|        37376|
    |out_buf_V_U  |dataflow_in_loop_VITIS_LOOP_72_1_out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|    73|  592|     1|        43216|
    +-------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                          |       24|  0|   0|    0|   219| 1664|     3|       121472|
    +-------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |in_stream1_03_U     |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1019_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_110_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1120_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1221_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1322_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1423_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1524_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1625_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1726_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1827_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_1928_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2029_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_211_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2130_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2231_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2332_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2433_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2534_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2635_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2736_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2837_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_2938_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3039_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_312_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3140_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3241_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3342_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3443_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3544_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3645_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3746_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3847_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_3948_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4049_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_413_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4150_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4251_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4352_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4453_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4554_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4655_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4756_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4857_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_4958_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5059_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_514_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5160_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5261_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5362_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5463_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5564_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5665_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5766_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5867_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_5968_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6069_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_615_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6170_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6271_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6372_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6473_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6574_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6675_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6776_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6877_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_6978_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_716_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_817_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream1_918_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_079_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1089_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1190_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1291_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1392_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1493_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1594_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1695_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1796_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_180_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1897_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_1998_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_2099_U   |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_21100_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_22101_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_23102_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_24103_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_25104_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_26105_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_27106_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_28107_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_281_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_29108_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_30109_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_31110_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_32111_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_33112_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_34113_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_35114_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_36115_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_37116_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_38117_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_382_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_39118_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_40119_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_41120_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_42121_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_43122_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_44123_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_45124_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_46125_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_47126_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_48127_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_483_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_49128_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_50129_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_51130_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_52131_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_53132_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_54133_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_55134_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_56135_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_57136_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_58137_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_584_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_59138_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_60139_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_61140_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_62141_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_63142_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_685_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_786_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_887_U    |        0|  10|   0|    -|    73|    8|      584|
    |in_stream2_988_U    |        0|  10|   0|    -|    73|    8|      584|
    |k_c_U               |        0|   6|   0|    -|     5|   13|       65|
    |out_r_c_U           |        0|   7|   0|    -|     6|   64|      384|
    |out_stream_0143_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_10153_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_11154_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_1144_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_12155_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_13156_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_14157_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_15158_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_16159_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_17160_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_18161_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_19162_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_20163_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_21164_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_2145_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_22165_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_23166_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_24167_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_25168_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_26169_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_27170_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_28171_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_29172_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_30173_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_31174_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_3146_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_32175_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_33176_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_34177_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_35178_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_36179_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_37180_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_38181_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_39182_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_40183_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_41184_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_4147_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_42185_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_43186_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_44187_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_45188_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_46189_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_47190_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_48191_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_49192_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_50193_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_51194_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_5148_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_52195_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_53196_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_54197_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_55198_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_56199_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_57200_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_58201_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_59202_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_60203_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_61204_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_6149_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_62205_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_63206_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_64207_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_65208_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_66209_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_67210_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_68211_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_69212_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_70213_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_71214_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_7150_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_72215_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_73216_U  |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_8151_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_stream_9152_U   |        0|  10|   0|    -|    73|    8|      584|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0|2093|   0|    0| 15195| 1741|   121921|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |VITIS_LOOP_75_2_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_82_4_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_75_2_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_82_4_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  16|           8|           8|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_75_2_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_82_4_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready            |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  27|          6|    3|          6|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_75_2_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_82_4_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready            |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  3|   0|    3|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+------+------------+----------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_72_1|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_72_1|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_72_1|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_72_1|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_72_1|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_72_1|  return value|
|ap_continue           |   in|     1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_72_1|  return value|
|in1                   |   in|    64|     ap_none|                               in1|        scalar|
|in1_ap_vld            |   in|     1|     ap_none|                               in1|        scalar|
|k                     |   in|    13|     ap_none|                                 k|        scalar|
|k_ap_vld              |   in|     1|     ap_none|                                 k|        scalar|
|m_axi_gmem0_AWVALID   |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|    64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|    32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|     3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|     2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|     2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|     4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|     3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|     4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|     4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  1024|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   128|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WID       |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|    64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|    32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|     3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|     2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|     2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|     4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|     3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|     4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|     4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  1024|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RID       |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|     9|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|     2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|     2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BID       |   in|     1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|     1|       m_axi|                             gmem0|       pointer|
|in2                   |   in|    64|     ap_none|                               in2|        scalar|
|in2_ap_vld            |   in|     1|     ap_none|                               in2|        scalar|
|m_axi_gmem1_AWVALID   |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|    64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|    32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|     3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|     2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|     2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|     4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|     3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|     4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|     4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  1024|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   128|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WID       |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|    64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|    32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|     3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|     2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|     2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|     4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|     3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|     4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|     4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  1024|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RID       |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|     9|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|     2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|     2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BID       |   in|     1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|     1|       m_axi|                             gmem1|       pointer|
|out_r                 |   in|    64|     ap_none|                             out_r|        scalar|
|out_r_ap_vld          |   in|     1|     ap_none|                             out_r|        scalar|
|m_axi_gmem2_AWVALID   |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|    64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|    32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|     3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|     2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|     2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|     4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|     3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|     4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|     4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|  1024|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|   128|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WID       |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|    64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|    32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|     3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|     2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|     2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|     4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|     3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|     4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|     4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|  1024|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RID       |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|     9|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|     2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|     2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BID       |   in|     1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|     1|       m_axi|                             gmem2|       pointer|
+----------------------+-----+------+------------+----------------------------------+--------------+

