
001Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007328  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080074b8  080074b8  000174b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007650  08007650  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007650  08007650  00017650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007658  08007658  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007658  08007658  00017658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800765c  0800765c  0001765c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007660  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          000144ac  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20014524  20014524  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019e31  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003427  00000000  00000000  00039ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001340  00000000  00000000  0003d300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011b8  00000000  00000000  0003e640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023db1  00000000  00000000  0003f7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001590a  00000000  00000000  000635a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7fdd  00000000  00000000  00078eb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00150e90  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005430  00000000  00000000  00150ee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080074a0 	.word	0x080074a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080074a0 	.word	0x080074a0

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	2001446c 	.word	0x2001446c
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b088      	sub	sp, #32
 800060c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f000 fb4b 	bl	8000ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f84f 	bl	80006b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000616:	f000 f8b7 	bl	8000788 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //Enable the CYCCNT counter

  DWT_CTRL |= (1<<0);
 800061a:	4b1f      	ldr	r3, [pc, #124]	; (8000698 <main+0x90>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a1e      	ldr	r2, [pc, #120]	; (8000698 <main+0x90>)
 8000620:	f043 0301 	orr.w	r3, r3, #1
 8000624:	6013      	str	r3, [r2, #0]

 // SEGGER_UART_init(500000);

  SEGGER_SYSVIEW_Conf();
 8000626:	f006 fa9b 	bl	8006b60 <SEGGER_SYSVIEW_Conf>

 // SEGGER_SYSVIEW_Start();  //this line is these is segger_uart.c under segger->config->Rec

  status=xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 800062a:	f107 0308 	add.w	r3, r7, #8
 800062e:	9301      	str	r3, [sp, #4]
 8000630:	2302      	movs	r3, #2
 8000632:	9300      	str	r3, [sp, #0]
 8000634:	4b19      	ldr	r3, [pc, #100]	; (800069c <main+0x94>)
 8000636:	22c8      	movs	r2, #200	; 0xc8
 8000638:	4919      	ldr	r1, [pc, #100]	; (80006a0 <main+0x98>)
 800063a:	481a      	ldr	r0, [pc, #104]	; (80006a4 <main+0x9c>)
 800063c:	f002 fb2e 	bl	8002c9c <xTaskCreate>
 8000640:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b01      	cmp	r3, #1
 8000646:	d00a      	beq.n	800065e <main+0x56>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800064c:	f383 8811 	msr	BASEPRI, r3
 8000650:	f3bf 8f6f 	isb	sy
 8000654:	f3bf 8f4f 	dsb	sy
 8000658:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800065a:	bf00      	nop
 800065c:	e7fe      	b.n	800065c <main+0x54>

  status=xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	2302      	movs	r3, #2
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	4b10      	ldr	r3, [pc, #64]	; (80006a8 <main+0xa0>)
 8000668:	22c8      	movs	r2, #200	; 0xc8
 800066a:	4910      	ldr	r1, [pc, #64]	; (80006ac <main+0xa4>)
 800066c:	4810      	ldr	r0, [pc, #64]	; (80006b0 <main+0xa8>)
 800066e:	f002 fb15 	bl	8002c9c <xTaskCreate>
 8000672:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000674:	697b      	ldr	r3, [r7, #20]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d00a      	beq.n	8000690 <main+0x88>
        __asm volatile
 800067a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800067e:	f383 8811 	msr	BASEPRI, r3
 8000682:	f3bf 8f6f 	isb	sy
 8000686:	f3bf 8f4f 	dsb	sy
 800068a:	60fb      	str	r3, [r7, #12]
    }
 800068c:	bf00      	nop
 800068e:	e7fe      	b.n	800068e <main+0x86>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000690:	f002 fc5a 	bl	8002f48 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000694:	e7fe      	b.n	8000694 <main+0x8c>
 8000696:	bf00      	nop
 8000698:	e0001000 	.word	0xe0001000
 800069c:	080074b8 	.word	0x080074b8
 80006a0:	080074d0 	.word	0x080074d0
 80006a4:	08000a45 	.word	0x08000a45
 80006a8:	080074d8 	.word	0x080074d8
 80006ac:	080074f0 	.word	0x080074f0
 80006b0:	08000a81 	.word	0x08000a81

080006b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b094      	sub	sp, #80	; 0x50
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	f107 0320 	add.w	r3, r7, #32
 80006be:	2230      	movs	r2, #48	; 0x30
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f006 faa2 	bl	8006c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c8:	f107 030c 	add.w	r3, r7, #12
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
 80006d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d8:	2300      	movs	r3, #0
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	4b28      	ldr	r3, [pc, #160]	; (8000780 <SystemClock_Config+0xcc>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e0:	4a27      	ldr	r2, [pc, #156]	; (8000780 <SystemClock_Config+0xcc>)
 80006e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e6:	6413      	str	r3, [r2, #64]	; 0x40
 80006e8:	4b25      	ldr	r3, [pc, #148]	; (8000780 <SystemClock_Config+0xcc>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f4:	2300      	movs	r3, #0
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	4b22      	ldr	r3, [pc, #136]	; (8000784 <SystemClock_Config+0xd0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a21      	ldr	r2, [pc, #132]	; (8000784 <SystemClock_Config+0xd0>)
 80006fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000702:	6013      	str	r3, [r2, #0]
 8000704:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <SystemClock_Config+0xd0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000710:	2302      	movs	r3, #2
 8000712:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000714:	2301      	movs	r3, #1
 8000716:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000718:	2310      	movs	r3, #16
 800071a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071c:	2302      	movs	r3, #2
 800071e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000720:	2300      	movs	r3, #0
 8000722:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000724:	2308      	movs	r3, #8
 8000726:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000728:	23a8      	movs	r3, #168	; 0xa8
 800072a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800072c:	2302      	movs	r3, #2
 800072e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000730:	2307      	movs	r3, #7
 8000732:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000734:	f107 0320 	add.w	r3, r7, #32
 8000738:	4618      	mov	r0, r3
 800073a:	f000 fd8f 	bl	800125c <HAL_RCC_OscConfig>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000744:	f000 f9cc 	bl	8000ae0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000748:	230f      	movs	r3, #15
 800074a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074c:	2302      	movs	r3, #2
 800074e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000754:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000758:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800075a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800075e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	2105      	movs	r1, #5
 8000766:	4618      	mov	r0, r3
 8000768:	f000 fff0 	bl	800174c <HAL_RCC_ClockConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000772:	f000 f9b5 	bl	8000ae0 <Error_Handler>
  }
}
 8000776:	bf00      	nop
 8000778:	3750      	adds	r7, #80	; 0x50
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40023800 	.word	0x40023800
 8000784:	40007000 	.word	0x40007000

08000788 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08c      	sub	sp, #48	; 0x30
 800078c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
 800079a:	60da      	str	r2, [r3, #12]
 800079c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	61bb      	str	r3, [r7, #24]
 80007a2:	4ba2      	ldr	r3, [pc, #648]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4aa1      	ldr	r2, [pc, #644]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007a8:	f043 0310 	orr.w	r3, r3, #16
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b9f      	ldr	r3, [pc, #636]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0310 	and.w	r3, r3, #16
 80007b6:	61bb      	str	r3, [r7, #24]
 80007b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	4b9b      	ldr	r3, [pc, #620]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a9a      	ldr	r2, [pc, #616]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007c4:	f043 0304 	orr.w	r3, r3, #4
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b98      	ldr	r3, [pc, #608]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0304 	and.w	r3, r3, #4
 80007d2:	617b      	str	r3, [r7, #20]
 80007d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	613b      	str	r3, [r7, #16]
 80007da:	4b94      	ldr	r3, [pc, #592]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a93      	ldr	r2, [pc, #588]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b91      	ldr	r3, [pc, #580]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ee:	613b      	str	r3, [r7, #16]
 80007f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
 80007f6:	4b8d      	ldr	r3, [pc, #564]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a8c      	ldr	r2, [pc, #560]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 80007fc:	f043 0301 	orr.w	r3, r3, #1
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b8a      	ldr	r3, [pc, #552]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	4b86      	ldr	r3, [pc, #536]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a85      	ldr	r2, [pc, #532]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 8000818:	f043 0302 	orr.w	r3, r3, #2
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b83      	ldr	r3, [pc, #524]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0302 	and.w	r3, r3, #2
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	4b7f      	ldr	r3, [pc, #508]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a7e      	ldr	r2, [pc, #504]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 8000834:	f043 0308 	orr.w	r3, r3, #8
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b7c      	ldr	r3, [pc, #496]	; (8000a2c <MX_GPIO_Init+0x2a4>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2108      	movs	r1, #8
 800084a:	4879      	ldr	r0, [pc, #484]	; (8000a30 <MX_GPIO_Init+0x2a8>)
 800084c:	f000 fcec 	bl	8001228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000850:	2201      	movs	r2, #1
 8000852:	2101      	movs	r1, #1
 8000854:	4877      	ldr	r0, [pc, #476]	; (8000a34 <MX_GPIO_Init+0x2ac>)
 8000856:	f000 fce7 	bl	8001228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800085a:	2200      	movs	r2, #0
 800085c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000860:	4875      	ldr	r0, [pc, #468]	; (8000a38 <MX_GPIO_Init+0x2b0>)
 8000862:	f000 fce1 	bl	8001228 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000866:	2308      	movs	r3, #8
 8000868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086a:	2301      	movs	r3, #1
 800086c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	4619      	mov	r1, r3
 800087c:	486c      	ldr	r0, [pc, #432]	; (8000a30 <MX_GPIO_Init+0x2a8>)
 800087e:	f000 fb37 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000882:	2301      	movs	r3, #1
 8000884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2300      	movs	r3, #0
 8000890:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	4866      	ldr	r0, [pc, #408]	; (8000a34 <MX_GPIO_Init+0x2ac>)
 800089a:	f000 fb29 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800089e:	2308      	movs	r3, #8
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a2:	2302      	movs	r3, #2
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008aa:	2300      	movs	r3, #0
 80008ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ae:	2305      	movs	r3, #5
 80008b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	485e      	ldr	r0, [pc, #376]	; (8000a34 <MX_GPIO_Init+0x2ac>)
 80008ba:	f000 fb19 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008be:	2301      	movs	r3, #1
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	485a      	ldr	r0, [pc, #360]	; (8000a3c <MX_GPIO_Init+0x2b4>)
 80008d4:	f000 fb0c 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008d8:	2310      	movs	r3, #16
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008e8:	2306      	movs	r3, #6
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 031c 	add.w	r3, r7, #28
 80008f0:	4619      	mov	r1, r3
 80008f2:	4852      	ldr	r0, [pc, #328]	; (8000a3c <MX_GPIO_Init+0x2b4>)
 80008f4:	f000 fafc 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008f8:	23e0      	movs	r3, #224	; 0xe0
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fc:	2302      	movs	r3, #2
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000908:	2305      	movs	r3, #5
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090c:	f107 031c 	add.w	r3, r7, #28
 8000910:	4619      	mov	r1, r3
 8000912:	484a      	ldr	r0, [pc, #296]	; (8000a3c <MX_GPIO_Init+0x2b4>)
 8000914:	f000 faec 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000918:	2304      	movs	r3, #4
 800091a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800091c:	2300      	movs	r3, #0
 800091e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	4845      	ldr	r0, [pc, #276]	; (8000a40 <MX_GPIO_Init+0x2b8>)
 800092c:	f000 fae0 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000930:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000936:	2302      	movs	r3, #2
 8000938:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000942:	2305      	movs	r3, #5
 8000944:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	4619      	mov	r1, r3
 800094c:	483c      	ldr	r0, [pc, #240]	; (8000a40 <MX_GPIO_Init+0x2b8>)
 800094e:	f000 facf 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000952:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000956:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000958:	2301      	movs	r3, #1
 800095a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000960:	2300      	movs	r3, #0
 8000962:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	4619      	mov	r1, r3
 800096a:	4833      	ldr	r0, [pc, #204]	; (8000a38 <MX_GPIO_Init+0x2b0>)
 800096c:	f000 fac0 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000970:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	2302      	movs	r3, #2
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000982:	2306      	movs	r3, #6
 8000984:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000986:	f107 031c 	add.w	r3, r7, #28
 800098a:	4619      	mov	r1, r3
 800098c:	4829      	ldr	r0, [pc, #164]	; (8000a34 <MX_GPIO_Init+0x2ac>)
 800098e:	f000 faaf 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000992:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	4825      	ldr	r0, [pc, #148]	; (8000a3c <MX_GPIO_Init+0x2b4>)
 80009a8:	f000 faa2 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009ac:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	2302      	movs	r3, #2
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009be:	230a      	movs	r3, #10
 80009c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	481c      	ldr	r0, [pc, #112]	; (8000a3c <MX_GPIO_Init+0x2b4>)
 80009ca:	f000 fa91 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009ce:	2320      	movs	r3, #32
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 031c 	add.w	r3, r7, #28
 80009de:	4619      	mov	r1, r3
 80009e0:	4815      	ldr	r0, [pc, #84]	; (8000a38 <MX_GPIO_Init+0x2b0>)
 80009e2:	f000 fa85 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009e6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009ec:	2312      	movs	r3, #18
 80009ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009f8:	2304      	movs	r3, #4
 80009fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fc:	f107 031c 	add.w	r3, r7, #28
 8000a00:	4619      	mov	r1, r3
 8000a02:	480f      	ldr	r0, [pc, #60]	; (8000a40 <MX_GPIO_Init+0x2b8>)
 8000a04:	f000 fa74 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a0c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a16:	f107 031c 	add.w	r3, r7, #28
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4804      	ldr	r0, [pc, #16]	; (8000a30 <MX_GPIO_Init+0x2a8>)
 8000a1e:	f000 fa67 	bl	8000ef0 <HAL_GPIO_Init>

}
 8000a22:	bf00      	nop
 8000a24:	3730      	adds	r7, #48	; 0x30
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40021000 	.word	0x40021000
 8000a34:	40020800 	.word	0x40020800
 8000a38:	40020c00 	.word	0x40020c00
 8000a3c:	40020000 	.word	0x40020000
 8000a40:	40020400 	.word	0x40020400

08000a44 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void *parameters)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b09c      	sub	sp, #112	; 0x70
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		snprintf(msg,100,"%s\n",(char*)parameters);
 8000a4c:	f107 000c 	add.w	r0, r7, #12
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4a09      	ldr	r2, [pc, #36]	; (8000a78 <task1_handler+0x34>)
 8000a54:	2164      	movs	r1, #100	; 0x64
 8000a56:	f006 f8e1 	bl	8006c1c <sniprintf>
		//printf("%s\n",(char*)parameters);
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000a5a:	f107 030c 	add.w	r3, r7, #12
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f006 f800 	bl	8006a64 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000a64:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <task1_handler+0x38>)
 8000a66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	f3bf 8f4f 	dsb	sy
 8000a70:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n",(char*)parameters);
 8000a74:	e7ea      	b.n	8000a4c <task1_handler+0x8>
 8000a76:	bf00      	nop
 8000a78:	080074f8 	.word	0x080074f8
 8000a7c:	e000ed04 	.word	0xe000ed04

08000a80 <task2_handler>:
	}

}

static void task2_handler(void *parameters)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b09c      	sub	sp, #112	; 0x70
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		snprintf(msg,100,"%s\n",(char*)parameters);
 8000a88:	f107 000c 	add.w	r0, r7, #12
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a09      	ldr	r2, [pc, #36]	; (8000ab4 <task2_handler+0x34>)
 8000a90:	2164      	movs	r1, #100	; 0x64
 8000a92:	f006 f8c3 	bl	8006c1c <sniprintf>
		//printf("%s\n",(char*)parameters);
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000a96:	f107 030c 	add.w	r3, r7, #12
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f005 ffe2 	bl	8006a64 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <task2_handler+0x38>)
 8000aa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	f3bf 8f4f 	dsb	sy
 8000aac:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n",(char*)parameters);
 8000ab0:	e7ea      	b.n	8000a88 <task2_handler+0x8>
 8000ab2:	bf00      	nop
 8000ab4:	080074f8 	.word	0x080074f8
 8000ab8:	e000ed04 	.word	0xe000ed04

08000abc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a04      	ldr	r2, [pc, #16]	; (8000adc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d101      	bne.n	8000ad2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ace:	f000 f90d 	bl	8000cec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40001000 	.word	0x40001000

08000ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae4:	b672      	cpsid	i
}
 8000ae6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <Error_Handler+0x8>
	...

08000aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	607b      	str	r3, [r7, #4]
 8000af6:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <HAL_MspInit+0x4c>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afa:	4a0f      	ldr	r2, [pc, #60]	; (8000b38 <HAL_MspInit+0x4c>)
 8000afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b00:	6453      	str	r3, [r2, #68]	; 0x44
 8000b02:	4b0d      	ldr	r3, [pc, #52]	; (8000b38 <HAL_MspInit+0x4c>)
 8000b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	603b      	str	r3, [r7, #0]
 8000b12:	4b09      	ldr	r3, [pc, #36]	; (8000b38 <HAL_MspInit+0x4c>)
 8000b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b16:	4a08      	ldr	r2, [pc, #32]	; (8000b38 <HAL_MspInit+0x4c>)
 8000b18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b1e:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_MspInit+0x4c>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000b2a:	f003 fb75 	bl	8004218 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40023800 	.word	0x40023800

08000b3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08c      	sub	sp, #48	; 0x30
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	6879      	ldr	r1, [r7, #4]
 8000b50:	2036      	movs	r0, #54	; 0x36
 8000b52:	f000 f9a3 	bl	8000e9c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b56:	2036      	movs	r0, #54	; 0x36
 8000b58:	f000 f9bc 	bl	8000ed4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <HAL_InitTick+0xa4>)
 8000b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b64:	4a1e      	ldr	r2, [pc, #120]	; (8000be0 <HAL_InitTick+0xa4>)
 8000b66:	f043 0310 	orr.w	r3, r3, #16
 8000b6a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	; (8000be0 <HAL_InitTick+0xa4>)
 8000b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b70:	f003 0310 	and.w	r3, r3, #16
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b78:	f107 0210 	add.w	r2, r7, #16
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	4611      	mov	r1, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f000 ffca 	bl	8001b1c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b88:	f000 ffb4 	bl	8001af4 <HAL_RCC_GetPCLK1Freq>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b94:	4a13      	ldr	r2, [pc, #76]	; (8000be4 <HAL_InitTick+0xa8>)
 8000b96:	fba2 2303 	umull	r2, r3, r2, r3
 8000b9a:	0c9b      	lsrs	r3, r3, #18
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <HAL_InitTick+0xac>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	; (8000bec <HAL_InitTick+0xb0>)
 8000ba4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <HAL_InitTick+0xac>)
 8000ba8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bac:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bae:	4a0e      	ldr	r2, [pc, #56]	; (8000be8 <HAL_InitTick+0xac>)
 8000bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bb2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <HAL_InitTick+0xac>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <HAL_InitTick+0xac>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000bc0:	4809      	ldr	r0, [pc, #36]	; (8000be8 <HAL_InitTick+0xac>)
 8000bc2:	f000 ffdd 	bl	8001b80 <HAL_TIM_Base_Init>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d104      	bne.n	8000bd6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000bcc:	4806      	ldr	r0, [pc, #24]	; (8000be8 <HAL_InitTick+0xac>)
 8000bce:	f001 f831 	bl	8001c34 <HAL_TIM_Base_Start_IT>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	e000      	b.n	8000bd8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3730      	adds	r7, #48	; 0x30
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40023800 	.word	0x40023800
 8000be4:	431bde83 	.word	0x431bde83
 8000be8:	200143e0 	.word	0x200143e0
 8000bec:	40001000 	.word	0x40001000

08000bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <NMI_Handler+0x4>

08000bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <HardFault_Handler+0x4>

08000bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <MemManage_Handler+0x4>

08000c02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c20:	4802      	ldr	r0, [pc, #8]	; (8000c2c <TIM6_DAC_IRQHandler+0x10>)
 8000c22:	f001 f877 	bl	8001d14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200143e0 	.word	0x200143e0

08000c30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c34:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <SystemInit+0x20>)
 8000c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3a:	4a05      	ldr	r2, [pc, #20]	; (8000c50 <SystemInit+0x20>)
 8000c3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c58:	480d      	ldr	r0, [pc, #52]	; (8000c90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c5a:	490e      	ldr	r1, [pc, #56]	; (8000c94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c5c:	4a0e      	ldr	r2, [pc, #56]	; (8000c98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c60:	e002      	b.n	8000c68 <LoopCopyDataInit>

08000c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c66:	3304      	adds	r3, #4

08000c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c6c:	d3f9      	bcc.n	8000c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c6e:	4a0b      	ldr	r2, [pc, #44]	; (8000c9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c70:	4c0b      	ldr	r4, [pc, #44]	; (8000ca0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c74:	e001      	b.n	8000c7a <LoopFillZerobss>

08000c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c78:	3204      	adds	r2, #4

08000c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c7c:	d3fb      	bcc.n	8000c76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c7e:	f7ff ffd7 	bl	8000c30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c82:	f005 ff83 	bl	8006b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c86:	f7ff fcbf 	bl	8000608 <main>
  bx  lr    
 8000c8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c94:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000c98:	08007660 	.word	0x08007660
  ldr r2, =_sbss
 8000c9c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000ca0:	20014524 	.word	0x20014524

08000ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ca4:	e7fe      	b.n	8000ca4 <ADC_IRQHandler>
	...

08000ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cac:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <HAL_Init+0x40>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0d      	ldr	r2, [pc, #52]	; (8000ce8 <HAL_Init+0x40>)
 8000cb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <HAL_Init+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <HAL_Init+0x40>)
 8000cbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	; (8000ce8 <HAL_Init+0x40>)
 8000cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	f000 f8d8 	bl	8000e86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f7ff ff30 	bl	8000b3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cdc:	f7ff ff06 	bl	8000aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40023c00 	.word	0x40023c00

08000cec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <HAL_IncTick+0x20>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <HAL_IncTick+0x24>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4a04      	ldr	r2, [pc, #16]	; (8000d10 <HAL_IncTick+0x24>)
 8000cfe:	6013      	str	r3, [r2, #0]
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	20014428 	.word	0x20014428

08000d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b03      	ldr	r3, [pc, #12]	; (8000d28 <HAL_GetTick+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	20014428 	.word	0x20014428

08000d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5e:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d78:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <__NVIC_GetPriorityGrouping+0x18>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	0a1b      	lsrs	r3, r3, #8
 8000d7e:	f003 0307 	and.w	r3, r3, #7
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	db0b      	blt.n	8000dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	f003 021f 	and.w	r2, r3, #31
 8000da8:	4907      	ldr	r1, [pc, #28]	; (8000dc8 <__NVIC_EnableIRQ+0x38>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	2001      	movs	r0, #1
 8000db2:	fa00 f202 	lsl.w	r2, r0, r2
 8000db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000e100 	.word	0xe000e100

08000dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	6039      	str	r1, [r7, #0]
 8000dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	db0a      	blt.n	8000df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	490c      	ldr	r1, [pc, #48]	; (8000e18 <__NVIC_SetPriority+0x4c>)
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	0112      	lsls	r2, r2, #4
 8000dec:	b2d2      	uxtb	r2, r2
 8000dee:	440b      	add	r3, r1
 8000df0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df4:	e00a      	b.n	8000e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4908      	ldr	r1, [pc, #32]	; (8000e1c <__NVIC_SetPriority+0x50>)
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	3b04      	subs	r3, #4
 8000e04:	0112      	lsls	r2, r2, #4
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	440b      	add	r3, r1
 8000e0a:	761a      	strb	r2, [r3, #24]
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000e100 	.word	0xe000e100
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b089      	sub	sp, #36	; 0x24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	f1c3 0307 	rsb	r3, r3, #7
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	bf28      	it	cs
 8000e3e:	2304      	movcs	r3, #4
 8000e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3304      	adds	r3, #4
 8000e46:	2b06      	cmp	r3, #6
 8000e48:	d902      	bls.n	8000e50 <NVIC_EncodePriority+0x30>
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3b03      	subs	r3, #3
 8000e4e:	e000      	b.n	8000e52 <NVIC_EncodePriority+0x32>
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	f04f 32ff 	mov.w	r2, #4294967295
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	401a      	ands	r2, r3
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e68:	f04f 31ff 	mov.w	r1, #4294967295
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	43d9      	mvns	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e78:	4313      	orrs	r3, r2
         );
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3724      	adds	r7, #36	; 0x24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b082      	sub	sp, #8
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff ff4c 	bl	8000d2c <__NVIC_SetPriorityGrouping>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
 8000ea8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eae:	f7ff ff61 	bl	8000d74 <__NVIC_GetPriorityGrouping>
 8000eb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	6978      	ldr	r0, [r7, #20]
 8000eba:	f7ff ffb1 	bl	8000e20 <NVIC_EncodePriority>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec4:	4611      	mov	r1, r2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff ff80 	bl	8000dcc <__NVIC_SetPriority>
}
 8000ecc:	bf00      	nop
 8000ece:	3718      	adds	r7, #24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff ff54 	bl	8000d90 <__NVIC_EnableIRQ>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	; 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
 8000f0a:	e16b      	b.n	80011e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	f040 815a 	bne.w	80011de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d005      	beq.n	8000f42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d130      	bne.n	8000fa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	68da      	ldr	r2, [r3, #12]
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f78:	2201      	movs	r2, #1
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	091b      	lsrs	r3, r3, #4
 8000f8e:	f003 0201 	and.w	r2, r3, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 0303 	and.w	r3, r3, #3
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	d017      	beq.n	8000fe0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d123      	bne.n	8001034 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	08da      	lsrs	r2, r3, #3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3208      	adds	r2, #8
 8000ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	f003 0307 	and.w	r3, r3, #7
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	220f      	movs	r2, #15
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	691a      	ldr	r2, [r3, #16]
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	08da      	lsrs	r2, r3, #3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3208      	adds	r2, #8
 800102e:	69b9      	ldr	r1, [r7, #24]
 8001030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	2203      	movs	r2, #3
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0203 	and.w	r2, r3, #3
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001070:	2b00      	cmp	r3, #0
 8001072:	f000 80b4 	beq.w	80011de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	4b60      	ldr	r3, [pc, #384]	; (80011fc <HAL_GPIO_Init+0x30c>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107e:	4a5f      	ldr	r2, [pc, #380]	; (80011fc <HAL_GPIO_Init+0x30c>)
 8001080:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001084:	6453      	str	r3, [r2, #68]	; 0x44
 8001086:	4b5d      	ldr	r3, [pc, #372]	; (80011fc <HAL_GPIO_Init+0x30c>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001092:	4a5b      	ldr	r2, [pc, #364]	; (8001200 <HAL_GPIO_Init+0x310>)
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	089b      	lsrs	r3, r3, #2
 8001098:	3302      	adds	r3, #2
 800109a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f003 0303 	and.w	r3, r3, #3
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	220f      	movs	r2, #15
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a52      	ldr	r2, [pc, #328]	; (8001204 <HAL_GPIO_Init+0x314>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d02b      	beq.n	8001116 <HAL_GPIO_Init+0x226>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a51      	ldr	r2, [pc, #324]	; (8001208 <HAL_GPIO_Init+0x318>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d025      	beq.n	8001112 <HAL_GPIO_Init+0x222>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a50      	ldr	r2, [pc, #320]	; (800120c <HAL_GPIO_Init+0x31c>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d01f      	beq.n	800110e <HAL_GPIO_Init+0x21e>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4f      	ldr	r2, [pc, #316]	; (8001210 <HAL_GPIO_Init+0x320>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d019      	beq.n	800110a <HAL_GPIO_Init+0x21a>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a4e      	ldr	r2, [pc, #312]	; (8001214 <HAL_GPIO_Init+0x324>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d013      	beq.n	8001106 <HAL_GPIO_Init+0x216>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4d      	ldr	r2, [pc, #308]	; (8001218 <HAL_GPIO_Init+0x328>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d00d      	beq.n	8001102 <HAL_GPIO_Init+0x212>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4c      	ldr	r2, [pc, #304]	; (800121c <HAL_GPIO_Init+0x32c>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d007      	beq.n	80010fe <HAL_GPIO_Init+0x20e>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4b      	ldr	r2, [pc, #300]	; (8001220 <HAL_GPIO_Init+0x330>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d101      	bne.n	80010fa <HAL_GPIO_Init+0x20a>
 80010f6:	2307      	movs	r3, #7
 80010f8:	e00e      	b.n	8001118 <HAL_GPIO_Init+0x228>
 80010fa:	2308      	movs	r3, #8
 80010fc:	e00c      	b.n	8001118 <HAL_GPIO_Init+0x228>
 80010fe:	2306      	movs	r3, #6
 8001100:	e00a      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001102:	2305      	movs	r3, #5
 8001104:	e008      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001106:	2304      	movs	r3, #4
 8001108:	e006      	b.n	8001118 <HAL_GPIO_Init+0x228>
 800110a:	2303      	movs	r3, #3
 800110c:	e004      	b.n	8001118 <HAL_GPIO_Init+0x228>
 800110e:	2302      	movs	r3, #2
 8001110:	e002      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001112:	2301      	movs	r3, #1
 8001114:	e000      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001116:	2300      	movs	r3, #0
 8001118:	69fa      	ldr	r2, [r7, #28]
 800111a:	f002 0203 	and.w	r2, r2, #3
 800111e:	0092      	lsls	r2, r2, #2
 8001120:	4093      	lsls	r3, r2
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	4313      	orrs	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001128:	4935      	ldr	r1, [pc, #212]	; (8001200 <HAL_GPIO_Init+0x310>)
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	089b      	lsrs	r3, r3, #2
 800112e:	3302      	adds	r3, #2
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001136:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <HAL_GPIO_Init+0x334>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	43db      	mvns	r3, r3
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	4013      	ands	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d003      	beq.n	800115a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	4313      	orrs	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800115a:	4a32      	ldr	r2, [pc, #200]	; (8001224 <HAL_GPIO_Init+0x334>)
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001160:	4b30      	ldr	r3, [pc, #192]	; (8001224 <HAL_GPIO_Init+0x334>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	43db      	mvns	r3, r3
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4013      	ands	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d003      	beq.n	8001184 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	4313      	orrs	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001184:	4a27      	ldr	r2, [pc, #156]	; (8001224 <HAL_GPIO_Init+0x334>)
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800118a:	4b26      	ldr	r3, [pc, #152]	; (8001224 <HAL_GPIO_Init+0x334>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	43db      	mvns	r3, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4013      	ands	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ae:	4a1d      	ldr	r2, [pc, #116]	; (8001224 <HAL_GPIO_Init+0x334>)
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b4:	4b1b      	ldr	r3, [pc, #108]	; (8001224 <HAL_GPIO_Init+0x334>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d003      	beq.n	80011d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d8:	4a12      	ldr	r2, [pc, #72]	; (8001224 <HAL_GPIO_Init+0x334>)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3301      	adds	r3, #1
 80011e2:	61fb      	str	r3, [r7, #28]
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	2b0f      	cmp	r3, #15
 80011e8:	f67f ae90 	bls.w	8000f0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011ec:	bf00      	nop
 80011ee:	bf00      	nop
 80011f0:	3724      	adds	r7, #36	; 0x24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40023800 	.word	0x40023800
 8001200:	40013800 	.word	0x40013800
 8001204:	40020000 	.word	0x40020000
 8001208:	40020400 	.word	0x40020400
 800120c:	40020800 	.word	0x40020800
 8001210:	40020c00 	.word	0x40020c00
 8001214:	40021000 	.word	0x40021000
 8001218:	40021400 	.word	0x40021400
 800121c:	40021800 	.word	0x40021800
 8001220:	40021c00 	.word	0x40021c00
 8001224:	40013c00 	.word	0x40013c00

08001228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	807b      	strh	r3, [r7, #2]
 8001234:	4613      	mov	r3, r2
 8001236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001238:	787b      	ldrb	r3, [r7, #1]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800123e:	887a      	ldrh	r2, [r7, #2]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001244:	e003      	b.n	800124e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001246:	887b      	ldrh	r3, [r7, #2]
 8001248:	041a      	lsls	r2, r3, #16
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	619a      	str	r2, [r3, #24]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
	...

0800125c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b086      	sub	sp, #24
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e264      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	2b00      	cmp	r3, #0
 8001278:	d075      	beq.n	8001366 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800127a:	4ba3      	ldr	r3, [pc, #652]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 030c 	and.w	r3, r3, #12
 8001282:	2b04      	cmp	r3, #4
 8001284:	d00c      	beq.n	80012a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001286:	4ba0      	ldr	r3, [pc, #640]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800128e:	2b08      	cmp	r3, #8
 8001290:	d112      	bne.n	80012b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001292:	4b9d      	ldr	r3, [pc, #628]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800129a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800129e:	d10b      	bne.n	80012b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a0:	4b99      	ldr	r3, [pc, #612]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d05b      	beq.n	8001364 <HAL_RCC_OscConfig+0x108>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d157      	bne.n	8001364 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e23f      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c0:	d106      	bne.n	80012d0 <HAL_RCC_OscConfig+0x74>
 80012c2:	4b91      	ldr	r3, [pc, #580]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a90      	ldr	r2, [pc, #576]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	e01d      	b.n	800130c <HAL_RCC_OscConfig+0xb0>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012d8:	d10c      	bne.n	80012f4 <HAL_RCC_OscConfig+0x98>
 80012da:	4b8b      	ldr	r3, [pc, #556]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a8a      	ldr	r2, [pc, #552]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	4b88      	ldr	r3, [pc, #544]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a87      	ldr	r2, [pc, #540]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	e00b      	b.n	800130c <HAL_RCC_OscConfig+0xb0>
 80012f4:	4b84      	ldr	r3, [pc, #528]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a83      	ldr	r2, [pc, #524]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80012fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012fe:	6013      	str	r3, [r2, #0]
 8001300:	4b81      	ldr	r3, [pc, #516]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a80      	ldr	r2, [pc, #512]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001306:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800130a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d013      	beq.n	800133c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001314:	f7ff fcfe 	bl	8000d14 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800131c:	f7ff fcfa 	bl	8000d14 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b64      	cmp	r3, #100	; 0x64
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e204      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132e:	4b76      	ldr	r3, [pc, #472]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0f0      	beq.n	800131c <HAL_RCC_OscConfig+0xc0>
 800133a:	e014      	b.n	8001366 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff fcea 	bl	8000d14 <HAL_GetTick>
 8001340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001344:	f7ff fce6 	bl	8000d14 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b64      	cmp	r3, #100	; 0x64
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e1f0      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001356:	4b6c      	ldr	r3, [pc, #432]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d1f0      	bne.n	8001344 <HAL_RCC_OscConfig+0xe8>
 8001362:	e000      	b.n	8001366 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001364:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d063      	beq.n	800143a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001372:	4b65      	ldr	r3, [pc, #404]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 030c 	and.w	r3, r3, #12
 800137a:	2b00      	cmp	r3, #0
 800137c:	d00b      	beq.n	8001396 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800137e:	4b62      	ldr	r3, [pc, #392]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001386:	2b08      	cmp	r3, #8
 8001388:	d11c      	bne.n	80013c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800138a:	4b5f      	ldr	r3, [pc, #380]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d116      	bne.n	80013c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001396:	4b5c      	ldr	r3, [pc, #368]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d005      	beq.n	80013ae <HAL_RCC_OscConfig+0x152>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d001      	beq.n	80013ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e1c4      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ae:	4b56      	ldr	r3, [pc, #344]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	00db      	lsls	r3, r3, #3
 80013bc:	4952      	ldr	r1, [pc, #328]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c2:	e03a      	b.n	800143a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d020      	beq.n	800140e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013cc:	4b4f      	ldr	r3, [pc, #316]	; (800150c <HAL_RCC_OscConfig+0x2b0>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d2:	f7ff fc9f 	bl	8000d14 <HAL_GetTick>
 80013d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d8:	e008      	b.n	80013ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013da:	f7ff fc9b 	bl	8000d14 <HAL_GetTick>
 80013de:	4602      	mov	r2, r0
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e1a5      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ec:	4b46      	ldr	r3, [pc, #280]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0302 	and.w	r3, r3, #2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d0f0      	beq.n	80013da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f8:	4b43      	ldr	r3, [pc, #268]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	691b      	ldr	r3, [r3, #16]
 8001404:	00db      	lsls	r3, r3, #3
 8001406:	4940      	ldr	r1, [pc, #256]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001408:	4313      	orrs	r3, r2
 800140a:	600b      	str	r3, [r1, #0]
 800140c:	e015      	b.n	800143a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800140e:	4b3f      	ldr	r3, [pc, #252]	; (800150c <HAL_RCC_OscConfig+0x2b0>)
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001414:	f7ff fc7e 	bl	8000d14 <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800141c:	f7ff fc7a 	bl	8000d14 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e184      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800142e:	4b36      	ldr	r3, [pc, #216]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f0      	bne.n	800141c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b00      	cmp	r3, #0
 8001444:	d030      	beq.n	80014a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d016      	beq.n	800147c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800144e:	4b30      	ldr	r3, [pc, #192]	; (8001510 <HAL_RCC_OscConfig+0x2b4>)
 8001450:	2201      	movs	r2, #1
 8001452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001454:	f7ff fc5e 	bl	8000d14 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800145c:	f7ff fc5a 	bl	8000d14 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e164      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800146e:	4b26      	ldr	r3, [pc, #152]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 8001470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f0      	beq.n	800145c <HAL_RCC_OscConfig+0x200>
 800147a:	e015      	b.n	80014a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800147c:	4b24      	ldr	r3, [pc, #144]	; (8001510 <HAL_RCC_OscConfig+0x2b4>)
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001482:	f7ff fc47 	bl	8000d14 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148a:	f7ff fc43 	bl	8000d14 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e14d      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800149c:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 800149e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1f0      	bne.n	800148a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0304 	and.w	r3, r3, #4
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	f000 80a0 	beq.w	80015f6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014b6:	2300      	movs	r3, #0
 80014b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d10f      	bne.n	80014e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80014d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d4:	6413      	str	r3, [r2, #64]	; 0x40
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <HAL_RCC_OscConfig+0x2ac>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014e2:	2301      	movs	r3, #1
 80014e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e6:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <HAL_RCC_OscConfig+0x2b8>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d121      	bne.n	8001536 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <HAL_RCC_OscConfig+0x2b8>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a07      	ldr	r2, [pc, #28]	; (8001514 <HAL_RCC_OscConfig+0x2b8>)
 80014f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014fe:	f7ff fc09 	bl	8000d14 <HAL_GetTick>
 8001502:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001504:	e011      	b.n	800152a <HAL_RCC_OscConfig+0x2ce>
 8001506:	bf00      	nop
 8001508:	40023800 	.word	0x40023800
 800150c:	42470000 	.word	0x42470000
 8001510:	42470e80 	.word	0x42470e80
 8001514:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001518:	f7ff fbfc 	bl	8000d14 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e106      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800152a:	4b85      	ldr	r3, [pc, #532]	; (8001740 <HAL_RCC_OscConfig+0x4e4>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001532:	2b00      	cmp	r3, #0
 8001534:	d0f0      	beq.n	8001518 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d106      	bne.n	800154c <HAL_RCC_OscConfig+0x2f0>
 800153e:	4b81      	ldr	r3, [pc, #516]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001542:	4a80      	ldr	r2, [pc, #512]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6713      	str	r3, [r2, #112]	; 0x70
 800154a:	e01c      	b.n	8001586 <HAL_RCC_OscConfig+0x32a>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	2b05      	cmp	r3, #5
 8001552:	d10c      	bne.n	800156e <HAL_RCC_OscConfig+0x312>
 8001554:	4b7b      	ldr	r3, [pc, #492]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001558:	4a7a      	ldr	r2, [pc, #488]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 800155a:	f043 0304 	orr.w	r3, r3, #4
 800155e:	6713      	str	r3, [r2, #112]	; 0x70
 8001560:	4b78      	ldr	r3, [pc, #480]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001564:	4a77      	ldr	r2, [pc, #476]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	6713      	str	r3, [r2, #112]	; 0x70
 800156c:	e00b      	b.n	8001586 <HAL_RCC_OscConfig+0x32a>
 800156e:	4b75      	ldr	r3, [pc, #468]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001572:	4a74      	ldr	r2, [pc, #464]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001574:	f023 0301 	bic.w	r3, r3, #1
 8001578:	6713      	str	r3, [r2, #112]	; 0x70
 800157a:	4b72      	ldr	r3, [pc, #456]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 800157c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157e:	4a71      	ldr	r2, [pc, #452]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001580:	f023 0304 	bic.w	r3, r3, #4
 8001584:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d015      	beq.n	80015ba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800158e:	f7ff fbc1 	bl	8000d14 <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001594:	e00a      	b.n	80015ac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001596:	f7ff fbbd 	bl	8000d14 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e0c5      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ac:	4b65      	ldr	r3, [pc, #404]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 80015ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0ee      	beq.n	8001596 <HAL_RCC_OscConfig+0x33a>
 80015b8:	e014      	b.n	80015e4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ba:	f7ff fbab 	bl	8000d14 <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015c0:	e00a      	b.n	80015d8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c2:	f7ff fba7 	bl	8000d14 <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e0af      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d8:	4b5a      	ldr	r3, [pc, #360]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 80015da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1ee      	bne.n	80015c2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015e4:	7dfb      	ldrb	r3, [r7, #23]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d105      	bne.n	80015f6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015ea:	4b56      	ldr	r3, [pc, #344]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	4a55      	ldr	r2, [pc, #340]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 80015f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f000 809b 	beq.w	8001736 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001600:	4b50      	ldr	r3, [pc, #320]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f003 030c 	and.w	r3, r3, #12
 8001608:	2b08      	cmp	r3, #8
 800160a:	d05c      	beq.n	80016c6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	2b02      	cmp	r3, #2
 8001612:	d141      	bne.n	8001698 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001614:	4b4c      	ldr	r3, [pc, #304]	; (8001748 <HAL_RCC_OscConfig+0x4ec>)
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161a:	f7ff fb7b 	bl	8000d14 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001622:	f7ff fb77 	bl	8000d14 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e081      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001634:	4b43      	ldr	r3, [pc, #268]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1f0      	bne.n	8001622 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69da      	ldr	r2, [r3, #28]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a1b      	ldr	r3, [r3, #32]
 8001648:	431a      	orrs	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164e:	019b      	lsls	r3, r3, #6
 8001650:	431a      	orrs	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001656:	085b      	lsrs	r3, r3, #1
 8001658:	3b01      	subs	r3, #1
 800165a:	041b      	lsls	r3, r3, #16
 800165c:	431a      	orrs	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001662:	061b      	lsls	r3, r3, #24
 8001664:	4937      	ldr	r1, [pc, #220]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 8001666:	4313      	orrs	r3, r2
 8001668:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800166a:	4b37      	ldr	r3, [pc, #220]	; (8001748 <HAL_RCC_OscConfig+0x4ec>)
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001670:	f7ff fb50 	bl	8000d14 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001678:	f7ff fb4c 	bl	8000d14 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e056      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800168a:	4b2e      	ldr	r3, [pc, #184]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f0      	beq.n	8001678 <HAL_RCC_OscConfig+0x41c>
 8001696:	e04e      	b.n	8001736 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001698:	4b2b      	ldr	r3, [pc, #172]	; (8001748 <HAL_RCC_OscConfig+0x4ec>)
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169e:	f7ff fb39 	bl	8000d14 <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a4:	e008      	b.n	80016b8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a6:	f7ff fb35 	bl	8000d14 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e03f      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b8:	4b22      	ldr	r3, [pc, #136]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1f0      	bne.n	80016a6 <HAL_RCC_OscConfig+0x44a>
 80016c4:	e037      	b.n	8001736 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d101      	bne.n	80016d2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e032      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016d2:	4b1c      	ldr	r3, [pc, #112]	; (8001744 <HAL_RCC_OscConfig+0x4e8>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d028      	beq.n	8001732 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d121      	bne.n	8001732 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d11a      	bne.n	8001732 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001702:	4013      	ands	r3, r2
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001708:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800170a:	4293      	cmp	r3, r2
 800170c:	d111      	bne.n	8001732 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001718:	085b      	lsrs	r3, r3, #1
 800171a:	3b01      	subs	r3, #1
 800171c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800171e:	429a      	cmp	r2, r3
 8001720:	d107      	bne.n	8001732 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800172e:	429a      	cmp	r2, r3
 8001730:	d001      	beq.n	8001736 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40007000 	.word	0x40007000
 8001744:	40023800 	.word	0x40023800
 8001748:	42470060 	.word	0x42470060

0800174c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d101      	bne.n	8001760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e0cc      	b.n	80018fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001760:	4b68      	ldr	r3, [pc, #416]	; (8001904 <HAL_RCC_ClockConfig+0x1b8>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d90c      	bls.n	8001788 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176e:	4b65      	ldr	r3, [pc, #404]	; (8001904 <HAL_RCC_ClockConfig+0x1b8>)
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001776:	4b63      	ldr	r3, [pc, #396]	; (8001904 <HAL_RCC_ClockConfig+0x1b8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	683a      	ldr	r2, [r7, #0]
 8001780:	429a      	cmp	r2, r3
 8001782:	d001      	beq.n	8001788 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0b8      	b.n	80018fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d020      	beq.n	80017d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d005      	beq.n	80017ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017a0:	4b59      	ldr	r3, [pc, #356]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	4a58      	ldr	r2, [pc, #352]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80017a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d005      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017b8:	4b53      	ldr	r3, [pc, #332]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	4a52      	ldr	r2, [pc, #328]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017c4:	4b50      	ldr	r3, [pc, #320]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	494d      	ldr	r1, [pc, #308]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d044      	beq.n	800186c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d107      	bne.n	80017fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ea:	4b47      	ldr	r3, [pc, #284]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d119      	bne.n	800182a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e07f      	b.n	80018fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d003      	beq.n	800180a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001806:	2b03      	cmp	r3, #3
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800180a:	4b3f      	ldr	r3, [pc, #252]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d109      	bne.n	800182a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e06f      	b.n	80018fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800181a:	4b3b      	ldr	r3, [pc, #236]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e067      	b.n	80018fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800182a:	4b37      	ldr	r3, [pc, #220]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f023 0203 	bic.w	r2, r3, #3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	4934      	ldr	r1, [pc, #208]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	4313      	orrs	r3, r2
 800183a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800183c:	f7ff fa6a 	bl	8000d14 <HAL_GetTick>
 8001840:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001842:	e00a      	b.n	800185a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001844:	f7ff fa66 	bl	8000d14 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001852:	4293      	cmp	r3, r2
 8001854:	d901      	bls.n	800185a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e04f      	b.n	80018fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185a:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 020c 	and.w	r2, r3, #12
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	429a      	cmp	r2, r3
 800186a:	d1eb      	bne.n	8001844 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800186c:	4b25      	ldr	r3, [pc, #148]	; (8001904 <HAL_RCC_ClockConfig+0x1b8>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0307 	and.w	r3, r3, #7
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	d20c      	bcs.n	8001894 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187a:	4b22      	ldr	r3, [pc, #136]	; (8001904 <HAL_RCC_ClockConfig+0x1b8>)
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	b2d2      	uxtb	r2, r2
 8001880:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001882:	4b20      	ldr	r3, [pc, #128]	; (8001904 <HAL_RCC_ClockConfig+0x1b8>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	683a      	ldr	r2, [r7, #0]
 800188c:	429a      	cmp	r2, r3
 800188e:	d001      	beq.n	8001894 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e032      	b.n	80018fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	2b00      	cmp	r3, #0
 800189e:	d008      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018a0:	4b19      	ldr	r3, [pc, #100]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	4916      	ldr	r1, [pc, #88]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0308 	and.w	r3, r3, #8
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d009      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018be:	4b12      	ldr	r3, [pc, #72]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	490e      	ldr	r1, [pc, #56]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018d2:	f000 f821 	bl	8001918 <HAL_RCC_GetSysClockFreq>
 80018d6:	4602      	mov	r2, r0
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	091b      	lsrs	r3, r3, #4
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	490a      	ldr	r1, [pc, #40]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 80018e4:	5ccb      	ldrb	r3, [r1, r3]
 80018e6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ea:	4a09      	ldr	r2, [pc, #36]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80018ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_RCC_ClockConfig+0x1c8>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff f922 	bl	8000b3c <HAL_InitTick>

  return HAL_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40023c00 	.word	0x40023c00
 8001908:	40023800 	.word	0x40023800
 800190c:	080075e0 	.word	0x080075e0
 8001910:	20000000 	.word	0x20000000
 8001914:	20000004 	.word	0x20000004

08001918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001918:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800191c:	b084      	sub	sp, #16
 800191e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001920:	2300      	movs	r3, #0
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	2300      	movs	r3, #0
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	2300      	movs	r3, #0
 800192a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800192c:	2300      	movs	r3, #0
 800192e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001930:	4b67      	ldr	r3, [pc, #412]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f003 030c 	and.w	r3, r3, #12
 8001938:	2b08      	cmp	r3, #8
 800193a:	d00d      	beq.n	8001958 <HAL_RCC_GetSysClockFreq+0x40>
 800193c:	2b08      	cmp	r3, #8
 800193e:	f200 80bd 	bhi.w	8001abc <HAL_RCC_GetSysClockFreq+0x1a4>
 8001942:	2b00      	cmp	r3, #0
 8001944:	d002      	beq.n	800194c <HAL_RCC_GetSysClockFreq+0x34>
 8001946:	2b04      	cmp	r3, #4
 8001948:	d003      	beq.n	8001952 <HAL_RCC_GetSysClockFreq+0x3a>
 800194a:	e0b7      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800194c:	4b61      	ldr	r3, [pc, #388]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800194e:	60bb      	str	r3, [r7, #8]
       break;
 8001950:	e0b7      	b.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001952:	4b61      	ldr	r3, [pc, #388]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001954:	60bb      	str	r3, [r7, #8]
      break;
 8001956:	e0b4      	b.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001958:	4b5d      	ldr	r3, [pc, #372]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001960:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001962:	4b5b      	ldr	r3, [pc, #364]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d04d      	beq.n	8001a0a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800196e:	4b58      	ldr	r3, [pc, #352]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	099b      	lsrs	r3, r3, #6
 8001974:	461a      	mov	r2, r3
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800197e:	f04f 0100 	mov.w	r1, #0
 8001982:	ea02 0800 	and.w	r8, r2, r0
 8001986:	ea03 0901 	and.w	r9, r3, r1
 800198a:	4640      	mov	r0, r8
 800198c:	4649      	mov	r1, r9
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	014b      	lsls	r3, r1, #5
 8001998:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800199c:	0142      	lsls	r2, r0, #5
 800199e:	4610      	mov	r0, r2
 80019a0:	4619      	mov	r1, r3
 80019a2:	ebb0 0008 	subs.w	r0, r0, r8
 80019a6:	eb61 0109 	sbc.w	r1, r1, r9
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	018b      	lsls	r3, r1, #6
 80019b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019b8:	0182      	lsls	r2, r0, #6
 80019ba:	1a12      	subs	r2, r2, r0
 80019bc:	eb63 0301 	sbc.w	r3, r3, r1
 80019c0:	f04f 0000 	mov.w	r0, #0
 80019c4:	f04f 0100 	mov.w	r1, #0
 80019c8:	00d9      	lsls	r1, r3, #3
 80019ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019ce:	00d0      	lsls	r0, r2, #3
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	eb12 0208 	adds.w	r2, r2, r8
 80019d8:	eb43 0309 	adc.w	r3, r3, r9
 80019dc:	f04f 0000 	mov.w	r0, #0
 80019e0:	f04f 0100 	mov.w	r1, #0
 80019e4:	0259      	lsls	r1, r3, #9
 80019e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019ea:	0250      	lsls	r0, r2, #9
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	461a      	mov	r2, r3
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	f7fe fc88 	bl	8000310 <__aeabi_uldivmod>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4613      	mov	r3, r2
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	e04a      	b.n	8001aa0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a0a:	4b31      	ldr	r3, [pc, #196]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	099b      	lsrs	r3, r3, #6
 8001a10:	461a      	mov	r2, r3
 8001a12:	f04f 0300 	mov.w	r3, #0
 8001a16:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a1a:	f04f 0100 	mov.w	r1, #0
 8001a1e:	ea02 0400 	and.w	r4, r2, r0
 8001a22:	ea03 0501 	and.w	r5, r3, r1
 8001a26:	4620      	mov	r0, r4
 8001a28:	4629      	mov	r1, r5
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	f04f 0300 	mov.w	r3, #0
 8001a32:	014b      	lsls	r3, r1, #5
 8001a34:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a38:	0142      	lsls	r2, r0, #5
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	1b00      	subs	r0, r0, r4
 8001a40:	eb61 0105 	sbc.w	r1, r1, r5
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	018b      	lsls	r3, r1, #6
 8001a4e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a52:	0182      	lsls	r2, r0, #6
 8001a54:	1a12      	subs	r2, r2, r0
 8001a56:	eb63 0301 	sbc.w	r3, r3, r1
 8001a5a:	f04f 0000 	mov.w	r0, #0
 8001a5e:	f04f 0100 	mov.w	r1, #0
 8001a62:	00d9      	lsls	r1, r3, #3
 8001a64:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a68:	00d0      	lsls	r0, r2, #3
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	1912      	adds	r2, r2, r4
 8001a70:	eb45 0303 	adc.w	r3, r5, r3
 8001a74:	f04f 0000 	mov.w	r0, #0
 8001a78:	f04f 0100 	mov.w	r1, #0
 8001a7c:	0299      	lsls	r1, r3, #10
 8001a7e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001a82:	0290      	lsls	r0, r2, #10
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	f7fe fc3c 	bl	8000310 <__aeabi_uldivmod>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	0c1b      	lsrs	r3, r3, #16
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	3301      	adds	r3, #1
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab8:	60bb      	str	r3, [r7, #8]
      break;
 8001aba:	e002      	b.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001abc:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001abe:	60bb      	str	r3, [r7, #8]
      break;
 8001ac0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ac2:	68bb      	ldr	r3, [r7, #8]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	00f42400 	.word	0x00f42400
 8001ad8:	007a1200 	.word	0x007a1200

08001adc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ae0:	4b03      	ldr	r3, [pc, #12]	; (8001af0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	20000000 	.word	0x20000000

08001af4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001af8:	f7ff fff0 	bl	8001adc <HAL_RCC_GetHCLKFreq>
 8001afc:	4602      	mov	r2, r0
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	0a9b      	lsrs	r3, r3, #10
 8001b04:	f003 0307 	and.w	r3, r3, #7
 8001b08:	4903      	ldr	r1, [pc, #12]	; (8001b18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b0a:	5ccb      	ldrb	r3, [r1, r3]
 8001b0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40023800 	.word	0x40023800
 8001b18:	080075f0 	.word	0x080075f0

08001b1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	220f      	movs	r2, #15
 8001b2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 0203 	and.w	r2, r3, #3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b38:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b44:	4b0c      	ldr	r3, [pc, #48]	; (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	08db      	lsrs	r3, r3, #3
 8001b56:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b5e:	4b07      	ldr	r3, [pc, #28]	; (8001b7c <HAL_RCC_GetClockConfig+0x60>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0207 	and.w	r2, r3, #7
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	601a      	str	r2, [r3, #0]
}
 8001b6a:	bf00      	nop
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40023c00 	.word	0x40023c00

08001b80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e041      	b.n	8001c16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d106      	bne.n	8001bac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f839 	bl	8001c1e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3304      	adds	r3, #4
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	f000 f9d8 	bl	8001f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	b083      	sub	sp, #12
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d001      	beq.n	8001c4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e04e      	b.n	8001cea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2202      	movs	r2, #2
 8001c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68da      	ldr	r2, [r3, #12]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 0201 	orr.w	r2, r2, #1
 8001c62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a23      	ldr	r2, [pc, #140]	; (8001cf8 <HAL_TIM_Base_Start_IT+0xc4>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d022      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0x80>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c76:	d01d      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0x80>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a1f      	ldr	r2, [pc, #124]	; (8001cfc <HAL_TIM_Base_Start_IT+0xc8>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d018      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0x80>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a1e      	ldr	r2, [pc, #120]	; (8001d00 <HAL_TIM_Base_Start_IT+0xcc>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d013      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0x80>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a1c      	ldr	r2, [pc, #112]	; (8001d04 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d00e      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0x80>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a1b      	ldr	r2, [pc, #108]	; (8001d08 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d009      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0x80>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a19      	ldr	r2, [pc, #100]	; (8001d0c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d004      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0x80>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a18      	ldr	r2, [pc, #96]	; (8001d10 <HAL_TIM_Base_Start_IT+0xdc>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d111      	bne.n	8001cd8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d010      	beq.n	8001ce8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f042 0201 	orr.w	r2, r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cd6:	e007      	b.n	8001ce8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	40010000 	.word	0x40010000
 8001cfc:	40000400 	.word	0x40000400
 8001d00:	40000800 	.word	0x40000800
 8001d04:	40000c00 	.word	0x40000c00
 8001d08:	40010400 	.word	0x40010400
 8001d0c:	40014000 	.word	0x40014000
 8001d10:	40001800 	.word	0x40001800

08001d14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d122      	bne.n	8001d70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d11b      	bne.n	8001d70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f06f 0202 	mvn.w	r2, #2
 8001d40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2201      	movs	r2, #1
 8001d46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	f003 0303 	and.w	r3, r3, #3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f8ee 	bl	8001f38 <HAL_TIM_IC_CaptureCallback>
 8001d5c:	e005      	b.n	8001d6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 f8e0 	bl	8001f24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f8f1 	bl	8001f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d122      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	2b04      	cmp	r3, #4
 8001d8a:	d11b      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f06f 0204 	mvn.w	r2, #4
 8001d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2202      	movs	r2, #2
 8001d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f8c4 	bl	8001f38 <HAL_TIM_IC_CaptureCallback>
 8001db0:	e005      	b.n	8001dbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f8b6 	bl	8001f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f8c7 	bl	8001f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d122      	bne.n	8001e18 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d11b      	bne.n	8001e18 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f06f 0208 	mvn.w	r2, #8
 8001de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2204      	movs	r2, #4
 8001dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f003 0303 	and.w	r3, r3, #3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 f89a 	bl	8001f38 <HAL_TIM_IC_CaptureCallback>
 8001e04:	e005      	b.n	8001e12 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f88c 	bl	8001f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f89d 	bl	8001f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	f003 0310 	and.w	r3, r3, #16
 8001e22:	2b10      	cmp	r3, #16
 8001e24:	d122      	bne.n	8001e6c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	f003 0310 	and.w	r3, r3, #16
 8001e30:	2b10      	cmp	r3, #16
 8001e32:	d11b      	bne.n	8001e6c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f06f 0210 	mvn.w	r2, #16
 8001e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2208      	movs	r2, #8
 8001e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f870 	bl	8001f38 <HAL_TIM_IC_CaptureCallback>
 8001e58:	e005      	b.n	8001e66 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f862 	bl	8001f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 f873 	bl	8001f4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d10e      	bne.n	8001e98 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d107      	bne.n	8001e98 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f06f 0201 	mvn.w	r2, #1
 8001e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7fe fe12 	bl	8000abc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	691b      	ldr	r3, [r3, #16]
 8001e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ea2:	2b80      	cmp	r3, #128	; 0x80
 8001ea4:	d10e      	bne.n	8001ec4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eb0:	2b80      	cmp	r3, #128	; 0x80
 8001eb2:	d107      	bne.n	8001ec4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f902 	bl	80020c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ece:	2b40      	cmp	r3, #64	; 0x40
 8001ed0:	d10e      	bne.n	8001ef0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001edc:	2b40      	cmp	r3, #64	; 0x40
 8001ede:	d107      	bne.n	8001ef0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f838 	bl	8001f60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	f003 0320 	and.w	r3, r3, #32
 8001efa:	2b20      	cmp	r3, #32
 8001efc:	d10e      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	f003 0320 	and.w	r3, r3, #32
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d107      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f06f 0220 	mvn.w	r2, #32
 8001f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f8cc 	bl	80020b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f1c:	bf00      	nop
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a40      	ldr	r2, [pc, #256]	; (8002088 <TIM_Base_SetConfig+0x114>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d013      	beq.n	8001fb4 <TIM_Base_SetConfig+0x40>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f92:	d00f      	beq.n	8001fb4 <TIM_Base_SetConfig+0x40>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a3d      	ldr	r2, [pc, #244]	; (800208c <TIM_Base_SetConfig+0x118>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d00b      	beq.n	8001fb4 <TIM_Base_SetConfig+0x40>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a3c      	ldr	r2, [pc, #240]	; (8002090 <TIM_Base_SetConfig+0x11c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d007      	beq.n	8001fb4 <TIM_Base_SetConfig+0x40>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a3b      	ldr	r2, [pc, #236]	; (8002094 <TIM_Base_SetConfig+0x120>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d003      	beq.n	8001fb4 <TIM_Base_SetConfig+0x40>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a3a      	ldr	r2, [pc, #232]	; (8002098 <TIM_Base_SetConfig+0x124>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d108      	bne.n	8001fc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a2f      	ldr	r2, [pc, #188]	; (8002088 <TIM_Base_SetConfig+0x114>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d02b      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd4:	d027      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a2c      	ldr	r2, [pc, #176]	; (800208c <TIM_Base_SetConfig+0x118>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d023      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a2b      	ldr	r2, [pc, #172]	; (8002090 <TIM_Base_SetConfig+0x11c>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d01f      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a2a      	ldr	r2, [pc, #168]	; (8002094 <TIM_Base_SetConfig+0x120>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d01b      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a29      	ldr	r2, [pc, #164]	; (8002098 <TIM_Base_SetConfig+0x124>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d017      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a28      	ldr	r2, [pc, #160]	; (800209c <TIM_Base_SetConfig+0x128>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d013      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a27      	ldr	r2, [pc, #156]	; (80020a0 <TIM_Base_SetConfig+0x12c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d00f      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a26      	ldr	r2, [pc, #152]	; (80020a4 <TIM_Base_SetConfig+0x130>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00b      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a25      	ldr	r2, [pc, #148]	; (80020a8 <TIM_Base_SetConfig+0x134>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d007      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a24      	ldr	r2, [pc, #144]	; (80020ac <TIM_Base_SetConfig+0x138>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d003      	beq.n	8002026 <TIM_Base_SetConfig+0xb2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a23      	ldr	r2, [pc, #140]	; (80020b0 <TIM_Base_SetConfig+0x13c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d108      	bne.n	8002038 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800202c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	4313      	orrs	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	4313      	orrs	r3, r2
 8002044:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a0a      	ldr	r2, [pc, #40]	; (8002088 <TIM_Base_SetConfig+0x114>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d003      	beq.n	800206c <TIM_Base_SetConfig+0xf8>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a0c      	ldr	r2, [pc, #48]	; (8002098 <TIM_Base_SetConfig+0x124>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d103      	bne.n	8002074 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	691a      	ldr	r2, [r3, #16]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	615a      	str	r2, [r3, #20]
}
 800207a:	bf00      	nop
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40010000 	.word	0x40010000
 800208c:	40000400 	.word	0x40000400
 8002090:	40000800 	.word	0x40000800
 8002094:	40000c00 	.word	0x40000c00
 8002098:	40010400 	.word	0x40010400
 800209c:	40014000 	.word	0x40014000
 80020a0:	40014400 	.word	0x40014400
 80020a4:	40014800 	.word	0x40014800
 80020a8:	40001800 	.word	0x40001800
 80020ac:	40001c00 	.word	0x40001c00
 80020b0:	40002000 	.word	0x40002000

080020b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f103 0208 	add.w	r2, r3, #8
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f04f 32ff 	mov.w	r2, #4294967295
 80020f4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f103 0208 	add.w	r2, r3, #8
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f103 0208 	add.w	r2, r3, #8
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002136:	b480      	push	{r7}
 8002138:	b085      	sub	sp, #20
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	601a      	str	r2, [r3, #0]
}
 8002172:	bf00      	nop
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
 8002186:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002194:	d103      	bne.n	800219e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	e00c      	b.n	80021b8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3308      	adds	r3, #8
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	e002      	b.n	80021ac <vListInsert+0x2e>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d2f6      	bcs.n	80021a6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	1c5a      	adds	r2, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	601a      	str	r2, [r3, #0]
}
 80021e4:	bf00      	nop
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	691b      	ldr	r3, [r3, #16]
 80021fc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6892      	ldr	r2, [r2, #8]
 8002206:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6852      	ldr	r2, [r2, #4]
 8002210:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	429a      	cmp	r2, r3
 800221a:	d103      	bne.n	8002224 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	1e5a      	subs	r2, r3, #1
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10a      	bne.n	800226e <xQueueGenericReset+0x2a>
        __asm volatile
 8002258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800225c:	f383 8811 	msr	BASEPRI, r3
 8002260:	f3bf 8f6f 	isb	sy
 8002264:	f3bf 8f4f 	dsb	sy
 8002268:	60bb      	str	r3, [r7, #8]
    }
 800226a:	bf00      	nop
 800226c:	e7fe      	b.n	800226c <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800226e:	f002 f851 	bl	8004314 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800227a:	68f9      	ldr	r1, [r7, #12]
 800227c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800227e:	fb01 f303 	mul.w	r3, r1, r3
 8002282:	441a      	add	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800229e:	3b01      	subs	r3, #1
 80022a0:	68f9      	ldr	r1, [r7, #12]
 80022a2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022a4:	fb01 f303 	mul.w	r3, r1, r3
 80022a8:	441a      	add	r2, r3
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	22ff      	movs	r2, #255	; 0xff
 80022b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	22ff      	movs	r2, #255	; 0xff
 80022ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d109      	bne.n	80022d8 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00f      	beq.n	80022ec <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	3310      	adds	r3, #16
 80022d0:	4618      	mov	r0, r3
 80022d2:	f001 f8b3 	bl	800343c <xTaskRemoveFromEventList>
 80022d6:	e009      	b.n	80022ec <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	3310      	adds	r3, #16
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff fefd 	bl	80020dc <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	3324      	adds	r3, #36	; 0x24
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff fef8 	bl	80020dc <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80022ec:	f002 f842 	bl	8004374 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80022f0:	2301      	movs	r3, #1
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b08c      	sub	sp, #48	; 0x30
 80022fe:	af02      	add	r7, sp, #8
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	4613      	mov	r3, r2
 8002306:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d10a      	bne.n	8002324 <xQueueGenericCreate+0x2a>
        __asm volatile
 800230e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002312:	f383 8811 	msr	BASEPRI, r3
 8002316:	f3bf 8f6f 	isb	sy
 800231a:	f3bf 8f4f 	dsb	sy
 800231e:	61bb      	str	r3, [r7, #24]
    }
 8002320:	bf00      	nop
 8002322:	e7fe      	b.n	8002322 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	fb02 f303 	mul.w	r3, r2, r3
 800232c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d006      	beq.n	8002342 <xQueueGenericCreate+0x48>
 8002334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	fbb2 f3f3 	udiv	r3, r2, r3
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	429a      	cmp	r2, r3
 8002340:	d101      	bne.n	8002346 <xQueueGenericCreate+0x4c>
 8002342:	2301      	movs	r3, #1
 8002344:	e000      	b.n	8002348 <xQueueGenericCreate+0x4e>
 8002346:	2300      	movs	r3, #0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10a      	bne.n	8002362 <xQueueGenericCreate+0x68>
        __asm volatile
 800234c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002350:	f383 8811 	msr	BASEPRI, r3
 8002354:	f3bf 8f6f 	isb	sy
 8002358:	f3bf 8f4f 	dsb	sy
 800235c:	617b      	str	r3, [r7, #20]
    }
 800235e:	bf00      	nop
 8002360:	e7fe      	b.n	8002360 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002368:	d90a      	bls.n	8002380 <xQueueGenericCreate+0x86>
        __asm volatile
 800236a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800236e:	f383 8811 	msr	BASEPRI, r3
 8002372:	f3bf 8f6f 	isb	sy
 8002376:	f3bf 8f4f 	dsb	sy
 800237a:	613b      	str	r3, [r7, #16]
    }
 800237c:	bf00      	nop
 800237e:	e7fe      	b.n	800237e <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002382:	3350      	adds	r3, #80	; 0x50
 8002384:	4618      	mov	r0, r3
 8002386:	f002 f8f1 	bl	800456c <pvPortMalloc>
 800238a:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800238c:	6a3b      	ldr	r3, [r7, #32]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00d      	beq.n	80023ae <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002392:	6a3b      	ldr	r3, [r7, #32]
 8002394:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3350      	adds	r3, #80	; 0x50
 800239a:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800239c:	79fa      	ldrb	r2, [r7, #7]
 800239e:	6a3b      	ldr	r3, [r7, #32]
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	4613      	mov	r3, r2
 80023a4:	69fa      	ldr	r2, [r7, #28]
 80023a6:	68b9      	ldr	r1, [r7, #8]
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 f805 	bl	80023b8 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80023ae:	6a3b      	ldr	r3, [r7, #32]
    }
 80023b0:	4618      	mov	r0, r3
 80023b2:	3728      	adds	r7, #40	; 0x28
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d103      	bne.n	80023d4 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	e002      	b.n	80023da <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80023e6:	2101      	movs	r1, #1
 80023e8:	69b8      	ldr	r0, [r7, #24]
 80023ea:	f7ff ff2b 	bl	8002244 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	78fa      	ldrb	r2, [r7, #3]
 80023f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80023f6:	78fb      	ldrb	r3, [r7, #3]
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	68f9      	ldr	r1, [r7, #12]
 80023fc:	2073      	movs	r0, #115	; 0x73
 80023fe:	f003 fcb7 	bl	8005d70 <SEGGER_SYSVIEW_RecordU32x3>
}
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b090      	sub	sp, #64	; 0x40
 8002410:	af02      	add	r7, sp, #8
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800241a:	2300      	movs	r3, #0
 800241c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10a      	bne.n	800243e <xQueueGenericSend+0x32>
        __asm volatile
 8002428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800242c:	f383 8811 	msr	BASEPRI, r3
 8002430:	f3bf 8f6f 	isb	sy
 8002434:	f3bf 8f4f 	dsb	sy
 8002438:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800243a:	bf00      	nop
 800243c:	e7fe      	b.n	800243c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d103      	bne.n	800244c <xQueueGenericSend+0x40>
 8002444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <xQueueGenericSend+0x44>
 800244c:	2301      	movs	r3, #1
 800244e:	e000      	b.n	8002452 <xQueueGenericSend+0x46>
 8002450:	2300      	movs	r3, #0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10a      	bne.n	800246c <xQueueGenericSend+0x60>
        __asm volatile
 8002456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800245a:	f383 8811 	msr	BASEPRI, r3
 800245e:	f3bf 8f6f 	isb	sy
 8002462:	f3bf 8f4f 	dsb	sy
 8002466:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002468:	bf00      	nop
 800246a:	e7fe      	b.n	800246a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	2b02      	cmp	r3, #2
 8002470:	d103      	bne.n	800247a <xQueueGenericSend+0x6e>
 8002472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002476:	2b01      	cmp	r3, #1
 8002478:	d101      	bne.n	800247e <xQueueGenericSend+0x72>
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <xQueueGenericSend+0x74>
 800247e:	2300      	movs	r3, #0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d10a      	bne.n	800249a <xQueueGenericSend+0x8e>
        __asm volatile
 8002484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002488:	f383 8811 	msr	BASEPRI, r3
 800248c:	f3bf 8f6f 	isb	sy
 8002490:	f3bf 8f4f 	dsb	sy
 8002494:	623b      	str	r3, [r7, #32]
    }
 8002496:	bf00      	nop
 8002498:	e7fe      	b.n	8002498 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800249a:	f001 f969 	bl	8003770 <xTaskGetSchedulerState>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d102      	bne.n	80024aa <xQueueGenericSend+0x9e>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <xQueueGenericSend+0xa2>
 80024aa:	2301      	movs	r3, #1
 80024ac:	e000      	b.n	80024b0 <xQueueGenericSend+0xa4>
 80024ae:	2300      	movs	r3, #0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10a      	bne.n	80024ca <xQueueGenericSend+0xbe>
        __asm volatile
 80024b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024b8:	f383 8811 	msr	BASEPRI, r3
 80024bc:	f3bf 8f6f 	isb	sy
 80024c0:	f3bf 8f4f 	dsb	sy
 80024c4:	61fb      	str	r3, [r7, #28]
    }
 80024c6:	bf00      	nop
 80024c8:	e7fe      	b.n	80024c8 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80024ca:	f001 ff23 	bl	8004314 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d302      	bcc.n	80024e0 <xQueueGenericSend+0xd4>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d11f      	bne.n	8002520 <xQueueGenericSend+0x114>
            {
                traceQUEUE_SEND( pxQueue );
 80024e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e2:	4618      	mov	r0, r3
 80024e4:	f004 f9d2 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 80024e8:	68ba      	ldr	r2, [r7, #8]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	460b      	mov	r3, r1
 80024f2:	4601      	mov	r1, r0
 80024f4:	205a      	movs	r0, #90	; 0x5a
 80024f6:	f003 fcb1 	bl	8005e5c <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	68b9      	ldr	r1, [r7, #8]
 80024fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002500:	f000 fa56 	bl	80029b0 <prvCopyDataToQueue>
 8002504:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250a:	2b00      	cmp	r3, #0
 800250c:	d004      	beq.n	8002518 <xQueueGenericSend+0x10c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800250e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002510:	3324      	adds	r3, #36	; 0x24
 8002512:	4618      	mov	r0, r3
 8002514:	f000 ff92 	bl	800343c <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002518:	f001 ff2c 	bl	8004374 <vPortExitCritical>
                return pdPASS;
 800251c:	2301      	movs	r3, #1
 800251e:	e07d      	b.n	800261c <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d110      	bne.n	8002548 <xQueueGenericSend+0x13c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002526:	f001 ff25 	bl	8004374 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 800252a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800252c:	4618      	mov	r0, r3
 800252e:	f004 f9ad 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	6879      	ldr	r1, [r7, #4]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	460b      	mov	r3, r1
 800253c:	4601      	mov	r1, r0
 800253e:	205a      	movs	r0, #90	; 0x5a
 8002540:	f003 fc8c 	bl	8005e5c <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002544:	2300      	movs	r3, #0
 8002546:	e069      	b.n	800261c <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254a:	2b00      	cmp	r3, #0
 800254c:	d106      	bne.n	800255c <xQueueGenericSend+0x150>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800254e:	f107 0314 	add.w	r3, r7, #20
 8002552:	4618      	mov	r0, r3
 8002554:	f000 ffd8 	bl	8003508 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002558:	2301      	movs	r3, #1
 800255a:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800255c:	f001 ff0a 	bl	8004374 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002560:	f000 fd54 	bl	800300c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002564:	f001 fed6 	bl	8004314 <vPortEnterCritical>
 8002568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800256a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800256e:	b25b      	sxtb	r3, r3
 8002570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002574:	d103      	bne.n	800257e <xQueueGenericSend+0x172>
 8002576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800257e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002580:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002584:	b25b      	sxtb	r3, r3
 8002586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800258a:	d103      	bne.n	8002594 <xQueueGenericSend+0x188>
 800258c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002594:	f001 feee 	bl	8004374 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002598:	1d3a      	adds	r2, r7, #4
 800259a:	f107 0314 	add.w	r3, r7, #20
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f000 ffc7 	bl	8003534 <xTaskCheckForTimeOut>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d124      	bne.n	80025f6 <xQueueGenericSend+0x1ea>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80025ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025ae:	f000 faf7 	bl	8002ba0 <prvIsQueueFull>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d018      	beq.n	80025ea <xQueueGenericSend+0x1de>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80025b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ba:	3310      	adds	r3, #16
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	4611      	mov	r1, r2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f000 fee9 	bl	8003398 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80025c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025c8:	f000 fa82 	bl	8002ad0 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80025cc:	f000 fd2c 	bl	8003028 <xTaskResumeAll>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f47f af79 	bne.w	80024ca <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80025d8:	4b12      	ldr	r3, [pc, #72]	; (8002624 <xQueueGenericSend+0x218>)
 80025da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	f3bf 8f4f 	dsb	sy
 80025e4:	f3bf 8f6f 	isb	sy
 80025e8:	e76f      	b.n	80024ca <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80025ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025ec:	f000 fa70 	bl	8002ad0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80025f0:	f000 fd1a 	bl	8003028 <xTaskResumeAll>
 80025f4:	e769      	b.n	80024ca <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80025f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025f8:	f000 fa6a 	bl	8002ad0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80025fc:	f000 fd14 	bl	8003028 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002602:	4618      	mov	r0, r3
 8002604:	f004 f942 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	460b      	mov	r3, r1
 8002612:	4601      	mov	r1, r0
 8002614:	205a      	movs	r0, #90	; 0x5a
 8002616:	f003 fc21 	bl	8005e5c <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 800261a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800261c:	4618      	mov	r0, r3
 800261e:	3738      	adds	r7, #56	; 0x38
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	e000ed04 	.word	0xe000ed04

08002628 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b090      	sub	sp, #64	; 0x40
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
 8002634:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800263a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800263c:	2b00      	cmp	r3, #0
 800263e:	d10a      	bne.n	8002656 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002644:	f383 8811 	msr	BASEPRI, r3
 8002648:	f3bf 8f6f 	isb	sy
 800264c:	f3bf 8f4f 	dsb	sy
 8002650:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002652:	bf00      	nop
 8002654:	e7fe      	b.n	8002654 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d103      	bne.n	8002664 <xQueueGenericSendFromISR+0x3c>
 800265c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <xQueueGenericSendFromISR+0x40>
 8002664:	2301      	movs	r3, #1
 8002666:	e000      	b.n	800266a <xQueueGenericSendFromISR+0x42>
 8002668:	2300      	movs	r3, #0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10a      	bne.n	8002684 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800266e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002672:	f383 8811 	msr	BASEPRI, r3
 8002676:	f3bf 8f6f 	isb	sy
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002680:	bf00      	nop
 8002682:	e7fe      	b.n	8002682 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d103      	bne.n	8002692 <xQueueGenericSendFromISR+0x6a>
 800268a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800268c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800268e:	2b01      	cmp	r3, #1
 8002690:	d101      	bne.n	8002696 <xQueueGenericSendFromISR+0x6e>
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <xQueueGenericSendFromISR+0x70>
 8002696:	2300      	movs	r3, #0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10a      	bne.n	80026b2 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 800269c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a0:	f383 8811 	msr	BASEPRI, r3
 80026a4:	f3bf 8f6f 	isb	sy
 80026a8:	f3bf 8f4f 	dsb	sy
 80026ac:	623b      	str	r3, [r7, #32]
    }
 80026ae:	bf00      	nop
 80026b0:	e7fe      	b.n	80026b0 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80026b2:	f001 ff1b 	bl	80044ec <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80026b6:	f3ef 8211 	mrs	r2, BASEPRI
 80026ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026be:	f383 8811 	msr	BASEPRI, r3
 80026c2:	f3bf 8f6f 	isb	sy
 80026c6:	f3bf 8f4f 	dsb	sy
 80026ca:	61fa      	str	r2, [r7, #28]
 80026cc:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80026ce:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80026d0:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80026d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026da:	429a      	cmp	r2, r3
 80026dc:	d302      	bcc.n	80026e4 <xQueueGenericSendFromISR+0xbc>
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d148      	bne.n	8002776 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80026e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80026ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026f2:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80026f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f6:	4618      	mov	r0, r3
 80026f8:	f004 f8c8 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 80026fc:	4601      	mov	r1, r0
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	461a      	mov	r2, r3
 8002702:	2060      	movs	r0, #96	; 0x60
 8002704:	f003 fada 	bl	8005cbc <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	68b9      	ldr	r1, [r7, #8]
 800270c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800270e:	f000 f94f 	bl	80029b0 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002712:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800271a:	d112      	bne.n	8002742 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800271c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800271e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002720:	2b00      	cmp	r3, #0
 8002722:	d025      	beq.n	8002770 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002726:	3324      	adds	r3, #36	; 0x24
 8002728:	4618      	mov	r0, r3
 800272a:	f000 fe87 	bl	800343c <xTaskRemoveFromEventList>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d01d      	beq.n	8002770 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d01a      	beq.n	8002770 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	e016      	b.n	8002770 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002742:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002746:	2b7f      	cmp	r3, #127	; 0x7f
 8002748:	d10a      	bne.n	8002760 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 800274a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800274e:	f383 8811 	msr	BASEPRI, r3
 8002752:	f3bf 8f6f 	isb	sy
 8002756:	f3bf 8f4f 	dsb	sy
 800275a:	617b      	str	r3, [r7, #20]
    }
 800275c:	bf00      	nop
 800275e:	e7fe      	b.n	800275e <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002760:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002764:	3301      	adds	r3, #1
 8002766:	b2db      	uxtb	r3, r3
 8002768:	b25a      	sxtb	r2, r3
 800276a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002770:	2301      	movs	r3, #1
 8002772:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002774:	e00b      	b.n	800278e <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002778:	4618      	mov	r0, r3
 800277a:	f004 f887 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 800277e:	4601      	mov	r1, r0
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	461a      	mov	r2, r3
 8002784:	2060      	movs	r0, #96	; 0x60
 8002786:	f003 fa99 	bl	8005cbc <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 800278a:	2300      	movs	r3, #0
 800278c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800278e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002790:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002798:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800279a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800279c:	4618      	mov	r0, r3
 800279e:	3740      	adds	r7, #64	; 0x40
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80027a4:	b590      	push	{r4, r7, lr}
 80027a6:	b08f      	sub	sp, #60	; 0x3c
 80027a8:	af02      	add	r7, sp, #8
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80027b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10a      	bne.n	80027d4 <xQueueReceive+0x30>
        __asm volatile
 80027be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c2:	f383 8811 	msr	BASEPRI, r3
 80027c6:	f3bf 8f6f 	isb	sy
 80027ca:	f3bf 8f4f 	dsb	sy
 80027ce:	623b      	str	r3, [r7, #32]
    }
 80027d0:	bf00      	nop
 80027d2:	e7fe      	b.n	80027d2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d103      	bne.n	80027e2 <xQueueReceive+0x3e>
 80027da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <xQueueReceive+0x42>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <xQueueReceive+0x44>
 80027e6:	2300      	movs	r3, #0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d10a      	bne.n	8002802 <xQueueReceive+0x5e>
        __asm volatile
 80027ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027f0:	f383 8811 	msr	BASEPRI, r3
 80027f4:	f3bf 8f6f 	isb	sy
 80027f8:	f3bf 8f4f 	dsb	sy
 80027fc:	61fb      	str	r3, [r7, #28]
    }
 80027fe:	bf00      	nop
 8002800:	e7fe      	b.n	8002800 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002802:	f000 ffb5 	bl	8003770 <xTaskGetSchedulerState>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d102      	bne.n	8002812 <xQueueReceive+0x6e>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <xQueueReceive+0x72>
 8002812:	2301      	movs	r3, #1
 8002814:	e000      	b.n	8002818 <xQueueReceive+0x74>
 8002816:	2300      	movs	r3, #0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d10a      	bne.n	8002832 <xQueueReceive+0x8e>
        __asm volatile
 800281c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002820:	f383 8811 	msr	BASEPRI, r3
 8002824:	f3bf 8f6f 	isb	sy
 8002828:	f3bf 8f4f 	dsb	sy
 800282c:	61bb      	str	r3, [r7, #24]
    }
 800282e:	bf00      	nop
 8002830:	e7fe      	b.n	8002830 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002832:	f001 fd6f 	bl	8004314 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800283a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800283c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283e:	2b00      	cmp	r3, #0
 8002840:	d024      	beq.n	800288c <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002842:	68b9      	ldr	r1, [r7, #8]
 8002844:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002846:	f000 f91d 	bl	8002a84 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 800284a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800284c:	4618      	mov	r0, r3
 800284e:	f004 f81d 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 8002852:	4604      	mov	r4, r0
 8002854:	2000      	movs	r0, #0
 8002856:	f004 f819 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 800285a:	4602      	mov	r2, r0
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2101      	movs	r1, #1
 8002860:	9100      	str	r1, [sp, #0]
 8002862:	4621      	mov	r1, r4
 8002864:	205c      	movs	r0, #92	; 0x5c
 8002866:	f003 faf9 	bl	8005e5c <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286c:	1e5a      	subs	r2, r3, #1
 800286e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002870:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d004      	beq.n	8002884 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800287a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800287c:	3310      	adds	r3, #16
 800287e:	4618      	mov	r0, r3
 8002880:	f000 fddc 	bl	800343c <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002884:	f001 fd76 	bl	8004374 <vPortExitCritical>
                return pdPASS;
 8002888:	2301      	movs	r3, #1
 800288a:	e08a      	b.n	80029a2 <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d113      	bne.n	80028ba <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002892:	f001 fd6f 	bl	8004374 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002898:	4618      	mov	r0, r3
 800289a:	f003 fff7 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 800289e:	4604      	mov	r4, r0
 80028a0:	2000      	movs	r0, #0
 80028a2:	f003 fff3 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 80028a6:	4602      	mov	r2, r0
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2101      	movs	r1, #1
 80028ac:	9100      	str	r1, [sp, #0]
 80028ae:	4621      	mov	r1, r4
 80028b0:	205c      	movs	r0, #92	; 0x5c
 80028b2:	f003 fad3 	bl	8005e5c <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80028b6:	2300      	movs	r3, #0
 80028b8:	e073      	b.n	80029a2 <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 80028ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d106      	bne.n	80028ce <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80028c0:	f107 0310 	add.w	r3, r7, #16
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 fe1f 	bl	8003508 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80028ca:	2301      	movs	r3, #1
 80028cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80028ce:	f001 fd51 	bl	8004374 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80028d2:	f000 fb9b 	bl	800300c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80028d6:	f001 fd1d 	bl	8004314 <vPortEnterCritical>
 80028da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028e0:	b25b      	sxtb	r3, r3
 80028e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e6:	d103      	bne.n	80028f0 <xQueueReceive+0x14c>
 80028e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fc:	d103      	bne.n	8002906 <xQueueReceive+0x162>
 80028fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002906:	f001 fd35 	bl	8004374 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800290a:	1d3a      	adds	r2, r7, #4
 800290c:	f107 0310 	add.w	r3, r7, #16
 8002910:	4611      	mov	r1, r2
 8002912:	4618      	mov	r0, r3
 8002914:	f000 fe0e 	bl	8003534 <xTaskCheckForTimeOut>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d124      	bne.n	8002968 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800291e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002920:	f000 f928 	bl	8002b74 <prvIsQueueEmpty>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d018      	beq.n	800295c <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800292a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292c:	3324      	adds	r3, #36	; 0x24
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	4611      	mov	r1, r2
 8002932:	4618      	mov	r0, r3
 8002934:	f000 fd30 	bl	8003398 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002938:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800293a:	f000 f8c9 	bl	8002ad0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800293e:	f000 fb73 	bl	8003028 <xTaskResumeAll>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	f47f af74 	bne.w	8002832 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800294a:	4b18      	ldr	r3, [pc, #96]	; (80029ac <xQueueReceive+0x208>)
 800294c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	f3bf 8f4f 	dsb	sy
 8002956:	f3bf 8f6f 	isb	sy
 800295a:	e76a      	b.n	8002832 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800295c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800295e:	f000 f8b7 	bl	8002ad0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002962:	f000 fb61 	bl	8003028 <xTaskResumeAll>
 8002966:	e764      	b.n	8002832 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002968:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800296a:	f000 f8b1 	bl	8002ad0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800296e:	f000 fb5b 	bl	8003028 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002972:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002974:	f000 f8fe 	bl	8002b74 <prvIsQueueEmpty>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	f43f af59 	beq.w	8002832 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002982:	4618      	mov	r0, r3
 8002984:	f003 ff82 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 8002988:	4604      	mov	r4, r0
 800298a:	2000      	movs	r0, #0
 800298c:	f003 ff7e 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 8002990:	4602      	mov	r2, r0
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2101      	movs	r1, #1
 8002996:	9100      	str	r1, [sp, #0]
 8002998:	4621      	mov	r1, r4
 800299a:	205c      	movs	r0, #92	; 0x5c
 800299c:	f003 fa5e 	bl	8005e5c <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80029a0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3734      	adds	r7, #52	; 0x34
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd90      	pop	{r4, r7, pc}
 80029aa:	bf00      	nop
 80029ac:	e000ed04 	.word	0xe000ed04

080029b0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10d      	bne.n	80029ea <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d14d      	bne.n	8002a72 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 fee6 	bl	80037ac <xTaskPriorityDisinherit>
 80029e0:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	e043      	b.n	8002a72 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d119      	bne.n	8002a24 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6858      	ldr	r0, [r3, #4]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f8:	461a      	mov	r2, r3
 80029fa:	68b9      	ldr	r1, [r7, #8]
 80029fc:	f004 f8f8 	bl	8006bf0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a08:	441a      	add	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d32b      	bcc.n	8002a72 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	e026      	b.n	8002a72 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	68d8      	ldr	r0, [r3, #12]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	68b9      	ldr	r1, [r7, #8]
 8002a30:	f004 f8de 	bl	8006bf0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	68da      	ldr	r2, [r3, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	425b      	negs	r3, r3
 8002a3e:	441a      	add	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d207      	bcs.n	8002a60 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	425b      	negs	r3, r3
 8002a5a:	441a      	add	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d105      	bne.n	8002a72 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1c5a      	adds	r2, r3, #1
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002a7a:	697b      	ldr	r3, [r7, #20]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d018      	beq.n	8002ac8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	441a      	add	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d303      	bcc.n	8002ab8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68d9      	ldr	r1, [r3, #12]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	6838      	ldr	r0, [r7, #0]
 8002ac4:	f004 f894 	bl	8006bf0 <memcpy>
    }
}
 8002ac8:	bf00      	nop
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002ad8:	f001 fc1c 	bl	8004314 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ae2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ae4:	e011      	b.n	8002b0a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d012      	beq.n	8002b14 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3324      	adds	r3, #36	; 0x24
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fca2 	bl	800343c <xTaskRemoveFromEventList>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002afe:	f000 fd7f 	bl	8003600 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	3b01      	subs	r3, #1
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	dce9      	bgt.n	8002ae6 <prvUnlockQueue+0x16>
 8002b12:	e000      	b.n	8002b16 <prvUnlockQueue+0x46>
                        break;
 8002b14:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	22ff      	movs	r2, #255	; 0xff
 8002b1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002b1e:	f001 fc29 	bl	8004374 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002b22:	f001 fbf7 	bl	8004314 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b2c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b2e:	e011      	b.n	8002b54 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d012      	beq.n	8002b5e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3310      	adds	r3, #16
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 fc7d 	bl	800343c <xTaskRemoveFromEventList>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002b48:	f000 fd5a 	bl	8003600 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002b4c:	7bbb      	ldrb	r3, [r7, #14]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	dce9      	bgt.n	8002b30 <prvUnlockQueue+0x60>
 8002b5c:	e000      	b.n	8002b60 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002b5e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	22ff      	movs	r2, #255	; 0xff
 8002b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002b68:	f001 fc04 	bl	8004374 <vPortExitCritical>
}
 8002b6c:	bf00      	nop
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002b7c:	f001 fbca 	bl	8004314 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d102      	bne.n	8002b8e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	e001      	b.n	8002b92 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002b92:	f001 fbef 	bl	8004374 <vPortExitCritical>

    return xReturn;
 8002b96:	68fb      	ldr	r3, [r7, #12]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ba8:	f001 fbb4 	bl	8004314 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d102      	bne.n	8002bbe <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	e001      	b.n	8002bc2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002bc2:	f001 fbd7 	bl	8004374 <vPortExitCritical>

    return xReturn;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60fb      	str	r3, [r7, #12]
 8002bde:	e01e      	b.n	8002c1e <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002be0:	4a13      	ldr	r2, [pc, #76]	; (8002c30 <vQueueAddToRegistry+0x60>)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d115      	bne.n	8002c18 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002bec:	4910      	ldr	r1, [pc, #64]	; (8002c30 <vQueueAddToRegistry+0x60>)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002bf6:	4a0e      	ldr	r2, [pc, #56]	; (8002c30 <vQueueAddToRegistry+0x60>)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	4413      	add	r3, r2
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f003 fe41 	bl	800688c <SEGGER_SYSVIEW_ShrinkId>
 8002c0a:	4601      	mov	r1, r0
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	2071      	movs	r0, #113	; 0x71
 8002c12:	f003 f853 	bl	8005cbc <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002c16:	e006      	b.n	8002c26 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b07      	cmp	r3, #7
 8002c22:	d9dd      	bls.n	8002be0 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002c24:	bf00      	nop
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	2001442c 	.word	0x2001442c

08002c34 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002c44:	f001 fb66 	bl	8004314 <vPortEnterCritical>
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c4e:	b25b      	sxtb	r3, r3
 8002c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c54:	d103      	bne.n	8002c5e <vQueueWaitForMessageRestricted+0x2a>
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c64:	b25b      	sxtb	r3, r3
 8002c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c6a:	d103      	bne.n	8002c74 <vQueueWaitForMessageRestricted+0x40>
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c74:	f001 fb7e 	bl	8004374 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d106      	bne.n	8002c8e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	3324      	adds	r3, #36	; 0x24
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	68b9      	ldr	r1, [r7, #8]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 fba9 	bl	80033e0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002c8e:	6978      	ldr	r0, [r7, #20]
 8002c90:	f7ff ff1e 	bl	8002ad0 <prvUnlockQueue>
    }
 8002c94:	bf00      	nop
 8002c96:	3718      	adds	r7, #24
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b08c      	sub	sp, #48	; 0x30
 8002ca0:	af04      	add	r7, sp, #16
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	603b      	str	r3, [r7, #0]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002cac:	88fb      	ldrh	r3, [r7, #6]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f001 fc5b 	bl	800456c <pvPortMalloc>
 8002cb6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00e      	beq.n	8002cdc <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002cbe:	2058      	movs	r0, #88	; 0x58
 8002cc0:	f001 fc54 	bl	800456c <pvPortMalloc>
 8002cc4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	631a      	str	r2, [r3, #48]	; 0x30
 8002cd2:	e005      	b.n	8002ce0 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002cd4:	6978      	ldr	r0, [r7, #20]
 8002cd6:	f001 fd29 	bl	800472c <vPortFree>
 8002cda:	e001      	b.n	8002ce0 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d013      	beq.n	8002d0e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ce6:	88fa      	ldrh	r2, [r7, #6]
 8002ce8:	2300      	movs	r3, #0
 8002cea:	9303      	str	r3, [sp, #12]
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	9302      	str	r3, [sp, #8]
 8002cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cf2:	9301      	str	r3, [sp, #4]
 8002cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf6:	9300      	str	r3, [sp, #0]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	68b9      	ldr	r1, [r7, #8]
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 f80e 	bl	8002d1e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002d02:	69f8      	ldr	r0, [r7, #28]
 8002d04:	f000 f8a2 	bl	8002e4c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	61bb      	str	r3, [r7, #24]
 8002d0c:	e002      	b.n	8002d14 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d12:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002d14:	69bb      	ldr	r3, [r7, #24]
    }
 8002d16:	4618      	mov	r0, r3
 8002d18:	3720      	adds	r7, #32
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b088      	sub	sp, #32
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d2e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	461a      	mov	r2, r3
 8002d36:	21a5      	movs	r1, #165	; 0xa5
 8002d38:	f003 ff68 	bl	8006c0c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d46:	3b01      	subs	r3, #1
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4413      	add	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	f023 0307 	bic.w	r3, r3, #7
 8002d54:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00a      	beq.n	8002d76 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d64:	f383 8811 	msr	BASEPRI, r3
 8002d68:	f3bf 8f6f 	isb	sy
 8002d6c:	f3bf 8f4f 	dsb	sy
 8002d70:	617b      	str	r3, [r7, #20]
    }
 8002d72:	bf00      	nop
 8002d74:	e7fe      	b.n	8002d74 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d01f      	beq.n	8002dbc <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61fb      	str	r3, [r7, #28]
 8002d80:	e012      	b.n	8002da8 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	4413      	add	r3, r2
 8002d88:	7819      	ldrb	r1, [r3, #0]
 8002d8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	4413      	add	r3, r2
 8002d90:	3334      	adds	r3, #52	; 0x34
 8002d92:	460a      	mov	r2, r1
 8002d94:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d006      	beq.n	8002db0 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	3301      	adds	r3, #1
 8002da6:	61fb      	str	r3, [r7, #28]
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	2b09      	cmp	r3, #9
 8002dac:	d9e9      	bls.n	8002d82 <prvInitialiseNewTask+0x64>
 8002dae:	e000      	b.n	8002db2 <prvInitialiseNewTask+0x94>
            {
                break;
 8002db0:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002dba:	e003      	b.n	8002dc4 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc6:	2b04      	cmp	r3, #4
 8002dc8:	d901      	bls.n	8002dce <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002dca:	2304      	movs	r3, #4
 8002dcc:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dd2:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dd8:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ddc:	2200      	movs	r2, #0
 8002dde:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de2:	3304      	adds	r3, #4
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff f999 	bl	800211c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dec:	3318      	adds	r3, #24
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7ff f994 	bl	800211c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002df8:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dfc:	f1c3 0205 	rsb	r2, r3, #5
 8002e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e02:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e08:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0c:	3350      	adds	r3, #80	; 0x50
 8002e0e:	2204      	movs	r2, #4
 8002e10:	2100      	movs	r1, #0
 8002e12:	4618      	mov	r0, r3
 8002e14:	f003 fefa 	bl	8006c0c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e1a:	3354      	adds	r3, #84	; 0x54
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	2100      	movs	r1, #0
 8002e20:	4618      	mov	r0, r3
 8002e22:	f003 fef3 	bl	8006c0c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002e26:	683a      	ldr	r2, [r7, #0]
 8002e28:	68f9      	ldr	r1, [r7, #12]
 8002e2a:	69b8      	ldr	r0, [r7, #24]
 8002e2c:	f001 f8c8 	bl	8003fc0 <pxPortInitialiseStack>
 8002e30:	4602      	mov	r2, r0
 8002e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e34:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d002      	beq.n	8002e42 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e40:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002e42:	bf00      	nop
 8002e44:	3720      	adds	r7, #32
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
	...

08002e4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002e4c:	b5b0      	push	{r4, r5, r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002e54:	f001 fa5e 	bl	8004314 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002e58:	4b35      	ldr	r3, [pc, #212]	; (8002f30 <prvAddNewTaskToReadyList+0xe4>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	4a34      	ldr	r2, [pc, #208]	; (8002f30 <prvAddNewTaskToReadyList+0xe4>)
 8002e60:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002e62:	4b34      	ldr	r3, [pc, #208]	; (8002f34 <prvAddNewTaskToReadyList+0xe8>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d109      	bne.n	8002e7e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002e6a:	4a32      	ldr	r2, [pc, #200]	; (8002f34 <prvAddNewTaskToReadyList+0xe8>)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002e70:	4b2f      	ldr	r3, [pc, #188]	; (8002f30 <prvAddNewTaskToReadyList+0xe4>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d110      	bne.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002e78:	f000 fbe0 	bl	800363c <prvInitialiseTaskLists>
 8002e7c:	e00d      	b.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002e7e:	4b2e      	ldr	r3, [pc, #184]	; (8002f38 <prvAddNewTaskToReadyList+0xec>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d109      	bne.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e86:	4b2b      	ldr	r3, [pc, #172]	; (8002f34 <prvAddNewTaskToReadyList+0xe8>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d802      	bhi.n	8002e9a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002e94:	4a27      	ldr	r2, [pc, #156]	; (8002f34 <prvAddNewTaskToReadyList+0xe8>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002e9a:	4b28      	ldr	r3, [pc, #160]	; (8002f3c <prvAddNewTaskToReadyList+0xf0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	4a26      	ldr	r2, [pc, #152]	; (8002f3c <prvAddNewTaskToReadyList+0xf0>)
 8002ea2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002ea4:	4b25      	ldr	r3, [pc, #148]	; (8002f3c <prvAddNewTaskToReadyList+0xf0>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d016      	beq.n	8002ee0 <prvAddNewTaskToReadyList+0x94>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f003 fbc3 	bl	8006640 <SEGGER_SYSVIEW_OnTaskCreate>
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	461d      	mov	r5, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	461c      	mov	r4, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	1ae3      	subs	r3, r4, r3
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	462b      	mov	r3, r5
 8002edc:	f001 fdc8 	bl	8004a70 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f003 fc30 	bl	8006748 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eec:	2201      	movs	r2, #1
 8002eee:	409a      	lsls	r2, r3
 8002ef0:	4b13      	ldr	r3, [pc, #76]	; (8002f40 <prvAddNewTaskToReadyList+0xf4>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	4a12      	ldr	r2, [pc, #72]	; (8002f40 <prvAddNewTaskToReadyList+0xf4>)
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	4a0f      	ldr	r2, [pc, #60]	; (8002f44 <prvAddNewTaskToReadyList+0xf8>)
 8002f08:	441a      	add	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4610      	mov	r0, r2
 8002f12:	f7ff f910 	bl	8002136 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002f16:	f001 fa2d 	bl	8004374 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002f1a:	4b07      	ldr	r3, [pc, #28]	; (8002f38 <prvAddNewTaskToReadyList+0xec>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002f22:	4b04      	ldr	r3, [pc, #16]	; (8002f34 <prvAddNewTaskToReadyList+0xe8>)
 8002f24:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	2000016c 	.word	0x2000016c
 8002f34:	20000094 	.word	0x20000094
 8002f38:	20000178 	.word	0x20000178
 8002f3c:	20000188 	.word	0x20000188
 8002f40:	20000174 	.word	0x20000174
 8002f44:	20000098 	.word	0x20000098

08002f48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002f4e:	4b27      	ldr	r3, [pc, #156]	; (8002fec <vTaskStartScheduler+0xa4>)
 8002f50:	9301      	str	r3, [sp, #4]
 8002f52:	2300      	movs	r3, #0
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	2300      	movs	r3, #0
 8002f58:	2282      	movs	r2, #130	; 0x82
 8002f5a:	4925      	ldr	r1, [pc, #148]	; (8002ff0 <vTaskStartScheduler+0xa8>)
 8002f5c:	4825      	ldr	r0, [pc, #148]	; (8002ff4 <vTaskStartScheduler+0xac>)
 8002f5e:	f7ff fe9d 	bl	8002c9c <xTaskCreate>
 8002f62:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d102      	bne.n	8002f70 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002f6a:	f000 fd17 	bl	800399c <xTimerCreateTimerTask>
 8002f6e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d124      	bne.n	8002fc0 <vTaskStartScheduler+0x78>
        __asm volatile
 8002f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f7a:	f383 8811 	msr	BASEPRI, r3
 8002f7e:	f3bf 8f6f 	isb	sy
 8002f82:	f3bf 8f4f 	dsb	sy
 8002f86:	60bb      	str	r3, [r7, #8]
    }
 8002f88:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002f8a:	4b1b      	ldr	r3, [pc, #108]	; (8002ff8 <vTaskStartScheduler+0xb0>)
 8002f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f90:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002f92:	4b1a      	ldr	r3, [pc, #104]	; (8002ffc <vTaskStartScheduler+0xb4>)
 8002f94:	2201      	movs	r2, #1
 8002f96:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002f98:	4b19      	ldr	r3, [pc, #100]	; (8003000 <vTaskStartScheduler+0xb8>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002f9e:	4b19      	ldr	r3, [pc, #100]	; (8003004 <vTaskStartScheduler+0xbc>)
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	4b12      	ldr	r3, [pc, #72]	; (8002fec <vTaskStartScheduler+0xa4>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d102      	bne.n	8002fb0 <vTaskStartScheduler+0x68>
 8002faa:	f003 fb2d 	bl	8006608 <SEGGER_SYSVIEW_OnIdle>
 8002fae:	e004      	b.n	8002fba <vTaskStartScheduler+0x72>
 8002fb0:	4b14      	ldr	r3, [pc, #80]	; (8003004 <vTaskStartScheduler+0xbc>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f003 fb85 	bl	80066c4 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002fba:	f001 f88b 	bl	80040d4 <xPortStartScheduler>
 8002fbe:	e00e      	b.n	8002fde <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc6:	d10a      	bne.n	8002fde <vTaskStartScheduler+0x96>
        __asm volatile
 8002fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fcc:	f383 8811 	msr	BASEPRI, r3
 8002fd0:	f3bf 8f6f 	isb	sy
 8002fd4:	f3bf 8f4f 	dsb	sy
 8002fd8:	607b      	str	r3, [r7, #4]
    }
 8002fda:	bf00      	nop
 8002fdc:	e7fe      	b.n	8002fdc <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002fde:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <vTaskStartScheduler+0xc0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
}
 8002fe2:	bf00      	nop
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000190 	.word	0x20000190
 8002ff0:	080074fc 	.word	0x080074fc
 8002ff4:	08003619 	.word	0x08003619
 8002ff8:	2000018c 	.word	0x2000018c
 8002ffc:	20000178 	.word	0x20000178
 8003000:	20000170 	.word	0x20000170
 8003004:	20000094 	.word	0x20000094
 8003008:	2000000c 	.word	0x2000000c

0800300c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003010:	4b04      	ldr	r3, [pc, #16]	; (8003024 <vTaskSuspendAll+0x18>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	3301      	adds	r3, #1
 8003016:	4a03      	ldr	r2, [pc, #12]	; (8003024 <vTaskSuspendAll+0x18>)
 8003018:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800301a:	bf00      	nop
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	20000194 	.word	0x20000194

08003028 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003032:	2300      	movs	r3, #0
 8003034:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003036:	4b3d      	ldr	r3, [pc, #244]	; (800312c <xTaskResumeAll+0x104>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10a      	bne.n	8003054 <xTaskResumeAll+0x2c>
        __asm volatile
 800303e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003042:	f383 8811 	msr	BASEPRI, r3
 8003046:	f3bf 8f6f 	isb	sy
 800304a:	f3bf 8f4f 	dsb	sy
 800304e:	603b      	str	r3, [r7, #0]
    }
 8003050:	bf00      	nop
 8003052:	e7fe      	b.n	8003052 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003054:	f001 f95e 	bl	8004314 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003058:	4b34      	ldr	r3, [pc, #208]	; (800312c <xTaskResumeAll+0x104>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	3b01      	subs	r3, #1
 800305e:	4a33      	ldr	r2, [pc, #204]	; (800312c <xTaskResumeAll+0x104>)
 8003060:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003062:	4b32      	ldr	r3, [pc, #200]	; (800312c <xTaskResumeAll+0x104>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d159      	bne.n	800311e <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800306a:	4b31      	ldr	r3, [pc, #196]	; (8003130 <xTaskResumeAll+0x108>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d055      	beq.n	800311e <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003072:	e032      	b.n	80030da <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003074:	4b2f      	ldr	r3, [pc, #188]	; (8003134 <xTaskResumeAll+0x10c>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	3318      	adds	r3, #24
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff f8b5 	bl	80021f0 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	3304      	adds	r3, #4
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff f8b0 	bl	80021f0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4618      	mov	r0, r3
 8003094:	f003 fb58 	bl	8006748 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309c:	2201      	movs	r2, #1
 800309e:	409a      	lsls	r2, r3
 80030a0:	4b25      	ldr	r3, [pc, #148]	; (8003138 <xTaskResumeAll+0x110>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	4a24      	ldr	r2, [pc, #144]	; (8003138 <xTaskResumeAll+0x110>)
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ae:	4613      	mov	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4a21      	ldr	r2, [pc, #132]	; (800313c <xTaskResumeAll+0x114>)
 80030b8:	441a      	add	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	3304      	adds	r3, #4
 80030be:	4619      	mov	r1, r3
 80030c0:	4610      	mov	r0, r2
 80030c2:	f7ff f838 	bl	8002136 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ca:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <xTaskResumeAll+0x118>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d302      	bcc.n	80030da <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80030d4:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <xTaskResumeAll+0x11c>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030da:	4b16      	ldr	r3, [pc, #88]	; (8003134 <xTaskResumeAll+0x10c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1c8      	bne.n	8003074 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80030e8:	f000 fb26 	bl	8003738 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80030ec:	4b16      	ldr	r3, [pc, #88]	; (8003148 <xTaskResumeAll+0x120>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d010      	beq.n	800311a <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80030f8:	f000 f84a 	bl	8003190 <xTaskIncrementTick>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d002      	beq.n	8003108 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8003102:	4b10      	ldr	r3, [pc, #64]	; (8003144 <xTaskResumeAll+0x11c>)
 8003104:	2201      	movs	r2, #1
 8003106:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	3b01      	subs	r3, #1
 800310c:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1f1      	bne.n	80030f8 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <xTaskResumeAll+0x120>)
 8003116:	2200      	movs	r2, #0
 8003118:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800311a:	4b0a      	ldr	r3, [pc, #40]	; (8003144 <xTaskResumeAll+0x11c>)
 800311c:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800311e:	f001 f929 	bl	8004374 <vPortExitCritical>

    return xAlreadyYielded;
 8003122:	687b      	ldr	r3, [r7, #4]
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000194 	.word	0x20000194
 8003130:	2000016c 	.word	0x2000016c
 8003134:	2000012c 	.word	0x2000012c
 8003138:	20000174 	.word	0x20000174
 800313c:	20000098 	.word	0x20000098
 8003140:	20000094 	.word	0x20000094
 8003144:	20000180 	.word	0x20000180
 8003148:	2000017c 	.word	0x2000017c

0800314c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003152:	4b05      	ldr	r3, [pc, #20]	; (8003168 <xTaskGetTickCount+0x1c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003158:	687b      	ldr	r3, [r7, #4]
}
 800315a:	4618      	mov	r0, r3
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	20000170 	.word	0x20000170

0800316c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003172:	f001 f9bb 	bl	80044ec <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003176:	2300      	movs	r3, #0
 8003178:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800317a:	4b04      	ldr	r3, [pc, #16]	; (800318c <xTaskGetTickCountFromISR+0x20>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003180:	683b      	ldr	r3, [r7, #0]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000170 	.word	0x20000170

08003190 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800319a:	4b41      	ldr	r3, [pc, #260]	; (80032a0 <xTaskIncrementTick+0x110>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d173      	bne.n	800328a <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80031a2:	4b40      	ldr	r3, [pc, #256]	; (80032a4 <xTaskIncrementTick+0x114>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	3301      	adds	r3, #1
 80031a8:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80031aa:	4a3e      	ldr	r2, [pc, #248]	; (80032a4 <xTaskIncrementTick+0x114>)
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d120      	bne.n	80031f8 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 80031b6:	4b3c      	ldr	r3, [pc, #240]	; (80032a8 <xTaskIncrementTick+0x118>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00a      	beq.n	80031d6 <xTaskIncrementTick+0x46>
        __asm volatile
 80031c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c4:	f383 8811 	msr	BASEPRI, r3
 80031c8:	f3bf 8f6f 	isb	sy
 80031cc:	f3bf 8f4f 	dsb	sy
 80031d0:	603b      	str	r3, [r7, #0]
    }
 80031d2:	bf00      	nop
 80031d4:	e7fe      	b.n	80031d4 <xTaskIncrementTick+0x44>
 80031d6:	4b34      	ldr	r3, [pc, #208]	; (80032a8 <xTaskIncrementTick+0x118>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	4b33      	ldr	r3, [pc, #204]	; (80032ac <xTaskIncrementTick+0x11c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a31      	ldr	r2, [pc, #196]	; (80032a8 <xTaskIncrementTick+0x118>)
 80031e2:	6013      	str	r3, [r2, #0]
 80031e4:	4a31      	ldr	r2, [pc, #196]	; (80032ac <xTaskIncrementTick+0x11c>)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b31      	ldr	r3, [pc, #196]	; (80032b0 <xTaskIncrementTick+0x120>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3301      	adds	r3, #1
 80031f0:	4a2f      	ldr	r2, [pc, #188]	; (80032b0 <xTaskIncrementTick+0x120>)
 80031f2:	6013      	str	r3, [r2, #0]
 80031f4:	f000 faa0 	bl	8003738 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80031f8:	4b2e      	ldr	r3, [pc, #184]	; (80032b4 <xTaskIncrementTick+0x124>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	693a      	ldr	r2, [r7, #16]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d348      	bcc.n	8003294 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003202:	4b29      	ldr	r3, [pc, #164]	; (80032a8 <xTaskIncrementTick+0x118>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d104      	bne.n	8003216 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800320c:	4b29      	ldr	r3, [pc, #164]	; (80032b4 <xTaskIncrementTick+0x124>)
 800320e:	f04f 32ff 	mov.w	r2, #4294967295
 8003212:	601a      	str	r2, [r3, #0]
                    break;
 8003214:	e03e      	b.n	8003294 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003216:	4b24      	ldr	r3, [pc, #144]	; (80032a8 <xTaskIncrementTick+0x118>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	429a      	cmp	r2, r3
 800322c:	d203      	bcs.n	8003236 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800322e:	4a21      	ldr	r2, [pc, #132]	; (80032b4 <xTaskIncrementTick+0x124>)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003234:	e02e      	b.n	8003294 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	3304      	adds	r3, #4
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe ffd8 	bl	80021f0 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	2b00      	cmp	r3, #0
 8003246:	d004      	beq.n	8003252 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	3318      	adds	r3, #24
 800324c:	4618      	mov	r0, r3
 800324e:	f7fe ffcf 	bl	80021f0 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	4618      	mov	r0, r3
 8003256:	f003 fa77 	bl	8006748 <SEGGER_SYSVIEW_OnTaskStartReady>
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325e:	2201      	movs	r2, #1
 8003260:	409a      	lsls	r2, r3
 8003262:	4b15      	ldr	r3, [pc, #84]	; (80032b8 <xTaskIncrementTick+0x128>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4313      	orrs	r3, r2
 8003268:	4a13      	ldr	r2, [pc, #76]	; (80032b8 <xTaskIncrementTick+0x128>)
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003270:	4613      	mov	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	4413      	add	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4a10      	ldr	r2, [pc, #64]	; (80032bc <xTaskIncrementTick+0x12c>)
 800327a:	441a      	add	r2, r3
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	3304      	adds	r3, #4
 8003280:	4619      	mov	r1, r3
 8003282:	4610      	mov	r0, r2
 8003284:	f7fe ff57 	bl	8002136 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003288:	e7bb      	b.n	8003202 <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800328a:	4b0d      	ldr	r3, [pc, #52]	; (80032c0 <xTaskIncrementTick+0x130>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	3301      	adds	r3, #1
 8003290:	4a0b      	ldr	r2, [pc, #44]	; (80032c0 <xTaskIncrementTick+0x130>)
 8003292:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003294:	697b      	ldr	r3, [r7, #20]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3718      	adds	r7, #24
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000194 	.word	0x20000194
 80032a4:	20000170 	.word	0x20000170
 80032a8:	20000124 	.word	0x20000124
 80032ac:	20000128 	.word	0x20000128
 80032b0:	20000184 	.word	0x20000184
 80032b4:	2000018c 	.word	0x2000018c
 80032b8:	20000174 	.word	0x20000174
 80032bc:	20000098 	.word	0x20000098
 80032c0:	2000017c 	.word	0x2000017c

080032c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80032ca:	4b2d      	ldr	r3, [pc, #180]	; (8003380 <vTaskSwitchContext+0xbc>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80032d2:	4b2c      	ldr	r3, [pc, #176]	; (8003384 <vTaskSwitchContext+0xc0>)
 80032d4:	2201      	movs	r2, #1
 80032d6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80032d8:	e04d      	b.n	8003376 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80032da:	4b2a      	ldr	r3, [pc, #168]	; (8003384 <vTaskSwitchContext+0xc0>)
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032e0:	4b29      	ldr	r3, [pc, #164]	; (8003388 <vTaskSwitchContext+0xc4>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	fab3 f383 	clz	r3, r3
 80032ec:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80032ee:	7afb      	ldrb	r3, [r7, #11]
 80032f0:	f1c3 031f 	rsb	r3, r3, #31
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	4925      	ldr	r1, [pc, #148]	; (800338c <vTaskSwitchContext+0xc8>)
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d10a      	bne.n	8003320 <vTaskSwitchContext+0x5c>
        __asm volatile
 800330a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800330e:	f383 8811 	msr	BASEPRI, r3
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	f3bf 8f4f 	dsb	sy
 800331a:	607b      	str	r3, [r7, #4]
    }
 800331c:	bf00      	nop
 800331e:	e7fe      	b.n	800331e <vTaskSwitchContext+0x5a>
 8003320:	697a      	ldr	r2, [r7, #20]
 8003322:	4613      	mov	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	4a18      	ldr	r2, [pc, #96]	; (800338c <vTaskSwitchContext+0xc8>)
 800332c:	4413      	add	r3, r2
 800332e:	613b      	str	r3, [r7, #16]
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	685a      	ldr	r2, [r3, #4]
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	3308      	adds	r3, #8
 8003342:	429a      	cmp	r2, r3
 8003344:	d104      	bne.n	8003350 <vTaskSwitchContext+0x8c>
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	605a      	str	r2, [r3, #4]
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	4a0e      	ldr	r2, [pc, #56]	; (8003390 <vTaskSwitchContext+0xcc>)
 8003358:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800335a:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <vTaskSwitchContext+0xcc>)
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4b0d      	ldr	r3, [pc, #52]	; (8003394 <vTaskSwitchContext+0xd0>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d102      	bne.n	800336c <vTaskSwitchContext+0xa8>
 8003366:	f003 f94f 	bl	8006608 <SEGGER_SYSVIEW_OnIdle>
}
 800336a:	e004      	b.n	8003376 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 800336c:	4b08      	ldr	r3, [pc, #32]	; (8003390 <vTaskSwitchContext+0xcc>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4618      	mov	r0, r3
 8003372:	f003 f9a7 	bl	80066c4 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003376:	bf00      	nop
 8003378:	3718      	adds	r7, #24
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	20000194 	.word	0x20000194
 8003384:	20000180 	.word	0x20000180
 8003388:	20000174 	.word	0x20000174
 800338c:	20000098 	.word	0x20000098
 8003390:	20000094 	.word	0x20000094
 8003394:	20000190 	.word	0x20000190

08003398 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d10a      	bne.n	80033be <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80033a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ac:	f383 8811 	msr	BASEPRI, r3
 80033b0:	f3bf 8f6f 	isb	sy
 80033b4:	f3bf 8f4f 	dsb	sy
 80033b8:	60fb      	str	r3, [r7, #12]
    }
 80033ba:	bf00      	nop
 80033bc:	e7fe      	b.n	80033bc <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80033be:	4b07      	ldr	r3, [pc, #28]	; (80033dc <vTaskPlaceOnEventList+0x44>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3318      	adds	r3, #24
 80033c4:	4619      	mov	r1, r3
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7fe fed9 	bl	800217e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80033cc:	2101      	movs	r1, #1
 80033ce:	6838      	ldr	r0, [r7, #0]
 80033d0:	f000 fa6c 	bl	80038ac <prvAddCurrentTaskToDelayedList>
}
 80033d4:	bf00      	nop
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000094 	.word	0x20000094

080033e0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10a      	bne.n	8003408 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80033f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f6:	f383 8811 	msr	BASEPRI, r3
 80033fa:	f3bf 8f6f 	isb	sy
 80033fe:	f3bf 8f4f 	dsb	sy
 8003402:	617b      	str	r3, [r7, #20]
    }
 8003404:	bf00      	nop
 8003406:	e7fe      	b.n	8003406 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003408:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <vTaskPlaceOnEventListRestricted+0x58>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	3318      	adds	r3, #24
 800340e:	4619      	mov	r1, r3
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f7fe fe90 	bl	8002136 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d002      	beq.n	8003422 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 800341c:	f04f 33ff 	mov.w	r3, #4294967295
 8003420:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003422:	2024      	movs	r0, #36	; 0x24
 8003424:	f002 fbf0 	bl	8005c08 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	68b8      	ldr	r0, [r7, #8]
 800342c:	f000 fa3e 	bl	80038ac <prvAddCurrentTaskToDelayedList>
    }
 8003430:	bf00      	nop
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000094 	.word	0x20000094

0800343c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10a      	bne.n	8003468 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003456:	f383 8811 	msr	BASEPRI, r3
 800345a:	f3bf 8f6f 	isb	sy
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	60fb      	str	r3, [r7, #12]
    }
 8003464:	bf00      	nop
 8003466:	e7fe      	b.n	8003466 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	3318      	adds	r3, #24
 800346c:	4618      	mov	r0, r3
 800346e:	f7fe febf 	bl	80021f0 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003472:	4b1f      	ldr	r3, [pc, #124]	; (80034f0 <xTaskRemoveFromEventList+0xb4>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d120      	bne.n	80034bc <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	3304      	adds	r3, #4
 800347e:	4618      	mov	r0, r3
 8003480:	f7fe feb6 	bl	80021f0 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	4618      	mov	r0, r3
 8003488:	f003 f95e 	bl	8006748 <SEGGER_SYSVIEW_OnTaskStartReady>
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003490:	2201      	movs	r2, #1
 8003492:	409a      	lsls	r2, r3
 8003494:	4b17      	ldr	r3, [pc, #92]	; (80034f4 <xTaskRemoveFromEventList+0xb8>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4313      	orrs	r3, r2
 800349a:	4a16      	ldr	r2, [pc, #88]	; (80034f4 <xTaskRemoveFromEventList+0xb8>)
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034a2:	4613      	mov	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4a13      	ldr	r2, [pc, #76]	; (80034f8 <xTaskRemoveFromEventList+0xbc>)
 80034ac:	441a      	add	r2, r3
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	3304      	adds	r3, #4
 80034b2:	4619      	mov	r1, r3
 80034b4:	4610      	mov	r0, r2
 80034b6:	f7fe fe3e 	bl	8002136 <vListInsertEnd>
 80034ba:	e005      	b.n	80034c8 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	3318      	adds	r3, #24
 80034c0:	4619      	mov	r1, r3
 80034c2:	480e      	ldr	r0, [pc, #56]	; (80034fc <xTaskRemoveFromEventList+0xc0>)
 80034c4:	f7fe fe37 	bl	8002136 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034cc:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <xTaskRemoveFromEventList+0xc4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d905      	bls.n	80034e2 <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80034d6:	2301      	movs	r3, #1
 80034d8:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80034da:	4b0a      	ldr	r3, [pc, #40]	; (8003504 <xTaskRemoveFromEventList+0xc8>)
 80034dc:	2201      	movs	r2, #1
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	e001      	b.n	80034e6 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 80034e2:	2300      	movs	r3, #0
 80034e4:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80034e6:	697b      	ldr	r3, [r7, #20]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3718      	adds	r7, #24
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	20000194 	.word	0x20000194
 80034f4:	20000174 	.word	0x20000174
 80034f8:	20000098 	.word	0x20000098
 80034fc:	2000012c 	.word	0x2000012c
 8003500:	20000094 	.word	0x20000094
 8003504:	20000180 	.word	0x20000180

08003508 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003510:	4b06      	ldr	r3, [pc, #24]	; (800352c <vTaskInternalSetTimeOutState+0x24>)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003518:	4b05      	ldr	r3, [pc, #20]	; (8003530 <vTaskInternalSetTimeOutState+0x28>)
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	605a      	str	r2, [r3, #4]
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	20000184 	.word	0x20000184
 8003530:	20000170 	.word	0x20000170

08003534 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b088      	sub	sp, #32
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10a      	bne.n	800355a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003548:	f383 8811 	msr	BASEPRI, r3
 800354c:	f3bf 8f6f 	isb	sy
 8003550:	f3bf 8f4f 	dsb	sy
 8003554:	613b      	str	r3, [r7, #16]
    }
 8003556:	bf00      	nop
 8003558:	e7fe      	b.n	8003558 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10a      	bne.n	8003576 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003564:	f383 8811 	msr	BASEPRI, r3
 8003568:	f3bf 8f6f 	isb	sy
 800356c:	f3bf 8f4f 	dsb	sy
 8003570:	60fb      	str	r3, [r7, #12]
    }
 8003572:	bf00      	nop
 8003574:	e7fe      	b.n	8003574 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003576:	f000 fecd 	bl	8004314 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800357a:	4b1f      	ldr	r3, [pc, #124]	; (80035f8 <xTaskCheckForTimeOut+0xc4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003592:	d102      	bne.n	800359a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003594:	2300      	movs	r3, #0
 8003596:	61fb      	str	r3, [r7, #28]
 8003598:	e026      	b.n	80035e8 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	4b17      	ldr	r3, [pc, #92]	; (80035fc <xTaskCheckForTimeOut+0xc8>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d00a      	beq.n	80035bc <xTaskCheckForTimeOut+0x88>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d305      	bcc.n	80035bc <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80035b0:	2301      	movs	r3, #1
 80035b2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	e015      	b.n	80035e8 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d20b      	bcs.n	80035de <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	1ad2      	subs	r2, r2, r3
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7ff ff98 	bl	8003508 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80035d8:	2300      	movs	r3, #0
 80035da:	61fb      	str	r3, [r7, #28]
 80035dc:	e004      	b.n	80035e8 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80035e4:	2301      	movs	r3, #1
 80035e6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80035e8:	f000 fec4 	bl	8004374 <vPortExitCritical>

    return xReturn;
 80035ec:	69fb      	ldr	r3, [r7, #28]
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3720      	adds	r7, #32
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	20000170 	.word	0x20000170
 80035fc:	20000184 	.word	0x20000184

08003600 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003604:	4b03      	ldr	r3, [pc, #12]	; (8003614 <vTaskMissedYield+0x14>)
 8003606:	2201      	movs	r2, #1
 8003608:	601a      	str	r2, [r3, #0]
}
 800360a:	bf00      	nop
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr
 8003614:	20000180 	.word	0x20000180

08003618 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003620:	f000 f84c 	bl	80036bc <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <prvIdleTask+0x20>)
 8003626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003634:	e7f4      	b.n	8003620 <prvIdleTask+0x8>
 8003636:	bf00      	nop
 8003638:	e000ed04 	.word	0xe000ed04

0800363c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003642:	2300      	movs	r3, #0
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	e00c      	b.n	8003662 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	4613      	mov	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4413      	add	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	4a12      	ldr	r2, [pc, #72]	; (800369c <prvInitialiseTaskLists+0x60>)
 8003654:	4413      	add	r3, r2
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe fd40 	bl	80020dc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3301      	adds	r3, #1
 8003660:	607b      	str	r3, [r7, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b04      	cmp	r3, #4
 8003666:	d9ef      	bls.n	8003648 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003668:	480d      	ldr	r0, [pc, #52]	; (80036a0 <prvInitialiseTaskLists+0x64>)
 800366a:	f7fe fd37 	bl	80020dc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800366e:	480d      	ldr	r0, [pc, #52]	; (80036a4 <prvInitialiseTaskLists+0x68>)
 8003670:	f7fe fd34 	bl	80020dc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003674:	480c      	ldr	r0, [pc, #48]	; (80036a8 <prvInitialiseTaskLists+0x6c>)
 8003676:	f7fe fd31 	bl	80020dc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800367a:	480c      	ldr	r0, [pc, #48]	; (80036ac <prvInitialiseTaskLists+0x70>)
 800367c:	f7fe fd2e 	bl	80020dc <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003680:	480b      	ldr	r0, [pc, #44]	; (80036b0 <prvInitialiseTaskLists+0x74>)
 8003682:	f7fe fd2b 	bl	80020dc <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003686:	4b0b      	ldr	r3, [pc, #44]	; (80036b4 <prvInitialiseTaskLists+0x78>)
 8003688:	4a05      	ldr	r2, [pc, #20]	; (80036a0 <prvInitialiseTaskLists+0x64>)
 800368a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800368c:	4b0a      	ldr	r3, [pc, #40]	; (80036b8 <prvInitialiseTaskLists+0x7c>)
 800368e:	4a05      	ldr	r2, [pc, #20]	; (80036a4 <prvInitialiseTaskLists+0x68>)
 8003690:	601a      	str	r2, [r3, #0]
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	20000098 	.word	0x20000098
 80036a0:	200000fc 	.word	0x200000fc
 80036a4:	20000110 	.word	0x20000110
 80036a8:	2000012c 	.word	0x2000012c
 80036ac:	20000140 	.word	0x20000140
 80036b0:	20000158 	.word	0x20000158
 80036b4:	20000124 	.word	0x20000124
 80036b8:	20000128 	.word	0x20000128

080036bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80036c2:	e019      	b.n	80036f8 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80036c4:	f000 fe26 	bl	8004314 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036c8:	4b10      	ldr	r3, [pc, #64]	; (800370c <prvCheckTasksWaitingTermination+0x50>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3304      	adds	r3, #4
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7fe fd8b 	bl	80021f0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80036da:	4b0d      	ldr	r3, [pc, #52]	; (8003710 <prvCheckTasksWaitingTermination+0x54>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	3b01      	subs	r3, #1
 80036e0:	4a0b      	ldr	r2, [pc, #44]	; (8003710 <prvCheckTasksWaitingTermination+0x54>)
 80036e2:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80036e4:	4b0b      	ldr	r3, [pc, #44]	; (8003714 <prvCheckTasksWaitingTermination+0x58>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	3b01      	subs	r3, #1
 80036ea:	4a0a      	ldr	r2, [pc, #40]	; (8003714 <prvCheckTasksWaitingTermination+0x58>)
 80036ec:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80036ee:	f000 fe41 	bl	8004374 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 f810 	bl	8003718 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80036f8:	4b06      	ldr	r3, [pc, #24]	; (8003714 <prvCheckTasksWaitingTermination+0x58>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1e1      	bne.n	80036c4 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003700:	bf00      	nop
 8003702:	bf00      	nop
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000140 	.word	0x20000140
 8003710:	2000016c 	.word	0x2000016c
 8003714:	20000154 	.word	0x20000154

08003718 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003724:	4618      	mov	r0, r3
 8003726:	f001 f801 	bl	800472c <vPortFree>
                vPortFree( pxTCB );
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 fffe 	bl	800472c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003730:	bf00      	nop
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800373c:	4b0a      	ldr	r3, [pc, #40]	; (8003768 <prvResetNextTaskUnblockTime+0x30>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d104      	bne.n	8003750 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003746:	4b09      	ldr	r3, [pc, #36]	; (800376c <prvResetNextTaskUnblockTime+0x34>)
 8003748:	f04f 32ff 	mov.w	r2, #4294967295
 800374c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800374e:	e005      	b.n	800375c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003750:	4b05      	ldr	r3, [pc, #20]	; (8003768 <prvResetNextTaskUnblockTime+0x30>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a04      	ldr	r2, [pc, #16]	; (800376c <prvResetNextTaskUnblockTime+0x34>)
 800375a:	6013      	str	r3, [r2, #0]
}
 800375c:	bf00      	nop
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	20000124 	.word	0x20000124
 800376c:	2000018c 	.word	0x2000018c

08003770 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003776:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <xTaskGetSchedulerState+0x34>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d102      	bne.n	8003784 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800377e:	2301      	movs	r3, #1
 8003780:	607b      	str	r3, [r7, #4]
 8003782:	e008      	b.n	8003796 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003784:	4b08      	ldr	r3, [pc, #32]	; (80037a8 <xTaskGetSchedulerState+0x38>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d102      	bne.n	8003792 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800378c:	2302      	movs	r3, #2
 800378e:	607b      	str	r3, [r7, #4]
 8003790:	e001      	b.n	8003796 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003792:	2300      	movs	r3, #0
 8003794:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003796:	687b      	ldr	r3, [r7, #4]
    }
 8003798:	4618      	mov	r0, r3
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	20000178 	.word	0x20000178
 80037a8:	20000194 	.word	0x20000194

080037ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d068      	beq.n	8003894 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80037c2:	4b37      	ldr	r3, [pc, #220]	; (80038a0 <xTaskPriorityDisinherit+0xf4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d00a      	beq.n	80037e2 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80037cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d0:	f383 8811 	msr	BASEPRI, r3
 80037d4:	f3bf 8f6f 	isb	sy
 80037d8:	f3bf 8f4f 	dsb	sy
 80037dc:	60fb      	str	r3, [r7, #12]
    }
 80037de:	bf00      	nop
 80037e0:	e7fe      	b.n	80037e0 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10a      	bne.n	8003800 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80037ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ee:	f383 8811 	msr	BASEPRI, r3
 80037f2:	f3bf 8f6f 	isb	sy
 80037f6:	f3bf 8f4f 	dsb	sy
 80037fa:	60bb      	str	r3, [r7, #8]
    }
 80037fc:	bf00      	nop
 80037fe:	e7fe      	b.n	80037fe <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003804:	1e5a      	subs	r2, r3, #1
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003812:	429a      	cmp	r2, r3
 8003814:	d03e      	beq.n	8003894 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800381a:	2b00      	cmp	r3, #0
 800381c:	d13a      	bne.n	8003894 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	3304      	adds	r3, #4
 8003822:	4618      	mov	r0, r3
 8003824:	f7fe fce4 	bl	80021f0 <uxListRemove>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10a      	bne.n	8003844 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003832:	2201      	movs	r2, #1
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	43da      	mvns	r2, r3
 800383a:	4b1a      	ldr	r3, [pc, #104]	; (80038a4 <xTaskPriorityDisinherit+0xf8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4013      	ands	r3, r2
 8003840:	4a18      	ldr	r2, [pc, #96]	; (80038a4 <xTaskPriorityDisinherit+0xf8>)
 8003842:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4619      	mov	r1, r3
 8003848:	204a      	movs	r0, #74	; 0x4a
 800384a:	f002 f9fb 	bl	8005c44 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800385a:	f1c3 0205 	rsb	r2, r3, #5
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003866:	2201      	movs	r2, #1
 8003868:	409a      	lsls	r2, r3
 800386a:	4b0e      	ldr	r3, [pc, #56]	; (80038a4 <xTaskPriorityDisinherit+0xf8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4313      	orrs	r3, r2
 8003870:	4a0c      	ldr	r2, [pc, #48]	; (80038a4 <xTaskPriorityDisinherit+0xf8>)
 8003872:	6013      	str	r3, [r2, #0]
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003878:	4613      	mov	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4413      	add	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4a09      	ldr	r2, [pc, #36]	; (80038a8 <xTaskPriorityDisinherit+0xfc>)
 8003882:	441a      	add	r2, r3
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	3304      	adds	r3, #4
 8003888:	4619      	mov	r1, r3
 800388a:	4610      	mov	r0, r2
 800388c:	f7fe fc53 	bl	8002136 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003890:	2301      	movs	r3, #1
 8003892:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003894:	697b      	ldr	r3, [r7, #20]
    }
 8003896:	4618      	mov	r0, r3
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	20000094 	.word	0x20000094
 80038a4:	20000174 	.word	0x20000174
 80038a8:	20000098 	.word	0x20000098

080038ac <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80038b6:	4b32      	ldr	r3, [pc, #200]	; (8003980 <prvAddCurrentTaskToDelayedList+0xd4>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038bc:	4b31      	ldr	r3, [pc, #196]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	3304      	adds	r3, #4
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fe fc94 	bl	80021f0 <uxListRemove>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10b      	bne.n	80038e6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80038ce:	4b2d      	ldr	r3, [pc, #180]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d4:	2201      	movs	r2, #1
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	43da      	mvns	r2, r3
 80038dc:	4b2a      	ldr	r3, [pc, #168]	; (8003988 <prvAddCurrentTaskToDelayedList+0xdc>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4013      	ands	r3, r2
 80038e2:	4a29      	ldr	r2, [pc, #164]	; (8003988 <prvAddCurrentTaskToDelayedList+0xdc>)
 80038e4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ec:	d110      	bne.n	8003910 <prvAddCurrentTaskToDelayedList+0x64>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d00d      	beq.n	8003910 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80038f4:	4b23      	ldr	r3, [pc, #140]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	211b      	movs	r1, #27
 80038fa:	4618      	mov	r0, r3
 80038fc:	f002 ff66 	bl	80067cc <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003900:	4b20      	ldr	r3, [pc, #128]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	3304      	adds	r3, #4
 8003906:	4619      	mov	r1, r3
 8003908:	4820      	ldr	r0, [pc, #128]	; (800398c <prvAddCurrentTaskToDelayedList+0xe0>)
 800390a:	f7fe fc14 	bl	8002136 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800390e:	e032      	b.n	8003976 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4413      	add	r3, r2
 8003916:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003918:	4b1a      	ldr	r3, [pc, #104]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	429a      	cmp	r2, r3
 8003926:	d20f      	bcs.n	8003948 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003928:	4b16      	ldr	r3, [pc, #88]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2104      	movs	r1, #4
 800392e:	4618      	mov	r0, r3
 8003930:	f002 ff4c 	bl	80067cc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003934:	4b16      	ldr	r3, [pc, #88]	; (8003990 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4b12      	ldr	r3, [pc, #72]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	3304      	adds	r3, #4
 800393e:	4619      	mov	r1, r3
 8003940:	4610      	mov	r0, r2
 8003942:	f7fe fc1c 	bl	800217e <vListInsert>
}
 8003946:	e016      	b.n	8003976 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003948:	4b0e      	ldr	r3, [pc, #56]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2104      	movs	r1, #4
 800394e:	4618      	mov	r0, r3
 8003950:	f002 ff3c 	bl	80067cc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003954:	4b0f      	ldr	r3, [pc, #60]	; (8003994 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	4b0a      	ldr	r3, [pc, #40]	; (8003984 <prvAddCurrentTaskToDelayedList+0xd8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3304      	adds	r3, #4
 800395e:	4619      	mov	r1, r3
 8003960:	4610      	mov	r0, r2
 8003962:	f7fe fc0c 	bl	800217e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003966:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <prvAddCurrentTaskToDelayedList+0xec>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	429a      	cmp	r2, r3
 800396e:	d202      	bcs.n	8003976 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003970:	4a09      	ldr	r2, [pc, #36]	; (8003998 <prvAddCurrentTaskToDelayedList+0xec>)
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	6013      	str	r3, [r2, #0]
}
 8003976:	bf00      	nop
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	20000170 	.word	0x20000170
 8003984:	20000094 	.word	0x20000094
 8003988:	20000174 	.word	0x20000174
 800398c:	20000158 	.word	0x20000158
 8003990:	20000128 	.word	0x20000128
 8003994:	20000124 	.word	0x20000124
 8003998:	2000018c 	.word	0x2000018c

0800399c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80039a6:	f000 fad5 	bl	8003f54 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80039aa:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <xTimerCreateTimerTask+0x54>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00b      	beq.n	80039ca <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80039b2:	4b10      	ldr	r3, [pc, #64]	; (80039f4 <xTimerCreateTimerTask+0x58>)
 80039b4:	9301      	str	r3, [sp, #4]
 80039b6:	2302      	movs	r3, #2
 80039b8:	9300      	str	r3, [sp, #0]
 80039ba:	2300      	movs	r3, #0
 80039bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039c0:	490d      	ldr	r1, [pc, #52]	; (80039f8 <xTimerCreateTimerTask+0x5c>)
 80039c2:	480e      	ldr	r0, [pc, #56]	; (80039fc <xTimerCreateTimerTask+0x60>)
 80039c4:	f7ff f96a 	bl	8002c9c <xTaskCreate>
 80039c8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10a      	bne.n	80039e6 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80039d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d4:	f383 8811 	msr	BASEPRI, r3
 80039d8:	f3bf 8f6f 	isb	sy
 80039dc:	f3bf 8f4f 	dsb	sy
 80039e0:	603b      	str	r3, [r7, #0]
    }
 80039e2:	bf00      	nop
 80039e4:	e7fe      	b.n	80039e4 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80039e6:	687b      	ldr	r3, [r7, #4]
    }
 80039e8:	4618      	mov	r0, r3
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	200001c8 	.word	0x200001c8
 80039f4:	200001cc 	.word	0x200001cc
 80039f8:	08007504 	.word	0x08007504
 80039fc:	08003b35 	.word	0x08003b35

08003a00 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	; 0x28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
 8003a0c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10a      	bne.n	8003a2e <xTimerGenericCommand+0x2e>
        __asm volatile
 8003a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a1c:	f383 8811 	msr	BASEPRI, r3
 8003a20:	f3bf 8f6f 	isb	sy
 8003a24:	f3bf 8f4f 	dsb	sy
 8003a28:	623b      	str	r3, [r7, #32]
    }
 8003a2a:	bf00      	nop
 8003a2c:	e7fe      	b.n	8003a2c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003a2e:	4b1a      	ldr	r3, [pc, #104]	; (8003a98 <xTimerGenericCommand+0x98>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d02a      	beq.n	8003a8c <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2b05      	cmp	r3, #5
 8003a46:	dc18      	bgt.n	8003a7a <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003a48:	f7ff fe92 	bl	8003770 <xTaskGetSchedulerState>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d109      	bne.n	8003a66 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003a52:	4b11      	ldr	r3, [pc, #68]	; (8003a98 <xTimerGenericCommand+0x98>)
 8003a54:	6818      	ldr	r0, [r3, #0]
 8003a56:	f107 0114 	add.w	r1, r7, #20
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a5e:	f7fe fcd5 	bl	800240c <xQueueGenericSend>
 8003a62:	6278      	str	r0, [r7, #36]	; 0x24
 8003a64:	e012      	b.n	8003a8c <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003a66:	4b0c      	ldr	r3, [pc, #48]	; (8003a98 <xTimerGenericCommand+0x98>)
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	f107 0114 	add.w	r1, r7, #20
 8003a6e:	2300      	movs	r3, #0
 8003a70:	2200      	movs	r2, #0
 8003a72:	f7fe fccb 	bl	800240c <xQueueGenericSend>
 8003a76:	6278      	str	r0, [r7, #36]	; 0x24
 8003a78:	e008      	b.n	8003a8c <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003a7a:	4b07      	ldr	r3, [pc, #28]	; (8003a98 <xTimerGenericCommand+0x98>)
 8003a7c:	6818      	ldr	r0, [r3, #0]
 8003a7e:	f107 0114 	add.w	r1, r7, #20
 8003a82:	2300      	movs	r3, #0
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	f7fe fdcf 	bl	8002628 <xQueueGenericSendFromISR>
 8003a8a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3728      	adds	r7, #40	; 0x28
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	200001c8 	.word	0x200001c8

08003a9c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003aa6:	4b22      	ldr	r3, [pc, #136]	; (8003b30 <prvProcessExpiredTimer+0x94>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	3304      	adds	r3, #4
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7fe fb9b 	bl	80021f0 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d022      	beq.n	8003b0e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	699a      	ldr	r2, [r3, #24]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	18d1      	adds	r1, r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	683a      	ldr	r2, [r7, #0]
 8003ad4:	6978      	ldr	r0, [r7, #20]
 8003ad6:	f000 f8d1 	bl	8003c7c <prvInsertTimerInActiveList>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d01f      	beq.n	8003b20 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	2100      	movs	r1, #0
 8003aea:	6978      	ldr	r0, [r7, #20]
 8003aec:	f7ff ff88 	bl	8003a00 <xTimerGenericCommand>
 8003af0:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d113      	bne.n	8003b20 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003afc:	f383 8811 	msr	BASEPRI, r3
 8003b00:	f3bf 8f6f 	isb	sy
 8003b04:	f3bf 8f4f 	dsb	sy
 8003b08:	60fb      	str	r3, [r7, #12]
    }
 8003b0a:	bf00      	nop
 8003b0c:	e7fe      	b.n	8003b0c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b14:	f023 0301 	bic.w	r3, r3, #1
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	6978      	ldr	r0, [r7, #20]
 8003b26:	4798      	blx	r3
    }
 8003b28:	bf00      	nop
 8003b2a:	3718      	adds	r7, #24
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	200001c0 	.word	0x200001c0

08003b34 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b3c:	f107 0308 	add.w	r3, r7, #8
 8003b40:	4618      	mov	r0, r3
 8003b42:	f000 f857 	bl	8003bf4 <prvGetNextExpireTime>
 8003b46:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f803 	bl	8003b58 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003b52:	f000 f8d5 	bl	8003d00 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b56:	e7f1      	b.n	8003b3c <prvTimerTask+0x8>

08003b58 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003b62:	f7ff fa53 	bl	800300c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003b66:	f107 0308 	add.w	r3, r7, #8
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 f866 	bl	8003c3c <prvSampleTimeNow>
 8003b70:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d130      	bne.n	8003bda <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10a      	bne.n	8003b94 <prvProcessTimerOrBlockTask+0x3c>
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d806      	bhi.n	8003b94 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003b86:	f7ff fa4f 	bl	8003028 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003b8a:	68f9      	ldr	r1, [r7, #12]
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f7ff ff85 	bl	8003a9c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003b92:	e024      	b.n	8003bde <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d008      	beq.n	8003bac <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003b9a:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <prvProcessTimerOrBlockTask+0x90>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <prvProcessTimerOrBlockTask+0x50>
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e000      	b.n	8003baa <prvProcessTimerOrBlockTask+0x52>
 8003ba8:	2300      	movs	r3, #0
 8003baa:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003bac:	4b0f      	ldr	r3, [pc, #60]	; (8003bec <prvProcessTimerOrBlockTask+0x94>)
 8003bae:	6818      	ldr	r0, [r3, #0]
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	4619      	mov	r1, r3
 8003bba:	f7ff f83b 	bl	8002c34 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003bbe:	f7ff fa33 	bl	8003028 <xTaskResumeAll>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d10a      	bne.n	8003bde <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003bc8:	4b09      	ldr	r3, [pc, #36]	; (8003bf0 <prvProcessTimerOrBlockTask+0x98>)
 8003bca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	f3bf 8f4f 	dsb	sy
 8003bd4:	f3bf 8f6f 	isb	sy
    }
 8003bd8:	e001      	b.n	8003bde <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003bda:	f7ff fa25 	bl	8003028 <xTaskResumeAll>
    }
 8003bde:	bf00      	nop
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	200001c4 	.word	0x200001c4
 8003bec:	200001c8 	.word	0x200001c8
 8003bf0:	e000ed04 	.word	0xe000ed04

08003bf4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003bfc:	4b0e      	ldr	r3, [pc, #56]	; (8003c38 <prvGetNextExpireTime+0x44>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <prvGetNextExpireTime+0x16>
 8003c06:	2201      	movs	r2, #1
 8003c08:	e000      	b.n	8003c0c <prvGetNextExpireTime+0x18>
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d105      	bne.n	8003c24 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c18:	4b07      	ldr	r3, [pc, #28]	; (8003c38 <prvGetNextExpireTime+0x44>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	60fb      	str	r3, [r7, #12]
 8003c22:	e001      	b.n	8003c28 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003c28:	68fb      	ldr	r3, [r7, #12]
    }
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	200001c0 	.word	0x200001c0

08003c3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003c44:	f7ff fa82 	bl	800314c <xTaskGetTickCount>
 8003c48:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003c4a:	4b0b      	ldr	r3, [pc, #44]	; (8003c78 <prvSampleTimeNow+0x3c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d205      	bcs.n	8003c60 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003c54:	f000 f91a 	bl	8003e8c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	e002      	b.n	8003c66 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003c66:	4a04      	ldr	r2, [pc, #16]	; (8003c78 <prvSampleTimeNow+0x3c>)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
    }
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	200001d0 	.word	0x200001d0

08003c7c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d812      	bhi.n	8003cc8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	1ad2      	subs	r2, r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d302      	bcc.n	8003cb6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	e01b      	b.n	8003cee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003cb6:	4b10      	ldr	r3, [pc, #64]	; (8003cf8 <prvInsertTimerInActiveList+0x7c>)
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	f7fe fa5c 	bl	800217e <vListInsert>
 8003cc6:	e012      	b.n	8003cee <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d206      	bcs.n	8003cde <prvInsertTimerInActiveList+0x62>
 8003cd0:	68ba      	ldr	r2, [r7, #8]
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d302      	bcc.n	8003cde <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	e007      	b.n	8003cee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003cde:	4b07      	ldr	r3, [pc, #28]	; (8003cfc <prvInsertTimerInActiveList+0x80>)
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4610      	mov	r0, r2
 8003cea:	f7fe fa48 	bl	800217e <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003cee:	697b      	ldr	r3, [r7, #20]
    }
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3718      	adds	r7, #24
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	200001c4 	.word	0x200001c4
 8003cfc:	200001c0 	.word	0x200001c0

08003d00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b08c      	sub	sp, #48	; 0x30
 8003d04:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d06:	e0ae      	b.n	8003e66 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f2c0 80aa 	blt.w	8003e64 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d004      	beq.n	8003d26 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	3304      	adds	r3, #4
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fe fa65 	bl	80021f0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d26:	1d3b      	adds	r3, r7, #4
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff ff87 	bl	8003c3c <prvSampleTimeNow>
 8003d2e:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b09      	cmp	r3, #9
 8003d34:	f200 8097 	bhi.w	8003e66 <prvProcessReceivedCommands+0x166>
 8003d38:	a201      	add	r2, pc, #4	; (adr r2, 8003d40 <prvProcessReceivedCommands+0x40>)
 8003d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d3e:	bf00      	nop
 8003d40:	08003d69 	.word	0x08003d69
 8003d44:	08003d69 	.word	0x08003d69
 8003d48:	08003d69 	.word	0x08003d69
 8003d4c:	08003ddd 	.word	0x08003ddd
 8003d50:	08003df1 	.word	0x08003df1
 8003d54:	08003e3b 	.word	0x08003e3b
 8003d58:	08003d69 	.word	0x08003d69
 8003d5c:	08003d69 	.word	0x08003d69
 8003d60:	08003ddd 	.word	0x08003ddd
 8003d64:	08003df1 	.word	0x08003df1
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d6e:	f043 0301 	orr.w	r3, r3, #1
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	18d1      	adds	r1, r2, r3
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a3a      	ldr	r2, [r7, #32]
 8003d86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d88:	f7ff ff78 	bl	8003c7c <prvInsertTimerInActiveList>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d069      	beq.n	8003e66 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d98:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d05e      	beq.n	8003e66 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	441a      	add	r2, r3
 8003db0:	2300      	movs	r3, #0
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	2300      	movs	r3, #0
 8003db6:	2100      	movs	r1, #0
 8003db8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003dba:	f7ff fe21 	bl	8003a00 <xTimerGenericCommand>
 8003dbe:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d14f      	bne.n	8003e66 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dca:	f383 8811 	msr	BASEPRI, r3
 8003dce:	f3bf 8f6f 	isb	sy
 8003dd2:	f3bf 8f4f 	dsb	sy
 8003dd6:	61bb      	str	r3, [r7, #24]
    }
 8003dd8:	bf00      	nop
 8003dda:	e7fe      	b.n	8003dda <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003de2:	f023 0301 	bic.w	r3, r3, #1
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003dee:	e03a      	b.n	8003e66 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003df6:	f043 0301 	orr.w	r3, r3, #1
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e06:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10a      	bne.n	8003e26 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e14:	f383 8811 	msr	BASEPRI, r3
 8003e18:	f3bf 8f6f 	isb	sy
 8003e1c:	f3bf 8f4f 	dsb	sy
 8003e20:	617b      	str	r3, [r7, #20]
    }
 8003e22:	bf00      	nop
 8003e24:	e7fe      	b.n	8003e24 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	699a      	ldr	r2, [r3, #24]
 8003e2a:	6a3b      	ldr	r3, [r7, #32]
 8003e2c:	18d1      	adds	r1, r2, r3
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	6a3a      	ldr	r2, [r7, #32]
 8003e32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e34:	f7ff ff22 	bl	8003c7c <prvInsertTimerInActiveList>
                        break;
 8003e38:	e015      	b.n	8003e66 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d103      	bne.n	8003e50 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003e48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e4a:	f000 fc6f 	bl	800472c <vPortFree>
 8003e4e:	e00a      	b.n	8003e66 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e56:	f023 0301 	bic.w	r3, r3, #1
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003e62:	e000      	b.n	8003e66 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003e64:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e66:	4b08      	ldr	r3, [pc, #32]	; (8003e88 <prvProcessReceivedCommands+0x188>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f107 0108 	add.w	r1, r7, #8
 8003e6e:	2200      	movs	r2, #0
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7fe fc97 	bl	80027a4 <xQueueReceive>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f47f af45 	bne.w	8003d08 <prvProcessReceivedCommands+0x8>
        }
    }
 8003e7e:	bf00      	nop
 8003e80:	bf00      	nop
 8003e82:	3728      	adds	r7, #40	; 0x28
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	200001c8 	.word	0x200001c8

08003e8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b088      	sub	sp, #32
 8003e90:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e92:	e048      	b.n	8003f26 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e94:	4b2d      	ldr	r3, [pc, #180]	; (8003f4c <prvSwitchTimerLists+0xc0>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e9e:	4b2b      	ldr	r3, [pc, #172]	; (8003f4c <prvSwitchTimerLists+0xc0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7fe f99f 	bl	80021f0 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d02e      	beq.n	8003f26 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	699b      	ldr	r3, [r3, #24]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	4413      	add	r3, r2
 8003ed0:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d90e      	bls.n	8003ef8 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	68ba      	ldr	r2, [r7, #8]
 8003ede:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003ee6:	4b19      	ldr	r3, [pc, #100]	; (8003f4c <prvSwitchTimerLists+0xc0>)
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	3304      	adds	r3, #4
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	f7fe f944 	bl	800217e <vListInsert>
 8003ef6:	e016      	b.n	8003f26 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ef8:	2300      	movs	r3, #0
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	2300      	movs	r3, #0
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	2100      	movs	r1, #0
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f7ff fd7c 	bl	8003a00 <xTimerGenericCommand>
 8003f08:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10a      	bne.n	8003f26 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8003f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f14:	f383 8811 	msr	BASEPRI, r3
 8003f18:	f3bf 8f6f 	isb	sy
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	603b      	str	r3, [r7, #0]
    }
 8003f22:	bf00      	nop
 8003f24:	e7fe      	b.n	8003f24 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f26:	4b09      	ldr	r3, [pc, #36]	; (8003f4c <prvSwitchTimerLists+0xc0>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1b1      	bne.n	8003e94 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003f30:	4b06      	ldr	r3, [pc, #24]	; (8003f4c <prvSwitchTimerLists+0xc0>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003f36:	4b06      	ldr	r3, [pc, #24]	; (8003f50 <prvSwitchTimerLists+0xc4>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a04      	ldr	r2, [pc, #16]	; (8003f4c <prvSwitchTimerLists+0xc0>)
 8003f3c:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003f3e:	4a04      	ldr	r2, [pc, #16]	; (8003f50 <prvSwitchTimerLists+0xc4>)
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	6013      	str	r3, [r2, #0]
    }
 8003f44:	bf00      	nop
 8003f46:	3718      	adds	r7, #24
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	200001c0 	.word	0x200001c0
 8003f50:	200001c4 	.word	0x200001c4

08003f54 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003f58:	f000 f9dc 	bl	8004314 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003f5c:	4b12      	ldr	r3, [pc, #72]	; (8003fa8 <prvCheckForValidListAndQueue+0x54>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d11d      	bne.n	8003fa0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003f64:	4811      	ldr	r0, [pc, #68]	; (8003fac <prvCheckForValidListAndQueue+0x58>)
 8003f66:	f7fe f8b9 	bl	80020dc <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003f6a:	4811      	ldr	r0, [pc, #68]	; (8003fb0 <prvCheckForValidListAndQueue+0x5c>)
 8003f6c:	f7fe f8b6 	bl	80020dc <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003f70:	4b10      	ldr	r3, [pc, #64]	; (8003fb4 <prvCheckForValidListAndQueue+0x60>)
 8003f72:	4a0e      	ldr	r2, [pc, #56]	; (8003fac <prvCheckForValidListAndQueue+0x58>)
 8003f74:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003f76:	4b10      	ldr	r3, [pc, #64]	; (8003fb8 <prvCheckForValidListAndQueue+0x64>)
 8003f78:	4a0d      	ldr	r2, [pc, #52]	; (8003fb0 <prvCheckForValidListAndQueue+0x5c>)
 8003f7a:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	210c      	movs	r1, #12
 8003f80:	200a      	movs	r0, #10
 8003f82:	f7fe f9ba 	bl	80022fa <xQueueGenericCreate>
 8003f86:	4603      	mov	r3, r0
 8003f88:	4a07      	ldr	r2, [pc, #28]	; (8003fa8 <prvCheckForValidListAndQueue+0x54>)
 8003f8a:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003f8c:	4b06      	ldr	r3, [pc, #24]	; (8003fa8 <prvCheckForValidListAndQueue+0x54>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003f94:	4b04      	ldr	r3, [pc, #16]	; (8003fa8 <prvCheckForValidListAndQueue+0x54>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4908      	ldr	r1, [pc, #32]	; (8003fbc <prvCheckForValidListAndQueue+0x68>)
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fe fe18 	bl	8002bd0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003fa0:	f000 f9e8 	bl	8004374 <vPortExitCritical>
    }
 8003fa4:	bf00      	nop
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	200001c8 	.word	0x200001c8
 8003fac:	20000198 	.word	0x20000198
 8003fb0:	200001ac 	.word	0x200001ac
 8003fb4:	200001c0 	.word	0x200001c0
 8003fb8:	200001c4 	.word	0x200001c4
 8003fbc:	0800750c 	.word	0x0800750c

08003fc0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	3b04      	subs	r3, #4
 8003fd0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003fd8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	3b04      	subs	r3, #4
 8003fde:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f023 0201 	bic.w	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3b04      	subs	r3, #4
 8003fee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003ff0:	4a0c      	ldr	r2, [pc, #48]	; (8004024 <pxPortInitialiseStack+0x64>)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	3b14      	subs	r3, #20
 8003ffa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	3b04      	subs	r3, #4
 8004006:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f06f 0202 	mvn.w	r2, #2
 800400e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	3b20      	subs	r3, #32
 8004014:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004016:	68fb      	ldr	r3, [r7, #12]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	08004029 	.word	0x08004029

08004028 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800402e:	2300      	movs	r3, #0
 8004030:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004032:	4b12      	ldr	r3, [pc, #72]	; (800407c <prvTaskExitError+0x54>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403a:	d00a      	beq.n	8004052 <prvTaskExitError+0x2a>
        __asm volatile
 800403c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004040:	f383 8811 	msr	BASEPRI, r3
 8004044:	f3bf 8f6f 	isb	sy
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	60fb      	str	r3, [r7, #12]
    }
 800404e:	bf00      	nop
 8004050:	e7fe      	b.n	8004050 <prvTaskExitError+0x28>
        __asm volatile
 8004052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004056:	f383 8811 	msr	BASEPRI, r3
 800405a:	f3bf 8f6f 	isb	sy
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	60bb      	str	r3, [r7, #8]
    }
 8004064:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004066:	bf00      	nop
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0fc      	beq.n	8004068 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800406e:	bf00      	nop
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	20000010 	.word	0x20000010

08004080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004080:	4b07      	ldr	r3, [pc, #28]	; (80040a0 <pxCurrentTCBConst2>)
 8004082:	6819      	ldr	r1, [r3, #0]
 8004084:	6808      	ldr	r0, [r1, #0]
 8004086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800408a:	f380 8809 	msr	PSP, r0
 800408e:	f3bf 8f6f 	isb	sy
 8004092:	f04f 0000 	mov.w	r0, #0
 8004096:	f380 8811 	msr	BASEPRI, r0
 800409a:	4770      	bx	lr
 800409c:	f3af 8000 	nop.w

080040a0 <pxCurrentTCBConst2>:
 80040a0:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80040a4:	bf00      	nop
 80040a6:	bf00      	nop

080040a8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80040a8:	4808      	ldr	r0, [pc, #32]	; (80040cc <prvPortStartFirstTask+0x24>)
 80040aa:	6800      	ldr	r0, [r0, #0]
 80040ac:	6800      	ldr	r0, [r0, #0]
 80040ae:	f380 8808 	msr	MSP, r0
 80040b2:	f04f 0000 	mov.w	r0, #0
 80040b6:	f380 8814 	msr	CONTROL, r0
 80040ba:	b662      	cpsie	i
 80040bc:	b661      	cpsie	f
 80040be:	f3bf 8f4f 	dsb	sy
 80040c2:	f3bf 8f6f 	isb	sy
 80040c6:	df00      	svc	0
 80040c8:	bf00      	nop
 80040ca:	0000      	.short	0x0000
 80040cc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80040d0:	bf00      	nop
 80040d2:	bf00      	nop

080040d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80040da:	4b46      	ldr	r3, [pc, #280]	; (80041f4 <xPortStartScheduler+0x120>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a46      	ldr	r2, [pc, #280]	; (80041f8 <xPortStartScheduler+0x124>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d10a      	bne.n	80040fa <xPortStartScheduler+0x26>
        __asm volatile
 80040e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e8:	f383 8811 	msr	BASEPRI, r3
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	613b      	str	r3, [r7, #16]
    }
 80040f6:	bf00      	nop
 80040f8:	e7fe      	b.n	80040f8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80040fa:	4b3e      	ldr	r3, [pc, #248]	; (80041f4 <xPortStartScheduler+0x120>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a3f      	ldr	r2, [pc, #252]	; (80041fc <xPortStartScheduler+0x128>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d10a      	bne.n	800411a <xPortStartScheduler+0x46>
        __asm volatile
 8004104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	60fb      	str	r3, [r7, #12]
    }
 8004116:	bf00      	nop
 8004118:	e7fe      	b.n	8004118 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800411a:	4b39      	ldr	r3, [pc, #228]	; (8004200 <xPortStartScheduler+0x12c>)
 800411c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	b2db      	uxtb	r3, r3
 8004124:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	22ff      	movs	r2, #255	; 0xff
 800412a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004134:	78fb      	ldrb	r3, [r7, #3]
 8004136:	b2db      	uxtb	r3, r3
 8004138:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800413c:	b2da      	uxtb	r2, r3
 800413e:	4b31      	ldr	r3, [pc, #196]	; (8004204 <xPortStartScheduler+0x130>)
 8004140:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004142:	4b31      	ldr	r3, [pc, #196]	; (8004208 <xPortStartScheduler+0x134>)
 8004144:	2207      	movs	r2, #7
 8004146:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004148:	e009      	b.n	800415e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800414a:	4b2f      	ldr	r3, [pc, #188]	; (8004208 <xPortStartScheduler+0x134>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	3b01      	subs	r3, #1
 8004150:	4a2d      	ldr	r2, [pc, #180]	; (8004208 <xPortStartScheduler+0x134>)
 8004152:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004154:	78fb      	ldrb	r3, [r7, #3]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	b2db      	uxtb	r3, r3
 800415c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800415e:	78fb      	ldrb	r3, [r7, #3]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004166:	2b80      	cmp	r3, #128	; 0x80
 8004168:	d0ef      	beq.n	800414a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800416a:	4b27      	ldr	r3, [pc, #156]	; (8004208 <xPortStartScheduler+0x134>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f1c3 0307 	rsb	r3, r3, #7
 8004172:	2b04      	cmp	r3, #4
 8004174:	d00a      	beq.n	800418c <xPortStartScheduler+0xb8>
        __asm volatile
 8004176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417a:	f383 8811 	msr	BASEPRI, r3
 800417e:	f3bf 8f6f 	isb	sy
 8004182:	f3bf 8f4f 	dsb	sy
 8004186:	60bb      	str	r3, [r7, #8]
    }
 8004188:	bf00      	nop
 800418a:	e7fe      	b.n	800418a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800418c:	4b1e      	ldr	r3, [pc, #120]	; (8004208 <xPortStartScheduler+0x134>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	021b      	lsls	r3, r3, #8
 8004192:	4a1d      	ldr	r2, [pc, #116]	; (8004208 <xPortStartScheduler+0x134>)
 8004194:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004196:	4b1c      	ldr	r3, [pc, #112]	; (8004208 <xPortStartScheduler+0x134>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800419e:	4a1a      	ldr	r2, [pc, #104]	; (8004208 <xPortStartScheduler+0x134>)
 80041a0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80041aa:	4b18      	ldr	r3, [pc, #96]	; (800420c <xPortStartScheduler+0x138>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a17      	ldr	r2, [pc, #92]	; (800420c <xPortStartScheduler+0x138>)
 80041b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80041b4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80041b6:	4b15      	ldr	r3, [pc, #84]	; (800420c <xPortStartScheduler+0x138>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a14      	ldr	r2, [pc, #80]	; (800420c <xPortStartScheduler+0x138>)
 80041bc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80041c0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80041c2:	f000 f963 	bl	800448c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80041c6:	4b12      	ldr	r3, [pc, #72]	; (8004210 <xPortStartScheduler+0x13c>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80041cc:	f000 f982 	bl	80044d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80041d0:	4b10      	ldr	r3, [pc, #64]	; (8004214 <xPortStartScheduler+0x140>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a0f      	ldr	r2, [pc, #60]	; (8004214 <xPortStartScheduler+0x140>)
 80041d6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80041da:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80041dc:	f7ff ff64 	bl	80040a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80041e0:	f7ff f870 	bl	80032c4 <vTaskSwitchContext>
    prvTaskExitError();
 80041e4:	f7ff ff20 	bl	8004028 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3718      	adds	r7, #24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	e000ed00 	.word	0xe000ed00
 80041f8:	410fc271 	.word	0x410fc271
 80041fc:	410fc270 	.word	0x410fc270
 8004200:	e000e400 	.word	0xe000e400
 8004204:	200001d4 	.word	0x200001d4
 8004208:	200001d8 	.word	0x200001d8
 800420c:	e000ed20 	.word	0xe000ed20
 8004210:	20000010 	.word	0x20000010
 8004214:	e000ef34 	.word	0xe000ef34

08004218 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800421e:	4b37      	ldr	r3, [pc, #220]	; (80042fc <vInitPrioGroupValue+0xe4>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a37      	ldr	r2, [pc, #220]	; (8004300 <vInitPrioGroupValue+0xe8>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d10a      	bne.n	800423e <vInitPrioGroupValue+0x26>
        __asm volatile
 8004228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422c:	f383 8811 	msr	BASEPRI, r3
 8004230:	f3bf 8f6f 	isb	sy
 8004234:	f3bf 8f4f 	dsb	sy
 8004238:	613b      	str	r3, [r7, #16]
    }
 800423a:	bf00      	nop
 800423c:	e7fe      	b.n	800423c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800423e:	4b2f      	ldr	r3, [pc, #188]	; (80042fc <vInitPrioGroupValue+0xe4>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a30      	ldr	r2, [pc, #192]	; (8004304 <vInitPrioGroupValue+0xec>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d10a      	bne.n	800425e <vInitPrioGroupValue+0x46>
        __asm volatile
 8004248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800424c:	f383 8811 	msr	BASEPRI, r3
 8004250:	f3bf 8f6f 	isb	sy
 8004254:	f3bf 8f4f 	dsb	sy
 8004258:	60fb      	str	r3, [r7, #12]
    }
 800425a:	bf00      	nop
 800425c:	e7fe      	b.n	800425c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800425e:	4b2a      	ldr	r3, [pc, #168]	; (8004308 <vInitPrioGroupValue+0xf0>)
 8004260:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	b2db      	uxtb	r3, r3
 8004268:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	22ff      	movs	r2, #255	; 0xff
 800426e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	b2db      	uxtb	r3, r3
 8004276:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004278:	78fb      	ldrb	r3, [r7, #3]
 800427a:	b2db      	uxtb	r3, r3
 800427c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004280:	b2da      	uxtb	r2, r3
 8004282:	4b22      	ldr	r3, [pc, #136]	; (800430c <vInitPrioGroupValue+0xf4>)
 8004284:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004286:	4b22      	ldr	r3, [pc, #136]	; (8004310 <vInitPrioGroupValue+0xf8>)
 8004288:	2207      	movs	r2, #7
 800428a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800428c:	e009      	b.n	80042a2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800428e:	4b20      	ldr	r3, [pc, #128]	; (8004310 <vInitPrioGroupValue+0xf8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3b01      	subs	r3, #1
 8004294:	4a1e      	ldr	r2, [pc, #120]	; (8004310 <vInitPrioGroupValue+0xf8>)
 8004296:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004298:	78fb      	ldrb	r3, [r7, #3]
 800429a:	b2db      	uxtb	r3, r3
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042a2:	78fb      	ldrb	r3, [r7, #3]
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042aa:	2b80      	cmp	r3, #128	; 0x80
 80042ac:	d0ef      	beq.n	800428e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80042ae:	4b18      	ldr	r3, [pc, #96]	; (8004310 <vInitPrioGroupValue+0xf8>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f1c3 0307 	rsb	r3, r3, #7
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d00a      	beq.n	80042d0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 80042ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042be:	f383 8811 	msr	BASEPRI, r3
 80042c2:	f3bf 8f6f 	isb	sy
 80042c6:	f3bf 8f4f 	dsb	sy
 80042ca:	60bb      	str	r3, [r7, #8]
    }
 80042cc:	bf00      	nop
 80042ce:	e7fe      	b.n	80042ce <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80042d0:	4b0f      	ldr	r3, [pc, #60]	; (8004310 <vInitPrioGroupValue+0xf8>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	021b      	lsls	r3, r3, #8
 80042d6:	4a0e      	ldr	r2, [pc, #56]	; (8004310 <vInitPrioGroupValue+0xf8>)
 80042d8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80042da:	4b0d      	ldr	r3, [pc, #52]	; (8004310 <vInitPrioGroupValue+0xf8>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80042e2:	4a0b      	ldr	r2, [pc, #44]	; (8004310 <vInitPrioGroupValue+0xf8>)
 80042e4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80042ee:	bf00      	nop
 80042f0:	371c      	adds	r7, #28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	e000ed00 	.word	0xe000ed00
 8004300:	410fc271 	.word	0x410fc271
 8004304:	410fc270 	.word	0x410fc270
 8004308:	e000e400 	.word	0xe000e400
 800430c:	200001d4 	.word	0x200001d4
 8004310:	200001d8 	.word	0x200001d8

08004314 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
        __asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	607b      	str	r3, [r7, #4]
    }
 800432c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800432e:	4b0f      	ldr	r3, [pc, #60]	; (800436c <vPortEnterCritical+0x58>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	3301      	adds	r3, #1
 8004334:	4a0d      	ldr	r2, [pc, #52]	; (800436c <vPortEnterCritical+0x58>)
 8004336:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004338:	4b0c      	ldr	r3, [pc, #48]	; (800436c <vPortEnterCritical+0x58>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d10f      	bne.n	8004360 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004340:	4b0b      	ldr	r3, [pc, #44]	; (8004370 <vPortEnterCritical+0x5c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00a      	beq.n	8004360 <vPortEnterCritical+0x4c>
        __asm volatile
 800434a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434e:	f383 8811 	msr	BASEPRI, r3
 8004352:	f3bf 8f6f 	isb	sy
 8004356:	f3bf 8f4f 	dsb	sy
 800435a:	603b      	str	r3, [r7, #0]
    }
 800435c:	bf00      	nop
 800435e:	e7fe      	b.n	800435e <vPortEnterCritical+0x4a>
    }
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr
 800436c:	20000010 	.word	0x20000010
 8004370:	e000ed04 	.word	0xe000ed04

08004374 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800437a:	4b12      	ldr	r3, [pc, #72]	; (80043c4 <vPortExitCritical+0x50>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10a      	bne.n	8004398 <vPortExitCritical+0x24>
        __asm volatile
 8004382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004386:	f383 8811 	msr	BASEPRI, r3
 800438a:	f3bf 8f6f 	isb	sy
 800438e:	f3bf 8f4f 	dsb	sy
 8004392:	607b      	str	r3, [r7, #4]
    }
 8004394:	bf00      	nop
 8004396:	e7fe      	b.n	8004396 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004398:	4b0a      	ldr	r3, [pc, #40]	; (80043c4 <vPortExitCritical+0x50>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3b01      	subs	r3, #1
 800439e:	4a09      	ldr	r2, [pc, #36]	; (80043c4 <vPortExitCritical+0x50>)
 80043a0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80043a2:	4b08      	ldr	r3, [pc, #32]	; (80043c4 <vPortExitCritical+0x50>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d105      	bne.n	80043b6 <vPortExitCritical+0x42>
 80043aa:	2300      	movs	r3, #0
 80043ac:	603b      	str	r3, [r7, #0]
        __asm volatile
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	f383 8811 	msr	BASEPRI, r3
    }
 80043b4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	20000010 	.word	0x20000010
	...

080043d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80043d0:	f3ef 8009 	mrs	r0, PSP
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	4b15      	ldr	r3, [pc, #84]	; (8004430 <pxCurrentTCBConst>)
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	f01e 0f10 	tst.w	lr, #16
 80043e0:	bf08      	it	eq
 80043e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80043e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ea:	6010      	str	r0, [r2, #0]
 80043ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80043f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80043f4:	f380 8811 	msr	BASEPRI, r0
 80043f8:	f3bf 8f4f 	dsb	sy
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f7fe ff60 	bl	80032c4 <vTaskSwitchContext>
 8004404:	f04f 0000 	mov.w	r0, #0
 8004408:	f380 8811 	msr	BASEPRI, r0
 800440c:	bc09      	pop	{r0, r3}
 800440e:	6819      	ldr	r1, [r3, #0]
 8004410:	6808      	ldr	r0, [r1, #0]
 8004412:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004416:	f01e 0f10 	tst.w	lr, #16
 800441a:	bf08      	it	eq
 800441c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004420:	f380 8809 	msr	PSP, r0
 8004424:	f3bf 8f6f 	isb	sy
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	f3af 8000 	nop.w

08004430 <pxCurrentTCBConst>:
 8004430:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004434:	bf00      	nop
 8004436:	bf00      	nop

08004438 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
        __asm volatile
 800443e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004442:	f383 8811 	msr	BASEPRI, r3
 8004446:	f3bf 8f6f 	isb	sy
 800444a:	f3bf 8f4f 	dsb	sy
 800444e:	607b      	str	r3, [r7, #4]
    }
 8004450:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004452:	f002 f85f 	bl	8006514 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004456:	f7fe fe9b 	bl	8003190 <xTaskIncrementTick>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d006      	beq.n	800446e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004460:	f002 f8b6 	bl	80065d0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004464:	4b08      	ldr	r3, [pc, #32]	; (8004488 <SysTick_Handler+0x50>)
 8004466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	e001      	b.n	8004472 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800446e:	f002 f893 	bl	8006598 <SEGGER_SYSVIEW_RecordExitISR>
 8004472:	2300      	movs	r3, #0
 8004474:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	f383 8811 	msr	BASEPRI, r3
    }
 800447c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800447e:	bf00      	nop
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	e000ed04 	.word	0xe000ed04

0800448c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004490:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <vPortSetupTimerInterrupt+0x34>)
 8004492:	2200      	movs	r2, #0
 8004494:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004496:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <vPortSetupTimerInterrupt+0x38>)
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800449c:	4b0a      	ldr	r3, [pc, #40]	; (80044c8 <vPortSetupTimerInterrupt+0x3c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a0a      	ldr	r2, [pc, #40]	; (80044cc <vPortSetupTimerInterrupt+0x40>)
 80044a2:	fba2 2303 	umull	r2, r3, r2, r3
 80044a6:	099b      	lsrs	r3, r3, #6
 80044a8:	4a09      	ldr	r2, [pc, #36]	; (80044d0 <vPortSetupTimerInterrupt+0x44>)
 80044aa:	3b01      	subs	r3, #1
 80044ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80044ae:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <vPortSetupTimerInterrupt+0x34>)
 80044b0:	2207      	movs	r2, #7
 80044b2:	601a      	str	r2, [r3, #0]
}
 80044b4:	bf00      	nop
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	e000e010 	.word	0xe000e010
 80044c4:	e000e018 	.word	0xe000e018
 80044c8:	20000000 	.word	0x20000000
 80044cc:	10624dd3 	.word	0x10624dd3
 80044d0:	e000e014 	.word	0xe000e014

080044d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80044d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80044e4 <vPortEnableVFP+0x10>
 80044d8:	6801      	ldr	r1, [r0, #0]
 80044da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80044de:	6001      	str	r1, [r0, #0]
 80044e0:	4770      	bx	lr
 80044e2:	0000      	.short	0x0000
 80044e4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80044e8:	bf00      	nop
 80044ea:	bf00      	nop

080044ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80044f2:	f3ef 8305 	mrs	r3, IPSR
 80044f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2b0f      	cmp	r3, #15
 80044fc:	d914      	bls.n	8004528 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80044fe:	4a17      	ldr	r2, [pc, #92]	; (800455c <vPortValidateInterruptPriority+0x70>)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	4413      	add	r3, r2
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004508:	4b15      	ldr	r3, [pc, #84]	; (8004560 <vPortValidateInterruptPriority+0x74>)
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	7afa      	ldrb	r2, [r7, #11]
 800450e:	429a      	cmp	r2, r3
 8004510:	d20a      	bcs.n	8004528 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	607b      	str	r3, [r7, #4]
    }
 8004524:	bf00      	nop
 8004526:	e7fe      	b.n	8004526 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004528:	4b0e      	ldr	r3, [pc, #56]	; (8004564 <vPortValidateInterruptPriority+0x78>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004530:	4b0d      	ldr	r3, [pc, #52]	; (8004568 <vPortValidateInterruptPriority+0x7c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	429a      	cmp	r2, r3
 8004536:	d90a      	bls.n	800454e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800453c:	f383 8811 	msr	BASEPRI, r3
 8004540:	f3bf 8f6f 	isb	sy
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	603b      	str	r3, [r7, #0]
    }
 800454a:	bf00      	nop
 800454c:	e7fe      	b.n	800454c <vPortValidateInterruptPriority+0x60>
    }
 800454e:	bf00      	nop
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	e000e3f0 	.word	0xe000e3f0
 8004560:	200001d4 	.word	0x200001d4
 8004564:	e000ed0c 	.word	0xe000ed0c
 8004568:	200001d8 	.word	0x200001d8

0800456c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b08a      	sub	sp, #40	; 0x28
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004574:	2300      	movs	r3, #0
 8004576:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004578:	f7fe fd48 	bl	800300c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800457c:	4b65      	ldr	r3, [pc, #404]	; (8004714 <pvPortMalloc+0x1a8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004584:	f000 f934 	bl	80047f0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004588:	4b63      	ldr	r3, [pc, #396]	; (8004718 <pvPortMalloc+0x1ac>)
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4013      	ands	r3, r2
 8004590:	2b00      	cmp	r3, #0
 8004592:	f040 80a7 	bne.w	80046e4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d02d      	beq.n	80045f8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800459c:	2208      	movs	r2, #8
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d227      	bcs.n	80045f8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80045a8:	2208      	movs	r2, #8
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4413      	add	r3, r2
 80045ae:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f003 0307 	and.w	r3, r3, #7
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d021      	beq.n	80045fe <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f023 0307 	bic.w	r3, r3, #7
 80045c0:	3308      	adds	r3, #8
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d214      	bcs.n	80045f2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f023 0307 	bic.w	r3, r3, #7
 80045ce:	3308      	adds	r3, #8
 80045d0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d010      	beq.n	80045fe <pvPortMalloc+0x92>
        __asm volatile
 80045dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e0:	f383 8811 	msr	BASEPRI, r3
 80045e4:	f3bf 8f6f 	isb	sy
 80045e8:	f3bf 8f4f 	dsb	sy
 80045ec:	617b      	str	r3, [r7, #20]
    }
 80045ee:	bf00      	nop
 80045f0:	e7fe      	b.n	80045f0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80045f2:	2300      	movs	r3, #0
 80045f4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045f6:	e002      	b.n	80045fe <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80045f8:	2300      	movs	r3, #0
 80045fa:	607b      	str	r3, [r7, #4]
 80045fc:	e000      	b.n	8004600 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045fe:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d06e      	beq.n	80046e4 <pvPortMalloc+0x178>
 8004606:	4b45      	ldr	r3, [pc, #276]	; (800471c <pvPortMalloc+0x1b0>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	429a      	cmp	r2, r3
 800460e:	d869      	bhi.n	80046e4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004610:	4b43      	ldr	r3, [pc, #268]	; (8004720 <pvPortMalloc+0x1b4>)
 8004612:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004614:	4b42      	ldr	r3, [pc, #264]	; (8004720 <pvPortMalloc+0x1b4>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800461a:	e004      	b.n	8004626 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	429a      	cmp	r2, r3
 800462e:	d903      	bls.n	8004638 <pvPortMalloc+0xcc>
 8004630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1f1      	bne.n	800461c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004638:	4b36      	ldr	r3, [pc, #216]	; (8004714 <pvPortMalloc+0x1a8>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800463e:	429a      	cmp	r2, r3
 8004640:	d050      	beq.n	80046e4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2208      	movs	r2, #8
 8004648:	4413      	add	r3, r2
 800464a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800464c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	6a3b      	ldr	r3, [r7, #32]
 8004652:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	685a      	ldr	r2, [r3, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	1ad2      	subs	r2, r2, r3
 800465c:	2308      	movs	r3, #8
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	429a      	cmp	r2, r3
 8004662:	d91f      	bls.n	80046a4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4413      	add	r3, r2
 800466a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00a      	beq.n	800468c <pvPortMalloc+0x120>
        __asm volatile
 8004676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800467a:	f383 8811 	msr	BASEPRI, r3
 800467e:	f3bf 8f6f 	isb	sy
 8004682:	f3bf 8f4f 	dsb	sy
 8004686:	613b      	str	r3, [r7, #16]
    }
 8004688:	bf00      	nop
 800468a:	e7fe      	b.n	800468a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800468c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	1ad2      	subs	r2, r2, r3
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800469e:	69b8      	ldr	r0, [r7, #24]
 80046a0:	f000 f908 	bl	80048b4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80046a4:	4b1d      	ldr	r3, [pc, #116]	; (800471c <pvPortMalloc+0x1b0>)
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	4a1b      	ldr	r2, [pc, #108]	; (800471c <pvPortMalloc+0x1b0>)
 80046b0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80046b2:	4b1a      	ldr	r3, [pc, #104]	; (800471c <pvPortMalloc+0x1b0>)
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	4b1b      	ldr	r3, [pc, #108]	; (8004724 <pvPortMalloc+0x1b8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d203      	bcs.n	80046c6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80046be:	4b17      	ldr	r3, [pc, #92]	; (800471c <pvPortMalloc+0x1b0>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a18      	ldr	r2, [pc, #96]	; (8004724 <pvPortMalloc+0x1b8>)
 80046c4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80046c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	4b13      	ldr	r3, [pc, #76]	; (8004718 <pvPortMalloc+0x1ac>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	431a      	orrs	r2, r3
 80046d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80046d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d6:	2200      	movs	r2, #0
 80046d8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80046da:	4b13      	ldr	r3, [pc, #76]	; (8004728 <pvPortMalloc+0x1bc>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	3301      	adds	r3, #1
 80046e0:	4a11      	ldr	r2, [pc, #68]	; (8004728 <pvPortMalloc+0x1bc>)
 80046e2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80046e4:	f7fe fca0 	bl	8003028 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00a      	beq.n	8004708 <pvPortMalloc+0x19c>
        __asm volatile
 80046f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f6:	f383 8811 	msr	BASEPRI, r3
 80046fa:	f3bf 8f6f 	isb	sy
 80046fe:	f3bf 8f4f 	dsb	sy
 8004702:	60fb      	str	r3, [r7, #12]
    }
 8004704:	bf00      	nop
 8004706:	e7fe      	b.n	8004706 <pvPortMalloc+0x19a>
    return pvReturn;
 8004708:	69fb      	ldr	r3, [r7, #28]
}
 800470a:	4618      	mov	r0, r3
 800470c:	3728      	adds	r7, #40	; 0x28
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	20012de4 	.word	0x20012de4
 8004718:	20012df8 	.word	0x20012df8
 800471c:	20012de8 	.word	0x20012de8
 8004720:	20012ddc 	.word	0x20012ddc
 8004724:	20012dec 	.word	0x20012dec
 8004728:	20012df0 	.word	0x20012df0

0800472c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b086      	sub	sp, #24
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d04d      	beq.n	80047da <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800473e:	2308      	movs	r3, #8
 8004740:	425b      	negs	r3, r3
 8004742:	697a      	ldr	r2, [r7, #20]
 8004744:	4413      	add	r3, r2
 8004746:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	4b24      	ldr	r3, [pc, #144]	; (80047e4 <vPortFree+0xb8>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4013      	ands	r3, r2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10a      	bne.n	8004770 <vPortFree+0x44>
        __asm volatile
 800475a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475e:	f383 8811 	msr	BASEPRI, r3
 8004762:	f3bf 8f6f 	isb	sy
 8004766:	f3bf 8f4f 	dsb	sy
 800476a:	60fb      	str	r3, [r7, #12]
    }
 800476c:	bf00      	nop
 800476e:	e7fe      	b.n	800476e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00a      	beq.n	800478e <vPortFree+0x62>
        __asm volatile
 8004778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477c:	f383 8811 	msr	BASEPRI, r3
 8004780:	f3bf 8f6f 	isb	sy
 8004784:	f3bf 8f4f 	dsb	sy
 8004788:	60bb      	str	r3, [r7, #8]
    }
 800478a:	bf00      	nop
 800478c:	e7fe      	b.n	800478c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	685a      	ldr	r2, [r3, #4]
 8004792:	4b14      	ldr	r3, [pc, #80]	; (80047e4 <vPortFree+0xb8>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4013      	ands	r3, r2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d01e      	beq.n	80047da <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d11a      	bne.n	80047da <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	4b0e      	ldr	r3, [pc, #56]	; (80047e4 <vPortFree+0xb8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	43db      	mvns	r3, r3
 80047ae:	401a      	ands	r2, r3
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80047b4:	f7fe fc2a 	bl	800300c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	685a      	ldr	r2, [r3, #4]
 80047bc:	4b0a      	ldr	r3, [pc, #40]	; (80047e8 <vPortFree+0xbc>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4413      	add	r3, r2
 80047c2:	4a09      	ldr	r2, [pc, #36]	; (80047e8 <vPortFree+0xbc>)
 80047c4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80047c6:	6938      	ldr	r0, [r7, #16]
 80047c8:	f000 f874 	bl	80048b4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80047cc:	4b07      	ldr	r3, [pc, #28]	; (80047ec <vPortFree+0xc0>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	3301      	adds	r3, #1
 80047d2:	4a06      	ldr	r2, [pc, #24]	; (80047ec <vPortFree+0xc0>)
 80047d4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80047d6:	f7fe fc27 	bl	8003028 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80047da:	bf00      	nop
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	20012df8 	.word	0x20012df8
 80047e8:	20012de8 	.word	0x20012de8
 80047ec:	20012df4 	.word	0x20012df4

080047f0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80047f6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80047fa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80047fc:	4b27      	ldr	r3, [pc, #156]	; (800489c <prvHeapInit+0xac>)
 80047fe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00c      	beq.n	8004824 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	3307      	adds	r3, #7
 800480e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f023 0307 	bic.w	r3, r3, #7
 8004816:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004818:	68ba      	ldr	r2, [r7, #8]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	4a1f      	ldr	r2, [pc, #124]	; (800489c <prvHeapInit+0xac>)
 8004820:	4413      	add	r3, r2
 8004822:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004828:	4a1d      	ldr	r2, [pc, #116]	; (80048a0 <prvHeapInit+0xb0>)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800482e:	4b1c      	ldr	r3, [pc, #112]	; (80048a0 <prvHeapInit+0xb0>)
 8004830:	2200      	movs	r2, #0
 8004832:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68ba      	ldr	r2, [r7, #8]
 8004838:	4413      	add	r3, r2
 800483a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800483c:	2208      	movs	r2, #8
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	1a9b      	subs	r3, r3, r2
 8004842:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0307 	bic.w	r3, r3, #7
 800484a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4a15      	ldr	r2, [pc, #84]	; (80048a4 <prvHeapInit+0xb4>)
 8004850:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004852:	4b14      	ldr	r3, [pc, #80]	; (80048a4 <prvHeapInit+0xb4>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2200      	movs	r2, #0
 8004858:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800485a:	4b12      	ldr	r3, [pc, #72]	; (80048a4 <prvHeapInit+0xb4>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2200      	movs	r2, #0
 8004860:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	1ad2      	subs	r2, r2, r3
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004870:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <prvHeapInit+0xb4>)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	4a0a      	ldr	r2, [pc, #40]	; (80048a8 <prvHeapInit+0xb8>)
 800487e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	4a09      	ldr	r2, [pc, #36]	; (80048ac <prvHeapInit+0xbc>)
 8004886:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004888:	4b09      	ldr	r3, [pc, #36]	; (80048b0 <prvHeapInit+0xc0>)
 800488a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800488e:	601a      	str	r2, [r3, #0]
}
 8004890:	bf00      	nop
 8004892:	3714      	adds	r7, #20
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	200001dc 	.word	0x200001dc
 80048a0:	20012ddc 	.word	0x20012ddc
 80048a4:	20012de4 	.word	0x20012de4
 80048a8:	20012dec 	.word	0x20012dec
 80048ac:	20012de8 	.word	0x20012de8
 80048b0:	20012df8 	.word	0x20012df8

080048b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80048bc:	4b28      	ldr	r3, [pc, #160]	; (8004960 <prvInsertBlockIntoFreeList+0xac>)
 80048be:	60fb      	str	r3, [r7, #12]
 80048c0:	e002      	b.n	80048c8 <prvInsertBlockIntoFreeList+0x14>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d8f7      	bhi.n	80048c2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	4413      	add	r3, r2
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d108      	bne.n	80048f6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	441a      	add	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	441a      	add	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d118      	bne.n	800493c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	4b15      	ldr	r3, [pc, #84]	; (8004964 <prvInsertBlockIntoFreeList+0xb0>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d00d      	beq.n	8004932 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	441a      	add	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	e008      	b.n	8004944 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004932:	4b0c      	ldr	r3, [pc, #48]	; (8004964 <prvInsertBlockIntoFreeList+0xb0>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	601a      	str	r2, [r3, #0]
 800493a:	e003      	b.n	8004944 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	429a      	cmp	r2, r3
 800494a:	d002      	beq.n	8004952 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	20012ddc 	.word	0x20012ddc
 8004964:	20012de4 	.word	0x20012de4

08004968 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800496a:	b085      	sub	sp, #20
 800496c:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800496e:	2300      	movs	r3, #0
 8004970:	607b      	str	r3, [r7, #4]
 8004972:	e033      	b.n	80049dc <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004974:	491e      	ldr	r1, [pc, #120]	; (80049f0 <_cbSendTaskList+0x88>)
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4413      	add	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	6818      	ldr	r0, [r3, #0]
 8004984:	491a      	ldr	r1, [pc, #104]	; (80049f0 <_cbSendTaskList+0x88>)
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	4613      	mov	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4413      	add	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	440b      	add	r3, r1
 8004992:	3304      	adds	r3, #4
 8004994:	6819      	ldr	r1, [r3, #0]
 8004996:	4c16      	ldr	r4, [pc, #88]	; (80049f0 <_cbSendTaskList+0x88>)
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	4613      	mov	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4423      	add	r3, r4
 80049a4:	3308      	adds	r3, #8
 80049a6:	681c      	ldr	r4, [r3, #0]
 80049a8:	4d11      	ldr	r5, [pc, #68]	; (80049f0 <_cbSendTaskList+0x88>)
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	4613      	mov	r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	4413      	add	r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	442b      	add	r3, r5
 80049b6:	330c      	adds	r3, #12
 80049b8:	681d      	ldr	r5, [r3, #0]
 80049ba:	4e0d      	ldr	r6, [pc, #52]	; (80049f0 <_cbSendTaskList+0x88>)
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	4613      	mov	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	4433      	add	r3, r6
 80049c8:	3310      	adds	r3, #16
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	462b      	mov	r3, r5
 80049d0:	4622      	mov	r2, r4
 80049d2:	f000 f8b5 	bl	8004b40 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3301      	adds	r3, #1
 80049da:	607b      	str	r3, [r7, #4]
 80049dc:	4b05      	ldr	r3, [pc, #20]	; (80049f4 <_cbSendTaskList+0x8c>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d3c6      	bcc.n	8004974 <_cbSendTaskList+0xc>
  }
}
 80049e6:	bf00      	nop
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f0:	20012dfc 	.word	0x20012dfc
 80049f4:	20012e9c 	.word	0x20012e9c

080049f8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80049f8:	b5b0      	push	{r4, r5, r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80049fe:	f7fe fbb5 	bl	800316c <xTaskGetTickCountFromISR>
 8004a02:	4603      	mov	r3, r0
 8004a04:	461a      	mov	r2, r3
 8004a06:	f04f 0300 	mov.w	r3, #0
 8004a0a:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004a0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004a12:	4602      	mov	r2, r0
 8004a14:	460b      	mov	r3, r1
 8004a16:	f04f 0400 	mov.w	r4, #0
 8004a1a:	f04f 0500 	mov.w	r5, #0
 8004a1e:	015d      	lsls	r5, r3, #5
 8004a20:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8004a24:	0154      	lsls	r4, r2, #5
 8004a26:	4622      	mov	r2, r4
 8004a28:	462b      	mov	r3, r5
 8004a2a:	1a12      	subs	r2, r2, r0
 8004a2c:	eb63 0301 	sbc.w	r3, r3, r1
 8004a30:	f04f 0400 	mov.w	r4, #0
 8004a34:	f04f 0500 	mov.w	r5, #0
 8004a38:	009d      	lsls	r5, r3, #2
 8004a3a:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8004a3e:	0094      	lsls	r4, r2, #2
 8004a40:	4622      	mov	r2, r4
 8004a42:	462b      	mov	r3, r5
 8004a44:	1812      	adds	r2, r2, r0
 8004a46:	eb41 0303 	adc.w	r3, r1, r3
 8004a4a:	f04f 0000 	mov.w	r0, #0
 8004a4e:	f04f 0100 	mov.w	r1, #0
 8004a52:	00d9      	lsls	r1, r3, #3
 8004a54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a58:	00d0      	lsls	r0, r2, #3
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 8004a62:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004a66:	4610      	mov	r0, r2
 8004a68:	4619      	mov	r1, r3
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bdb0      	pop	{r4, r5, r7, pc}

08004a70 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af02      	add	r7, sp, #8
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
 8004a7c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004a7e:	2205      	movs	r2, #5
 8004a80:	492b      	ldr	r1, [pc, #172]	; (8004b30 <SYSVIEW_AddTask+0xc0>)
 8004a82:	68b8      	ldr	r0, [r7, #8]
 8004a84:	f002 f8a6 	bl	8006bd4 <memcmp>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d04b      	beq.n	8004b26 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004a8e:	4b29      	ldr	r3, [pc, #164]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b07      	cmp	r3, #7
 8004a94:	d903      	bls.n	8004a9e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004a96:	4828      	ldr	r0, [pc, #160]	; (8004b38 <SYSVIEW_AddTask+0xc8>)
 8004a98:	f001 fff8 	bl	8006a8c <SEGGER_SYSVIEW_Warn>
    return;
 8004a9c:	e044      	b.n	8004b28 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004a9e:	4b25      	ldr	r3, [pc, #148]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	4926      	ldr	r1, [pc, #152]	; (8004b3c <SYSVIEW_AddTask+0xcc>)
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	4413      	add	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004ab2:	4b20      	ldr	r3, [pc, #128]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	4921      	ldr	r1, [pc, #132]	; (8004b3c <SYSVIEW_AddTask+0xcc>)
 8004ab8:	4613      	mov	r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4413      	add	r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004ac8:	4b1a      	ldr	r3, [pc, #104]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	491b      	ldr	r1, [pc, #108]	; (8004b3c <SYSVIEW_AddTask+0xcc>)
 8004ace:	4613      	mov	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	3308      	adds	r3, #8
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004ade:	4b15      	ldr	r3, [pc, #84]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4916      	ldr	r1, [pc, #88]	; (8004b3c <SYSVIEW_AddTask+0xcc>)
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	440b      	add	r3, r1
 8004aee:	330c      	adds	r3, #12
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004af4:	4b0f      	ldr	r3, [pc, #60]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	4910      	ldr	r1, [pc, #64]	; (8004b3c <SYSVIEW_AddTask+0xcc>)
 8004afa:	4613      	mov	r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4413      	add	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	440b      	add	r3, r1
 8004b04:	3310      	adds	r3, #16
 8004b06:	69ba      	ldr	r2, [r7, #24]
 8004b08:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004b0a:	4b0a      	ldr	r3, [pc, #40]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	4a08      	ldr	r2, [pc, #32]	; (8004b34 <SYSVIEW_AddTask+0xc4>)
 8004b12:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	68b9      	ldr	r1, [r7, #8]
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 f80e 	bl	8004b40 <SYSVIEW_SendTaskInfo>
 8004b24:	e000      	b.n	8004b28 <SYSVIEW_AddTask+0xb8>
    return;
 8004b26:	bf00      	nop

}
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	08007514 	.word	0x08007514
 8004b34:	20012e9c 	.word	0x20012e9c
 8004b38:	0800751c 	.word	0x0800751c
 8004b3c:	20012dfc 	.word	0x20012dfc

08004b40 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08a      	sub	sp, #40	; 0x28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004b4e:	f107 0314 	add.w	r3, r7, #20
 8004b52:	2214      	movs	r2, #20
 8004b54:	2100      	movs	r1, #0
 8004b56:	4618      	mov	r0, r3
 8004b58:	f002 f858 	bl	8006c0c <memset>
  TaskInfo.TaskID     = TaskID;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004b70:	f107 0314 	add.w	r3, r7, #20
 8004b74:	4618      	mov	r0, r3
 8004b76:	f001 fb7f 	bl	8006278 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004b7a:	bf00      	nop
 8004b7c:	3728      	adds	r7, #40	; 0x28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004b8a:	4b1e      	ldr	r3, [pc, #120]	; (8004c04 <USART2_IRQHandler+0x80>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d011      	beq.n	8004bbe <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004b9a:	4b1b      	ldr	r3, [pc, #108]	; (8004c08 <USART2_IRQHandler+0x84>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f003 030b 	and.w	r3, r3, #11
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d108      	bne.n	8004bbe <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004bac:	4b17      	ldr	r3, [pc, #92]	; (8004c0c <USART2_IRQHandler+0x88>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d004      	beq.n	8004bbe <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8004bb4:	4b15      	ldr	r3, [pc, #84]	; (8004c0c <USART2_IRQHandler+0x88>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	79fa      	ldrb	r2, [r7, #7]
 8004bba:	4610      	mov	r0, r2
 8004bbc:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d01a      	beq.n	8004bfe <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004bc8:	4b11      	ldr	r3, [pc, #68]	; (8004c10 <USART2_IRQHandler+0x8c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d015      	beq.n	8004bfc <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004bd0:	4b0f      	ldr	r3, [pc, #60]	; (8004c10 <USART2_IRQHandler+0x8c>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	1dfa      	adds	r2, r7, #7
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	4798      	blx	r3
 8004bda:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d106      	bne.n	8004bf0 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004be2:	4b0c      	ldr	r3, [pc, #48]	; (8004c14 <USART2_IRQHandler+0x90>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a0b      	ldr	r2, [pc, #44]	; (8004c14 <USART2_IRQHandler+0x90>)
 8004be8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	e006      	b.n	8004bfe <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004bf0:	4b04      	ldr	r3, [pc, #16]	; (8004c04 <USART2_IRQHandler+0x80>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004bf4:	79fa      	ldrb	r2, [r7, #7]
 8004bf6:	4b04      	ldr	r3, [pc, #16]	; (8004c08 <USART2_IRQHandler+0x84>)
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	e000      	b.n	8004bfe <USART2_IRQHandler+0x7a>
      return;
 8004bfc:	bf00      	nop
    }
  }
}
 8004bfe:	3710      	adds	r7, #16
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	40004400 	.word	0x40004400
 8004c08:	40004404 	.word	0x40004404
 8004c0c:	20012ea0 	.word	0x20012ea0
 8004c10:	20012ea4 	.word	0x20012ea4
 8004c14:	4000440c 	.word	0x4000440c

08004c18 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004c18:	b480      	push	{r7}
 8004c1a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004c1c:	4b05      	ldr	r3, [pc, #20]	; (8004c34 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a04      	ldr	r2, [pc, #16]	; (8004c34 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004c22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c26:	6013      	str	r3, [r2, #0]
}
 8004c28:	bf00      	nop
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	4000440c 	.word	0x4000440c

08004c38 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004c3e:	4b24      	ldr	r3, [pc, #144]	; (8004cd0 <_DoInit+0x98>)
 8004c40:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2203      	movs	r2, #3
 8004c46:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2203      	movs	r2, #3
 8004c4c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a20      	ldr	r2, [pc, #128]	; (8004cd4 <_DoInit+0x9c>)
 8004c52:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a20      	ldr	r2, [pc, #128]	; (8004cd8 <_DoInit+0xa0>)
 8004c58:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c60:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a17      	ldr	r2, [pc, #92]	; (8004cd4 <_DoInit+0x9c>)
 8004c78:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a17      	ldr	r2, [pc, #92]	; (8004cdc <_DoInit+0xa4>)
 8004c7e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2210      	movs	r2, #16
 8004c84:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3307      	adds	r3, #7
 8004c9c:	4a10      	ldr	r2, [pc, #64]	; (8004ce0 <_DoInit+0xa8>)
 8004c9e:	6810      	ldr	r0, [r2, #0]
 8004ca0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004ca2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a0e      	ldr	r2, [pc, #56]	; (8004ce4 <_DoInit+0xac>)
 8004caa:	6810      	ldr	r0, [r2, #0]
 8004cac:	6018      	str	r0, [r3, #0]
 8004cae:	8891      	ldrh	r1, [r2, #4]
 8004cb0:	7992      	ldrb	r2, [r2, #6]
 8004cb2:	8099      	strh	r1, [r3, #4]
 8004cb4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004cb6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004cc0:	f3bf 8f5f 	dmb	sy
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr
 8004cd0:	2001446c 	.word	0x2001446c
 8004cd4:	0800756c 	.word	0x0800756c
 8004cd8:	20012ea8 	.word	0x20012ea8
 8004cdc:	200132a8 	.word	0x200132a8
 8004ce0:	08007578 	.word	0x08007578
 8004ce4:	0800757c 	.word	0x0800757c

08004ce8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b08c      	sub	sp, #48	; 0x30
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004cf4:	4b3e      	ldr	r3, [pc, #248]	; (8004df0 <SEGGER_RTT_ReadNoLock+0x108>)
 8004cf6:	623b      	str	r3, [r7, #32]
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <SEGGER_RTT_ReadNoLock+0x1e>
 8004d02:	f7ff ff99 	bl	8004c38 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	4413      	add	r3, r2
 8004d0e:	00db      	lsls	r3, r3, #3
 8004d10:	3360      	adds	r3, #96	; 0x60
 8004d12:	4a37      	ldr	r2, [pc, #220]	; (8004df0 <SEGGER_RTT_ReadNoLock+0x108>)
 8004d14:	4413      	add	r3, r2
 8004d16:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004d2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d92b      	bls.n	8004d8c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	689a      	ldr	r2, [r3, #8]
 8004d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4293      	cmp	r3, r2
 8004d44:	bf28      	it	cs
 8004d46:	4613      	movcs	r3, r2
 8004d48:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d50:	4413      	add	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	6939      	ldr	r1, [r7, #16]
 8004d58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d5a:	f001 ff49 	bl	8006bf0 <memcpy>
    NumBytesRead += NumBytesRem;
 8004d5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	4413      	add	r3, r2
 8004d64:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004d76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d101      	bne.n	8004d8c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	bf28      	it	cs
 8004d9c:	4613      	movcs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d019      	beq.n	8004dda <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dac:	4413      	add	r3, r2
 8004dae:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	6939      	ldr	r1, [r7, #16]
 8004db4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004db6:	f001 ff1b 	bl	8006bf0 <memcpy>
    NumBytesRead += NumBytesRem;
 8004dba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004dd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d002      	beq.n	8004de6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004de4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3730      	adds	r7, #48	; 0x30
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	2001446c 	.word	0x2001446c

08004df4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b088      	sub	sp, #32
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004e02:	4b3d      	ldr	r3, [pc, #244]	; (8004ef8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d101      	bne.n	8004e14 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004e10:	f7ff ff12 	bl	8004c38 <_DoInit>
  SEGGER_RTT_LOCK();
 8004e14:	f3ef 8311 	mrs	r3, BASEPRI
 8004e18:	f04f 0120 	mov.w	r1, #32
 8004e1c:	f381 8811 	msr	BASEPRI, r1
 8004e20:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004e22:	4b35      	ldr	r3, [pc, #212]	; (8004ef8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004e24:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004e26:	2300      	movs	r3, #0
 8004e28:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004e2a:	6939      	ldr	r1, [r7, #16]
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	1c5a      	adds	r2, r3, #1
 8004e30:	4613      	mov	r3, r2
 8004e32:	005b      	lsls	r3, r3, #1
 8004e34:	4413      	add	r3, r2
 8004e36:	00db      	lsls	r3, r3, #3
 8004e38:	440b      	add	r3, r1
 8004e3a:	3304      	adds	r3, #4
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d008      	beq.n	8004e54 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	3301      	adds	r3, #1
 8004e46:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	dbeb      	blt.n	8004e2a <SEGGER_RTT_AllocUpBuffer+0x36>
 8004e52:	e000      	b.n	8004e56 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004e54:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	69fa      	ldr	r2, [r7, #28]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	da3f      	bge.n	8004ee0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004e60:	6939      	ldr	r1, [r7, #16]
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	4613      	mov	r3, r2
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	4413      	add	r3, r2
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	440b      	add	r3, r1
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004e74:	6939      	ldr	r1, [r7, #16]
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	005b      	lsls	r3, r3, #1
 8004e7e:	4413      	add	r3, r2
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	440b      	add	r3, r1
 8004e84:	3304      	adds	r3, #4
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004e8a:	6939      	ldr	r1, [r7, #16]
 8004e8c:	69fa      	ldr	r2, [r7, #28]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	4413      	add	r3, r2
 8004e94:	00db      	lsls	r3, r3, #3
 8004e96:	440b      	add	r3, r1
 8004e98:	3320      	adds	r3, #32
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004e9e:	6939      	ldr	r1, [r7, #16]
 8004ea0:	69fa      	ldr	r2, [r7, #28]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	4413      	add	r3, r2
 8004ea8:	00db      	lsls	r3, r3, #3
 8004eaa:	440b      	add	r3, r1
 8004eac:	3328      	adds	r3, #40	; 0x28
 8004eae:	2200      	movs	r2, #0
 8004eb0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004eb2:	6939      	ldr	r1, [r7, #16]
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	005b      	lsls	r3, r3, #1
 8004eba:	4413      	add	r3, r2
 8004ebc:	00db      	lsls	r3, r3, #3
 8004ebe:	440b      	add	r3, r1
 8004ec0:	3324      	adds	r3, #36	; 0x24
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004ec6:	6939      	ldr	r1, [r7, #16]
 8004ec8:	69fa      	ldr	r2, [r7, #28]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	4413      	add	r3, r2
 8004ed0:	00db      	lsls	r3, r3, #3
 8004ed2:	440b      	add	r3, r1
 8004ed4:	332c      	adds	r3, #44	; 0x2c
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004eda:	f3bf 8f5f 	dmb	sy
 8004ede:	e002      	b.n	8004ee6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004eec:	69fb      	ldr	r3, [r7, #28]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3720      	adds	r7, #32
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	2001446c 	.word	0x2001446c

08004efc <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
 8004f08:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004f0a:	4b33      	ldr	r3, [pc, #204]	; (8004fd8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004f0c:	61bb      	str	r3, [r7, #24]
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004f18:	f7ff fe8e 	bl	8004c38 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f1c:	4b2e      	ldr	r3, [pc, #184]	; (8004fd8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004f1e:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	461a      	mov	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d24d      	bcs.n	8004fc8 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004f2c:	f3ef 8311 	mrs	r3, BASEPRI
 8004f30:	f04f 0120 	mov.w	r1, #32
 8004f34:	f381 8811 	msr	BASEPRI, r1
 8004f38:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d031      	beq.n	8004fa4 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004f40:	6979      	ldr	r1, [r7, #20]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	4613      	mov	r3, r2
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	4413      	add	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	440b      	add	r3, r1
 8004f4e:	3360      	adds	r3, #96	; 0x60
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8004f54:	6979      	ldr	r1, [r7, #20]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	005b      	lsls	r3, r3, #1
 8004f5c:	4413      	add	r3, r2
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	440b      	add	r3, r1
 8004f62:	3364      	adds	r3, #100	; 0x64
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004f68:	6979      	ldr	r1, [r7, #20]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	4413      	add	r3, r2
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	440b      	add	r3, r1
 8004f76:	3368      	adds	r3, #104	; 0x68
 8004f78:	683a      	ldr	r2, [r7, #0]
 8004f7a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004f7c:	6979      	ldr	r1, [r7, #20]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	4613      	mov	r3, r2
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	4413      	add	r3, r2
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	440b      	add	r3, r1
 8004f8a:	3370      	adds	r3, #112	; 0x70
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004f90:	6979      	ldr	r1, [r7, #20]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	4613      	mov	r3, r2
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	4413      	add	r3, r2
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	440b      	add	r3, r1
 8004f9e:	336c      	adds	r3, #108	; 0x6c
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004fa4:	6979      	ldr	r1, [r7, #20]
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	4413      	add	r3, r2
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	440b      	add	r3, r1
 8004fb2:	3374      	adds	r3, #116	; 0x74
 8004fb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fb6:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004fb8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	61fb      	str	r3, [r7, #28]
 8004fc6:	e002      	b.n	8004fce <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fcc:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004fce:	69fb      	ldr	r3, [r7, #28]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3720      	adds	r7, #32
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	2001446c 	.word	0x2001446c

08004fdc <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004fec:	e002      	b.n	8004ff4 <_EncodeStr+0x18>
    Len++;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004ff4:	68ba      	ldr	r2, [r7, #8]
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1f6      	bne.n	8004fee <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	429a      	cmp	r2, r3
 8005006:	d901      	bls.n	800500c <_EncodeStr+0x30>
    Len = Limit;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	2bfe      	cmp	r3, #254	; 0xfe
 8005010:	d806      	bhi.n	8005020 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	60fa      	str	r2, [r7, #12]
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	b2d2      	uxtb	r2, r2
 800501c:	701a      	strb	r2, [r3, #0]
 800501e:	e011      	b.n	8005044 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	1c5a      	adds	r2, r3, #1
 8005024:	60fa      	str	r2, [r7, #12]
 8005026:	22ff      	movs	r2, #255	; 0xff
 8005028:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	1c5a      	adds	r2, r3, #1
 800502e:	60fa      	str	r2, [r7, #12]
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	0a19      	lsrs	r1, r3, #8
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	60fa      	str	r2, [r7, #12]
 8005040:	b2ca      	uxtb	r2, r1
 8005042:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005044:	2300      	movs	r3, #0
 8005046:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005048:	e00a      	b.n	8005060 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	1c53      	adds	r3, r2, #1
 800504e:	60bb      	str	r3, [r7, #8]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	1c59      	adds	r1, r3, #1
 8005054:	60f9      	str	r1, [r7, #12]
 8005056:	7812      	ldrb	r2, [r2, #0]
 8005058:	701a      	strb	r2, [r3, #0]
    n++;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	3301      	adds	r3, #1
 800505e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	429a      	cmp	r2, r3
 8005066:	d3f0      	bcc.n	800504a <_EncodeStr+0x6e>
  }
  return pPayload;
 8005068:	68fb      	ldr	r3, [r7, #12]
}
 800506a:	4618      	mov	r0, r3
 800506c:	371c      	adds	r7, #28
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr

08005076 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005076:	b480      	push	{r7}
 8005078:	b083      	sub	sp, #12
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	3304      	adds	r3, #4
}
 8005082:	4618      	mov	r0, r3
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
	...

08005090 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005096:	4b36      	ldr	r3, [pc, #216]	; (8005170 <_HandleIncomingPacket+0xe0>)
 8005098:	7e1b      	ldrb	r3, [r3, #24]
 800509a:	4618      	mov	r0, r3
 800509c:	1cfb      	adds	r3, r7, #3
 800509e:	2201      	movs	r2, #1
 80050a0:	4619      	mov	r1, r3
 80050a2:	f7ff fe21 	bl	8004ce8 <SEGGER_RTT_ReadNoLock>
 80050a6:	4603      	mov	r3, r0
 80050a8:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	dd54      	ble.n	800515a <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 80050b0:	78fb      	ldrb	r3, [r7, #3]
 80050b2:	2b80      	cmp	r3, #128	; 0x80
 80050b4:	d032      	beq.n	800511c <_HandleIncomingPacket+0x8c>
 80050b6:	2b80      	cmp	r3, #128	; 0x80
 80050b8:	dc42      	bgt.n	8005140 <_HandleIncomingPacket+0xb0>
 80050ba:	2b07      	cmp	r3, #7
 80050bc:	dc16      	bgt.n	80050ec <_HandleIncomingPacket+0x5c>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	dd3e      	ble.n	8005140 <_HandleIncomingPacket+0xb0>
 80050c2:	3b01      	subs	r3, #1
 80050c4:	2b06      	cmp	r3, #6
 80050c6:	d83b      	bhi.n	8005140 <_HandleIncomingPacket+0xb0>
 80050c8:	a201      	add	r2, pc, #4	; (adr r2, 80050d0 <_HandleIncomingPacket+0x40>)
 80050ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ce:	bf00      	nop
 80050d0:	080050f3 	.word	0x080050f3
 80050d4:	080050f9 	.word	0x080050f9
 80050d8:	080050ff 	.word	0x080050ff
 80050dc:	08005105 	.word	0x08005105
 80050e0:	0800510b 	.word	0x0800510b
 80050e4:	08005111 	.word	0x08005111
 80050e8:	08005117 	.word	0x08005117
 80050ec:	2b7f      	cmp	r3, #127	; 0x7f
 80050ee:	d036      	beq.n	800515e <_HandleIncomingPacket+0xce>
 80050f0:	e026      	b.n	8005140 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80050f2:	f000 ff45 	bl	8005f80 <SEGGER_SYSVIEW_Start>
      break;
 80050f6:	e037      	b.n	8005168 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80050f8:	f000 fffe 	bl	80060f8 <SEGGER_SYSVIEW_Stop>
      break;
 80050fc:	e034      	b.n	8005168 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80050fe:	f001 f9d7 	bl	80064b0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005102:	e031      	b.n	8005168 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005104:	f001 f99c 	bl	8006440 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005108:	e02e      	b.n	8005168 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800510a:	f001 f81b 	bl	8006144 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800510e:	e02b      	b.n	8005168 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005110:	f001 fc6a 	bl	80069e8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005114:	e028      	b.n	8005168 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005116:	f001 fc49 	bl	80069ac <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800511a:	e025      	b.n	8005168 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800511c:	4b14      	ldr	r3, [pc, #80]	; (8005170 <_HandleIncomingPacket+0xe0>)
 800511e:	7e1b      	ldrb	r3, [r3, #24]
 8005120:	4618      	mov	r0, r3
 8005122:	1cfb      	adds	r3, r7, #3
 8005124:	2201      	movs	r2, #1
 8005126:	4619      	mov	r1, r3
 8005128:	f7ff fdde 	bl	8004ce8 <SEGGER_RTT_ReadNoLock>
 800512c:	4603      	mov	r3, r0
 800512e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	dd15      	ble.n	8005162 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005136:	78fb      	ldrb	r3, [r7, #3]
 8005138:	4618      	mov	r0, r3
 800513a:	f001 fbb7 	bl	80068ac <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800513e:	e010      	b.n	8005162 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005140:	78fb      	ldrb	r3, [r7, #3]
 8005142:	b25b      	sxtb	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	da0e      	bge.n	8005166 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005148:	4b09      	ldr	r3, [pc, #36]	; (8005170 <_HandleIncomingPacket+0xe0>)
 800514a:	7e1b      	ldrb	r3, [r3, #24]
 800514c:	4618      	mov	r0, r3
 800514e:	1cfb      	adds	r3, r7, #3
 8005150:	2201      	movs	r2, #1
 8005152:	4619      	mov	r1, r3
 8005154:	f7ff fdc8 	bl	8004ce8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005158:	e005      	b.n	8005166 <_HandleIncomingPacket+0xd6>
    }
  }
 800515a:	bf00      	nop
 800515c:	e004      	b.n	8005168 <_HandleIncomingPacket+0xd8>
      break;
 800515e:	bf00      	nop
 8005160:	e002      	b.n	8005168 <_HandleIncomingPacket+0xd8>
      break;
 8005162:	bf00      	nop
 8005164:	e000      	b.n	8005168 <_HandleIncomingPacket+0xd8>
      break;
 8005166:	bf00      	nop
}
 8005168:	bf00      	nop
 800516a:	3708      	adds	r7, #8
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	200142c0 	.word	0x200142c0

08005174 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005174:	b580      	push	{r7, lr}
 8005176:	b08c      	sub	sp, #48	; 0x30
 8005178:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800517a:	2301      	movs	r3, #1
 800517c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800517e:	1d3b      	adds	r3, r7, #4
 8005180:	3301      	adds	r3, #1
 8005182:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005188:	4b32      	ldr	r3, [pc, #200]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	62bb      	str	r3, [r7, #40]	; 0x28
 800518e:	e00b      	b.n	80051a8 <_TrySendOverflowPacket+0x34>
 8005190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005192:	b2da      	uxtb	r2, r3
 8005194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005196:	1c59      	adds	r1, r3, #1
 8005198:	62f9      	str	r1, [r7, #44]	; 0x2c
 800519a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800519e:	b2d2      	uxtb	r2, r2
 80051a0:	701a      	strb	r2, [r3, #0]
 80051a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a4:	09db      	lsrs	r3, r3, #7
 80051a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80051a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051aa:	2b7f      	cmp	r3, #127	; 0x7f
 80051ac:	d8f0      	bhi.n	8005190 <_TrySendOverflowPacket+0x1c>
 80051ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051b6:	b2d2      	uxtb	r2, r2
 80051b8:	701a      	strb	r2, [r3, #0]
 80051ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051bc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80051be:	4b26      	ldr	r3, [pc, #152]	; (8005258 <_TrySendOverflowPacket+0xe4>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80051c4:	4b23      	ldr	r3, [pc, #140]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	627b      	str	r3, [r7, #36]	; 0x24
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	623b      	str	r3, [r7, #32]
 80051d6:	e00b      	b.n	80051f0 <_TrySendOverflowPacket+0x7c>
 80051d8:	6a3b      	ldr	r3, [r7, #32]
 80051da:	b2da      	uxtb	r2, r3
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	1c59      	adds	r1, r3, #1
 80051e0:	6279      	str	r1, [r7, #36]	; 0x24
 80051e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	6a3b      	ldr	r3, [r7, #32]
 80051ec:	09db      	lsrs	r3, r3, #7
 80051ee:	623b      	str	r3, [r7, #32]
 80051f0:	6a3b      	ldr	r3, [r7, #32]
 80051f2:	2b7f      	cmp	r3, #127	; 0x7f
 80051f4:	d8f0      	bhi.n	80051d8 <_TrySendOverflowPacket+0x64>
 80051f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f8:	1c5a      	adds	r2, r3, #1
 80051fa:	627a      	str	r2, [r7, #36]	; 0x24
 80051fc:	6a3a      	ldr	r2, [r7, #32]
 80051fe:	b2d2      	uxtb	r2, r2
 8005200:	701a      	strb	r2, [r3, #0]
 8005202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005204:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005206:	4b13      	ldr	r3, [pc, #76]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 8005208:	785b      	ldrb	r3, [r3, #1]
 800520a:	4618      	mov	r0, r3
 800520c:	1d3b      	adds	r3, r7, #4
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	461a      	mov	r2, r3
 8005214:	1d3b      	adds	r3, r7, #4
 8005216:	4619      	mov	r1, r3
 8005218:	f7fa ffda 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800521c:	4603      	mov	r3, r0
 800521e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005220:	f7ff fcfa 	bl	8004c18 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d009      	beq.n	800523e <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800522a:	4a0a      	ldr	r2, [pc, #40]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005230:	4b08      	ldr	r3, [pc, #32]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	3b01      	subs	r3, #1
 8005236:	b2da      	uxtb	r2, r3
 8005238:	4b06      	ldr	r3, [pc, #24]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 800523a:	701a      	strb	r2, [r3, #0]
 800523c:	e004      	b.n	8005248 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800523e:	4b05      	ldr	r3, [pc, #20]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	3301      	adds	r3, #1
 8005244:	4a03      	ldr	r2, [pc, #12]	; (8005254 <_TrySendOverflowPacket+0xe0>)
 8005246:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005248:	693b      	ldr	r3, [r7, #16]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3730      	adds	r7, #48	; 0x30
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	200142c0 	.word	0x200142c0
 8005258:	e0001004 	.word	0xe0001004

0800525c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800525c:	b580      	push	{r7, lr}
 800525e:	b08a      	sub	sp, #40	; 0x28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005268:	4b6d      	ldr	r3, [pc, #436]	; (8005420 <_SendPacket+0x1c4>)
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d010      	beq.n	8005292 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005270:	4b6b      	ldr	r3, [pc, #428]	; (8005420 <_SendPacket+0x1c4>)
 8005272:	781b      	ldrb	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	f000 80a5 	beq.w	80053c4 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800527a:	4b69      	ldr	r3, [pc, #420]	; (8005420 <_SendPacket+0x1c4>)
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	2b02      	cmp	r3, #2
 8005280:	d109      	bne.n	8005296 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005282:	f7ff ff77 	bl	8005174 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005286:	4b66      	ldr	r3, [pc, #408]	; (8005420 <_SendPacket+0x1c4>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	2b01      	cmp	r3, #1
 800528c:	f040 809c 	bne.w	80053c8 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8005290:	e001      	b.n	8005296 <_SendPacket+0x3a>
    goto Send;
 8005292:	bf00      	nop
 8005294:	e000      	b.n	8005298 <_SendPacket+0x3c>
Send:
 8005296:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b1f      	cmp	r3, #31
 800529c:	d809      	bhi.n	80052b2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800529e:	4b60      	ldr	r3, [pc, #384]	; (8005420 <_SendPacket+0x1c4>)
 80052a0:	69da      	ldr	r2, [r3, #28]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	fa22 f303 	lsr.w	r3, r2, r3
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f040 808d 	bne.w	80053cc <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b17      	cmp	r3, #23
 80052b6:	d807      	bhi.n	80052c8 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	b2da      	uxtb	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	701a      	strb	r2, [r3, #0]
 80052c6:	e03d      	b.n	8005344 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80052c8:	68ba      	ldr	r2, [r7, #8]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	2b7f      	cmp	r3, #127	; 0x7f
 80052d4:	d912      	bls.n	80052fc <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	09da      	lsrs	r2, r3, #7
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	3b01      	subs	r3, #1
 80052de:	60fb      	str	r3, [r7, #12]
 80052e0:	b2d2      	uxtb	r2, r2
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	3a01      	subs	r2, #1
 80052ee:	60fa      	str	r2, [r7, #12]
 80052f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	701a      	strb	r2, [r3, #0]
 80052fa:	e006      	b.n	800530a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	3b01      	subs	r3, #1
 8005300:	60fb      	str	r3, [r7, #12]
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	b2da      	uxtb	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b7f      	cmp	r3, #127	; 0x7f
 800530e:	d912      	bls.n	8005336 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	09da      	lsrs	r2, r3, #7
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	3b01      	subs	r3, #1
 8005318:	60fb      	str	r3, [r7, #12]
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	3a01      	subs	r2, #1
 8005328:	60fa      	str	r2, [r7, #12]
 800532a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800532e:	b2da      	uxtb	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	701a      	strb	r2, [r3, #0]
 8005334:	e006      	b.n	8005344 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	3b01      	subs	r3, #1
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	b2da      	uxtb	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005344:	4b37      	ldr	r3, [pc, #220]	; (8005424 <_SendPacket+0x1c8>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800534a:	4b35      	ldr	r3, [pc, #212]	; (8005420 <_SendPacket+0x1c4>)
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	69ba      	ldr	r2, [r7, #24]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	627b      	str	r3, [r7, #36]	; 0x24
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	623b      	str	r3, [r7, #32]
 800535c:	e00b      	b.n	8005376 <_SendPacket+0x11a>
 800535e:	6a3b      	ldr	r3, [r7, #32]
 8005360:	b2da      	uxtb	r2, r3
 8005362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005364:	1c59      	adds	r1, r3, #1
 8005366:	6279      	str	r1, [r7, #36]	; 0x24
 8005368:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	701a      	strb	r2, [r3, #0]
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	09db      	lsrs	r3, r3, #7
 8005374:	623b      	str	r3, [r7, #32]
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	2b7f      	cmp	r3, #127	; 0x7f
 800537a:	d8f0      	bhi.n	800535e <_SendPacket+0x102>
 800537c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537e:	1c5a      	adds	r2, r3, #1
 8005380:	627a      	str	r2, [r7, #36]	; 0x24
 8005382:	6a3a      	ldr	r2, [r7, #32]
 8005384:	b2d2      	uxtb	r2, r2
 8005386:	701a      	strb	r2, [r3, #0]
 8005388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800538c:	4b24      	ldr	r3, [pc, #144]	; (8005420 <_SendPacket+0x1c4>)
 800538e:	785b      	ldrb	r3, [r3, #1]
 8005390:	4618      	mov	r0, r3
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	461a      	mov	r2, r3
 800539a:	68f9      	ldr	r1, [r7, #12]
 800539c:	f7fa ff18 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80053a0:	4603      	mov	r3, r0
 80053a2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 80053a4:	f7ff fc38 	bl	8004c18 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80053ae:	4a1c      	ldr	r2, [pc, #112]	; (8005420 <_SendPacket+0x1c4>)
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	60d3      	str	r3, [r2, #12]
 80053b4:	e00b      	b.n	80053ce <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80053b6:	4b1a      	ldr	r3, [pc, #104]	; (8005420 <_SendPacket+0x1c4>)
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	3301      	adds	r3, #1
 80053bc:	b2da      	uxtb	r2, r3
 80053be:	4b18      	ldr	r3, [pc, #96]	; (8005420 <_SendPacket+0x1c4>)
 80053c0:	701a      	strb	r2, [r3, #0]
 80053c2:	e004      	b.n	80053ce <_SendPacket+0x172>
    goto SendDone;
 80053c4:	bf00      	nop
 80053c6:	e002      	b.n	80053ce <_SendPacket+0x172>
      goto SendDone;
 80053c8:	bf00      	nop
 80053ca:	e000      	b.n	80053ce <_SendPacket+0x172>
      goto SendDone;
 80053cc:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80053ce:	4b14      	ldr	r3, [pc, #80]	; (8005420 <_SendPacket+0x1c4>)
 80053d0:	7e1b      	ldrb	r3, [r3, #24]
 80053d2:	4619      	mov	r1, r3
 80053d4:	4a14      	ldr	r2, [pc, #80]	; (8005428 <_SendPacket+0x1cc>)
 80053d6:	460b      	mov	r3, r1
 80053d8:	005b      	lsls	r3, r3, #1
 80053da:	440b      	add	r3, r1
 80053dc:	00db      	lsls	r3, r3, #3
 80053de:	4413      	add	r3, r2
 80053e0:	336c      	adds	r3, #108	; 0x6c
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	4b0e      	ldr	r3, [pc, #56]	; (8005420 <_SendPacket+0x1c4>)
 80053e6:	7e1b      	ldrb	r3, [r3, #24]
 80053e8:	4618      	mov	r0, r3
 80053ea:	490f      	ldr	r1, [pc, #60]	; (8005428 <_SendPacket+0x1cc>)
 80053ec:	4603      	mov	r3, r0
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	4403      	add	r3, r0
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	440b      	add	r3, r1
 80053f6:	3370      	adds	r3, #112	; 0x70
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d00b      	beq.n	8005416 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80053fe:	4b08      	ldr	r3, [pc, #32]	; (8005420 <_SendPacket+0x1c4>)
 8005400:	789b      	ldrb	r3, [r3, #2]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d107      	bne.n	8005416 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005406:	4b06      	ldr	r3, [pc, #24]	; (8005420 <_SendPacket+0x1c4>)
 8005408:	2201      	movs	r2, #1
 800540a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800540c:	f7ff fe40 	bl	8005090 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005410:	4b03      	ldr	r3, [pc, #12]	; (8005420 <_SendPacket+0x1c4>)
 8005412:	2200      	movs	r2, #0
 8005414:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005416:	bf00      	nop
 8005418:	3728      	adds	r7, #40	; 0x28
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	200142c0 	.word	0x200142c0
 8005424:	e0001004 	.word	0xe0001004
 8005428:	2001446c 	.word	0x2001446c

0800542c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800542c:	b580      	push	{r7, lr}
 800542e:	b08a      	sub	sp, #40	; 0x28
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	460b      	mov	r3, r1
 8005436:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	3301      	adds	r3, #1
 8005442:	2b80      	cmp	r3, #128	; 0x80
 8005444:	d80a      	bhi.n	800545c <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	1c59      	adds	r1, r3, #1
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6051      	str	r1, [r2, #4]
 8005450:	78fa      	ldrb	r2, [r7, #3]
 8005452:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	1c5a      	adds	r2, r3, #1
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	691b      	ldr	r3, [r3, #16]
 8005460:	2b80      	cmp	r3, #128	; 0x80
 8005462:	d15a      	bne.n	800551a <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	627b      	str	r3, [r7, #36]	; 0x24
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	623b      	str	r3, [r7, #32]
 8005484:	e00b      	b.n	800549e <_StoreChar+0x72>
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	b2da      	uxtb	r2, r3
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	1c59      	adds	r1, r3, #1
 800548e:	6279      	str	r1, [r7, #36]	; 0x24
 8005490:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005494:	b2d2      	uxtb	r2, r2
 8005496:	701a      	strb	r2, [r3, #0]
 8005498:	6a3b      	ldr	r3, [r7, #32]
 800549a:	09db      	lsrs	r3, r3, #7
 800549c:	623b      	str	r3, [r7, #32]
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	2b7f      	cmp	r3, #127	; 0x7f
 80054a2:	d8f0      	bhi.n	8005486 <_StoreChar+0x5a>
 80054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a6:	1c5a      	adds	r2, r3, #1
 80054a8:	627a      	str	r2, [r7, #36]	; 0x24
 80054aa:	6a3a      	ldr	r2, [r7, #32]
 80054ac:	b2d2      	uxtb	r2, r2
 80054ae:	701a      	strb	r2, [r3, #0]
 80054b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b2:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	61fb      	str	r3, [r7, #28]
 80054b8:	2300      	movs	r3, #0
 80054ba:	61bb      	str	r3, [r7, #24]
 80054bc:	e00b      	b.n	80054d6 <_StoreChar+0xaa>
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	b2da      	uxtb	r2, r3
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	1c59      	adds	r1, r3, #1
 80054c6:	61f9      	str	r1, [r7, #28]
 80054c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054cc:	b2d2      	uxtb	r2, r2
 80054ce:	701a      	strb	r2, [r3, #0]
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	09db      	lsrs	r3, r3, #7
 80054d4:	61bb      	str	r3, [r7, #24]
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	2b7f      	cmp	r3, #127	; 0x7f
 80054da:	d8f0      	bhi.n	80054be <_StoreChar+0x92>
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	1c5a      	adds	r2, r3, #1
 80054e0:	61fa      	str	r2, [r7, #28]
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	b2d2      	uxtb	r2, r2
 80054e6:	701a      	strb	r2, [r3, #0]
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	221a      	movs	r2, #26
 80054f2:	6939      	ldr	r1, [r7, #16]
 80054f4:	4618      	mov	r0, r3
 80054f6:	f7ff feb1 	bl	800525c <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff fdb9 	bl	8005076 <_PreparePacket>
 8005504:	4602      	mov	r2, r0
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	1c5a      	adds	r2, r3, #1
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	611a      	str	r2, [r3, #16]
  }
}
 800551a:	bf00      	nop
 800551c:	3728      	adds	r7, #40	; 0x28
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005524:	b580      	push	{r7, lr}
 8005526:	b08a      	sub	sp, #40	; 0x28
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
 8005530:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005536:	2301      	movs	r3, #1
 8005538:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800553a:	2301      	movs	r3, #1
 800553c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800553e:	e007      	b.n	8005550 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005540:	6a3a      	ldr	r2, [r7, #32]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	fbb2 f3f3 	udiv	r3, r2, r3
 8005548:	623b      	str	r3, [r7, #32]
    Width++;
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	3301      	adds	r3, #1
 800554e:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005550:	6a3a      	ldr	r2, [r7, #32]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	429a      	cmp	r2, r3
 8005556:	d2f3      	bcs.n	8005540 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005558:	683a      	ldr	r2, [r7, #0]
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	429a      	cmp	r2, r3
 800555e:	d901      	bls.n	8005564 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d11f      	bne.n	80055ae <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 800556e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005570:	2b00      	cmp	r3, #0
 8005572:	d01c      	beq.n	80055ae <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <_PrintUnsigned+0x66>
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d102      	bne.n	800558a <_PrintUnsigned+0x66>
        c = '0';
 8005584:	2330      	movs	r3, #48	; 0x30
 8005586:	76fb      	strb	r3, [r7, #27]
 8005588:	e001      	b.n	800558e <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 800558a:	2320      	movs	r3, #32
 800558c:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800558e:	e007      	b.n	80055a0 <_PrintUnsigned+0x7c>
        FieldWidth--;
 8005590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005592:	3b01      	subs	r3, #1
 8005594:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8005596:	7efb      	ldrb	r3, [r7, #27]
 8005598:	4619      	mov	r1, r3
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f7ff ff46 	bl	800542c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80055a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <_PrintUnsigned+0x8a>
 80055a6:	69fa      	ldr	r2, [r7, #28]
 80055a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d3f0      	bcc.n	8005590 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d903      	bls.n	80055bc <_PrintUnsigned+0x98>
      NumDigits--;
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	603b      	str	r3, [r7, #0]
 80055ba:	e009      	b.n	80055d0 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c4:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d200      	bcs.n	80055d0 <_PrintUnsigned+0xac>
        break;
 80055ce:	e005      	b.n	80055dc <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 80055d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	fb02 f303 	mul.w	r3, r2, r3
 80055d8:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80055da:	e7e8      	b.n	80055ae <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e4:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ea:	fb02 f303 	mul.w	r3, r2, r3
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80055f4:	4a15      	ldr	r2, [pc, #84]	; (800564c <_PrintUnsigned+0x128>)
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	4413      	add	r3, r2
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	4619      	mov	r1, r3
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f7ff ff14 	bl	800542c <_StoreChar>
    Digit /= Base;
 8005604:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	fbb2 f3f3 	udiv	r3, r2, r3
 800560c:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 800560e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1e3      	bne.n	80055dc <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b00      	cmp	r3, #0
 800561c:	d011      	beq.n	8005642 <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 800561e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00e      	beq.n	8005642 <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005624:	e006      	b.n	8005634 <_PrintUnsigned+0x110>
        FieldWidth--;
 8005626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005628:	3b01      	subs	r3, #1
 800562a:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 800562c:	2120      	movs	r1, #32
 800562e:	68f8      	ldr	r0, [r7, #12]
 8005630:	f7ff fefc 	bl	800542c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <_PrintUnsigned+0x11e>
 800563a:	69fa      	ldr	r2, [r7, #28]
 800563c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563e:	429a      	cmp	r2, r3
 8005640:	d3f1      	bcc.n	8005626 <_PrintUnsigned+0x102>
      }
    }
  }
}
 8005642:	bf00      	nop
 8005644:	3728      	adds	r7, #40	; 0x28
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	0800760c 	.word	0x0800760c

08005650 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005650:	b580      	push	{r7, lr}
 8005652:	b088      	sub	sp, #32
 8005654:	af02      	add	r7, sp, #8
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	bfb8      	it	lt
 8005664:	425b      	neglt	r3, r3
 8005666:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005668:	2301      	movs	r3, #1
 800566a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800566c:	e007      	b.n	800567e <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	fb92 f3f3 	sdiv	r3, r2, r3
 8005676:	613b      	str	r3, [r7, #16]
    Width++;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	3301      	adds	r3, #1
 800567c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	429a      	cmp	r2, r3
 8005684:	daf3      	bge.n	800566e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005686:	683a      	ldr	r2, [r7, #0]
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	429a      	cmp	r2, r3
 800568c:	d901      	bls.n	8005692 <_PrintInt+0x42>
    Width = NumDigits;
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00a      	beq.n	80056ae <_PrintInt+0x5e>
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	2b00      	cmp	r3, #0
 800569c:	db04      	blt.n	80056a8 <_PrintInt+0x58>
 800569e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a0:	f003 0304 	and.w	r3, r3, #4
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d002      	beq.n	80056ae <_PrintInt+0x5e>
    FieldWidth--;
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	3b01      	subs	r3, #1
 80056ac:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80056ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d002      	beq.n	80056be <_PrintInt+0x6e>
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d016      	beq.n	80056ec <_PrintInt+0x9c>
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d111      	bne.n	80056ec <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00e      	beq.n	80056ec <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80056ce:	e006      	b.n	80056de <_PrintInt+0x8e>
        FieldWidth--;
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	3b01      	subs	r3, #1
 80056d4:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80056d6:	2120      	movs	r1, #32
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f7ff fea7 	bl	800542c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <_PrintInt+0x9c>
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d3f1      	bcc.n	80056d0 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	da07      	bge.n	8005702 <_PrintInt+0xb2>
    v = -v;
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	425b      	negs	r3, r3
 80056f6:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80056f8:	212d      	movs	r1, #45	; 0x2d
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f7ff fe96 	bl	800542c <_StoreChar>
 8005700:	e008      	b.n	8005714 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800570c:	212b      	movs	r1, #43	; 0x2b
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f7ff fe8c 	bl	800542c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d019      	beq.n	8005752 <_PrintInt+0x102>
 800571e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	d114      	bne.n	8005752 <_PrintInt+0x102>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d111      	bne.n	8005752 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00e      	beq.n	8005752 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005734:	e006      	b.n	8005744 <_PrintInt+0xf4>
        FieldWidth--;
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	3b01      	subs	r3, #1
 800573a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800573c:	2130      	movs	r1, #48	; 0x30
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f7ff fe74 	bl	800542c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005744:	6a3b      	ldr	r3, [r7, #32]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <_PrintInt+0x102>
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	6a3b      	ldr	r3, [r7, #32]
 800574e:	429a      	cmp	r2, r3
 8005750:	d3f1      	bcc.n	8005736 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8005752:	68b9      	ldr	r1, [r7, #8]
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	9301      	str	r3, [sp, #4]
 8005758:	6a3b      	ldr	r3, [r7, #32]
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f7ff fedf 	bl	8005524 <_PrintUnsigned>
}
 8005766:	bf00      	nop
 8005768:	3718      	adds	r7, #24
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
	...

08005770 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005770:	b580      	push	{r7, lr}
 8005772:	b098      	sub	sp, #96	; 0x60
 8005774:	af02      	add	r7, sp, #8
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800577c:	f3ef 8311 	mrs	r3, BASEPRI
 8005780:	f04f 0120 	mov.w	r1, #32
 8005784:	f381 8811 	msr	BASEPRI, r1
 8005788:	633b      	str	r3, [r7, #48]	; 0x30
 800578a:	48b7      	ldr	r0, [pc, #732]	; (8005a68 <_VPrintTarget+0x2f8>)
 800578c:	f7ff fc73 	bl	8005076 <_PreparePacket>
 8005790:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005792:	4bb5      	ldr	r3, [pc, #724]	; (8005a68 <_VPrintTarget+0x2f8>)
 8005794:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005796:	2300      	movs	r3, #0
 8005798:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 800579a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800579c:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	3301      	adds	r3, #1
 80057a2:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3301      	adds	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80057b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f000 8183 	beq.w	8005ac6 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 80057c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057c4:	2b25      	cmp	r3, #37	; 0x25
 80057c6:	f040 8170 	bne.w	8005aaa <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80057ca:	2300      	movs	r3, #0
 80057cc:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 80057ce:	2301      	movs	r3, #1
 80057d0:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 80057da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057de:	3b23      	subs	r3, #35	; 0x23
 80057e0:	2b0d      	cmp	r3, #13
 80057e2:	d83f      	bhi.n	8005864 <_VPrintTarget+0xf4>
 80057e4:	a201      	add	r2, pc, #4	; (adr r2, 80057ec <_VPrintTarget+0x7c>)
 80057e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ea:	bf00      	nop
 80057ec:	08005855 	.word	0x08005855
 80057f0:	08005865 	.word	0x08005865
 80057f4:	08005865 	.word	0x08005865
 80057f8:	08005865 	.word	0x08005865
 80057fc:	08005865 	.word	0x08005865
 8005800:	08005865 	.word	0x08005865
 8005804:	08005865 	.word	0x08005865
 8005808:	08005865 	.word	0x08005865
 800580c:	08005845 	.word	0x08005845
 8005810:	08005865 	.word	0x08005865
 8005814:	08005825 	.word	0x08005825
 8005818:	08005865 	.word	0x08005865
 800581c:	08005865 	.word	0x08005865
 8005820:	08005835 	.word	0x08005835
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005824:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005826:	f043 0301 	orr.w	r3, r3, #1
 800582a:	64bb      	str	r3, [r7, #72]	; 0x48
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	3301      	adds	r3, #1
 8005830:	60fb      	str	r3, [r7, #12]
 8005832:	e01a      	b.n	800586a <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005834:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005836:	f043 0302 	orr.w	r3, r3, #2
 800583a:	64bb      	str	r3, [r7, #72]	; 0x48
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	3301      	adds	r3, #1
 8005840:	60fb      	str	r3, [r7, #12]
 8005842:	e012      	b.n	800586a <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005844:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005846:	f043 0304 	orr.w	r3, r3, #4
 800584a:	64bb      	str	r3, [r7, #72]	; 0x48
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	3301      	adds	r3, #1
 8005850:	60fb      	str	r3, [r7, #12]
 8005852:	e00a      	b.n	800586a <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005854:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005856:	f043 0308 	orr.w	r3, r3, #8
 800585a:	64bb      	str	r3, [r7, #72]	; 0x48
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	3301      	adds	r3, #1
 8005860:	60fb      	str	r3, [r7, #12]
 8005862:	e002      	b.n	800586a <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005864:	2300      	movs	r3, #0
 8005866:	653b      	str	r3, [r7, #80]	; 0x50
 8005868:	bf00      	nop
        }
      } while (v);
 800586a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1b0      	bne.n	80057d2 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005870:	2300      	movs	r3, #0
 8005872:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 800587c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005880:	2b2f      	cmp	r3, #47	; 0x2f
 8005882:	d912      	bls.n	80058aa <_VPrintTarget+0x13a>
 8005884:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005888:	2b39      	cmp	r3, #57	; 0x39
 800588a:	d80e      	bhi.n	80058aa <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	3301      	adds	r3, #1
 8005890:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005892:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005894:	4613      	mov	r3, r2
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	4413      	add	r3, r2
 800589a:	005b      	lsls	r3, r3, #1
 800589c:	461a      	mov	r2, r3
 800589e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058a2:	4413      	add	r3, r2
 80058a4:	3b30      	subs	r3, #48	; 0x30
 80058a6:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 80058a8:	e7e4      	b.n	8005874 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80058aa:	2300      	movs	r3, #0
 80058ac:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 80058b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058ba:	2b2e      	cmp	r3, #46	; 0x2e
 80058bc:	d11d      	bne.n	80058fa <_VPrintTarget+0x18a>
        sFormat++;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	3301      	adds	r3, #1
 80058c2:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 80058cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058d0:	2b2f      	cmp	r3, #47	; 0x2f
 80058d2:	d912      	bls.n	80058fa <_VPrintTarget+0x18a>
 80058d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058d8:	2b39      	cmp	r3, #57	; 0x39
 80058da:	d80e      	bhi.n	80058fa <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	3301      	adds	r3, #1
 80058e0:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 80058e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058e4:	4613      	mov	r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4413      	add	r3, r2
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	461a      	mov	r2, r3
 80058ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80058f2:	4413      	add	r3, r2
 80058f4:	3b30      	subs	r3, #48	; 0x30
 80058f6:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 80058f8:	e7e4      	b.n	80058c4 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005902:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005906:	2b6c      	cmp	r3, #108	; 0x6c
 8005908:	d003      	beq.n	8005912 <_VPrintTarget+0x1a2>
 800590a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800590e:	2b68      	cmp	r3, #104	; 0x68
 8005910:	d107      	bne.n	8005922 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	3301      	adds	r3, #1
 800591e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005920:	e7ef      	b.n	8005902 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005922:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005926:	2b25      	cmp	r3, #37	; 0x25
 8005928:	f000 80b3 	beq.w	8005a92 <_VPrintTarget+0x322>
 800592c:	2b25      	cmp	r3, #37	; 0x25
 800592e:	f2c0 80b7 	blt.w	8005aa0 <_VPrintTarget+0x330>
 8005932:	2b78      	cmp	r3, #120	; 0x78
 8005934:	f300 80b4 	bgt.w	8005aa0 <_VPrintTarget+0x330>
 8005938:	2b58      	cmp	r3, #88	; 0x58
 800593a:	f2c0 80b1 	blt.w	8005aa0 <_VPrintTarget+0x330>
 800593e:	3b58      	subs	r3, #88	; 0x58
 8005940:	2b20      	cmp	r3, #32
 8005942:	f200 80ad 	bhi.w	8005aa0 <_VPrintTarget+0x330>
 8005946:	a201      	add	r2, pc, #4	; (adr r2, 800594c <_VPrintTarget+0x1dc>)
 8005948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800594c:	08005a43 	.word	0x08005a43
 8005950:	08005aa1 	.word	0x08005aa1
 8005954:	08005aa1 	.word	0x08005aa1
 8005958:	08005aa1 	.word	0x08005aa1
 800595c:	08005aa1 	.word	0x08005aa1
 8005960:	08005aa1 	.word	0x08005aa1
 8005964:	08005aa1 	.word	0x08005aa1
 8005968:	08005aa1 	.word	0x08005aa1
 800596c:	08005aa1 	.word	0x08005aa1
 8005970:	08005aa1 	.word	0x08005aa1
 8005974:	08005aa1 	.word	0x08005aa1
 8005978:	080059d1 	.word	0x080059d1
 800597c:	080059f7 	.word	0x080059f7
 8005980:	08005aa1 	.word	0x08005aa1
 8005984:	08005aa1 	.word	0x08005aa1
 8005988:	08005aa1 	.word	0x08005aa1
 800598c:	08005aa1 	.word	0x08005aa1
 8005990:	08005aa1 	.word	0x08005aa1
 8005994:	08005aa1 	.word	0x08005aa1
 8005998:	08005aa1 	.word	0x08005aa1
 800599c:	08005aa1 	.word	0x08005aa1
 80059a0:	08005aa1 	.word	0x08005aa1
 80059a4:	08005aa1 	.word	0x08005aa1
 80059a8:	08005aa1 	.word	0x08005aa1
 80059ac:	08005a6d 	.word	0x08005a6d
 80059b0:	08005aa1 	.word	0x08005aa1
 80059b4:	08005aa1 	.word	0x08005aa1
 80059b8:	08005aa1 	.word	0x08005aa1
 80059bc:	08005aa1 	.word	0x08005aa1
 80059c0:	08005a1d 	.word	0x08005a1d
 80059c4:	08005aa1 	.word	0x08005aa1
 80059c8:	08005aa1 	.word	0x08005aa1
 80059cc:	08005a43 	.word	0x08005a43
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	1d19      	adds	r1, r3, #4
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	6011      	str	r1, [r2, #0]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 80059de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 80059e4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80059e8:	f107 0314 	add.w	r3, r7, #20
 80059ec:	4611      	mov	r1, r2
 80059ee:	4618      	mov	r0, r3
 80059f0:	f7ff fd1c 	bl	800542c <_StoreChar>
        break;
 80059f4:	e055      	b.n	8005aa2 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	1d19      	adds	r1, r3, #4
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	6011      	str	r1, [r2, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005a04:	f107 0014 	add.w	r0, r7, #20
 8005a08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a0a:	9301      	str	r3, [sp, #4]
 8005a0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a0e:	9300      	str	r3, [sp, #0]
 8005a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a12:	220a      	movs	r2, #10
 8005a14:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005a16:	f7ff fe1b 	bl	8005650 <_PrintInt>
        break;
 8005a1a:	e042      	b.n	8005aa2 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	1d19      	adds	r1, r3, #4
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	6011      	str	r1, [r2, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005a2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005a2c:	f107 0014 	add.w	r0, r7, #20
 8005a30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a32:	9301      	str	r3, [sp, #4]
 8005a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a36:	9300      	str	r3, [sp, #0]
 8005a38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a3a:	220a      	movs	r2, #10
 8005a3c:	f7ff fd72 	bl	8005524 <_PrintUnsigned>
        break;
 8005a40:	e02f      	b.n	8005aa2 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	1d19      	adds	r1, r3, #4
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6011      	str	r1, [r2, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005a50:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005a52:	f107 0014 	add.w	r0, r7, #20
 8005a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a58:	9301      	str	r3, [sp, #4]
 8005a5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a60:	2210      	movs	r2, #16
 8005a62:	f7ff fd5f 	bl	8005524 <_PrintUnsigned>
        break;
 8005a66:	e01c      	b.n	8005aa2 <_VPrintTarget+0x332>
 8005a68:	200142f0 	.word	0x200142f0
      case 'p':
        v = va_arg(*pParamList, int);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	1d19      	adds	r1, r3, #4
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	6011      	str	r1, [r2, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005a7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005a7c:	f107 0014 	add.w	r0, r7, #20
 8005a80:	2300      	movs	r3, #0
 8005a82:	9301      	str	r3, [sp, #4]
 8005a84:	2308      	movs	r3, #8
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	2308      	movs	r3, #8
 8005a8a:	2210      	movs	r2, #16
 8005a8c:	f7ff fd4a 	bl	8005524 <_PrintUnsigned>
        break;
 8005a90:	e007      	b.n	8005aa2 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005a92:	f107 0314 	add.w	r3, r7, #20
 8005a96:	2125      	movs	r1, #37	; 0x25
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff fcc7 	bl	800542c <_StoreChar>
        break;
 8005a9e:	e000      	b.n	8005aa2 <_VPrintTarget+0x332>
      default:
        break;
 8005aa0:	bf00      	nop
      }
      sFormat++;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	e007      	b.n	8005aba <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005aaa:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005aae:	f107 0314 	add.w	r3, r7, #20
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f7ff fcb9 	bl	800542c <_StoreChar>
    }
  } while (*sFormat);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f47f ae72 	bne.w	80057a8 <_VPrintTarget+0x38>
 8005ac4:	e000      	b.n	8005ac8 <_VPrintTarget+0x358>
      break;
 8005ac6:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d041      	beq.n	8005b52 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8005ace:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	b2d2      	uxtb	r2, r2
 8005ad4:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	643b      	str	r3, [r7, #64]	; 0x40
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ade:	e00b      	b.n	8005af8 <_VPrintTarget+0x388>
 8005ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ae6:	1c59      	adds	r1, r3, #1
 8005ae8:	6439      	str	r1, [r7, #64]	; 0x40
 8005aea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005aee:	b2d2      	uxtb	r2, r2
 8005af0:	701a      	strb	r2, [r3, #0]
 8005af2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005af4:	09db      	lsrs	r3, r3, #7
 8005af6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005af8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005afa:	2b7f      	cmp	r3, #127	; 0x7f
 8005afc:	d8f0      	bhi.n	8005ae0 <_VPrintTarget+0x370>
 8005afe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b00:	1c5a      	adds	r2, r3, #1
 8005b02:	643a      	str	r2, [r7, #64]	; 0x40
 8005b04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	701a      	strb	r2, [r3, #0]
 8005b0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b0c:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b12:	2300      	movs	r3, #0
 8005b14:	637b      	str	r3, [r7, #52]	; 0x34
 8005b16:	e00b      	b.n	8005b30 <_VPrintTarget+0x3c0>
 8005b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b1a:	b2da      	uxtb	r2, r3
 8005b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b1e:	1c59      	adds	r1, r3, #1
 8005b20:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b26:	b2d2      	uxtb	r2, r2
 8005b28:	701a      	strb	r2, [r3, #0]
 8005b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b2c:	09db      	lsrs	r3, r3, #7
 8005b2e:	637b      	str	r3, [r7, #52]	; 0x34
 8005b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b32:	2b7f      	cmp	r3, #127	; 0x7f
 8005b34:	d8f0      	bhi.n	8005b18 <_VPrintTarget+0x3a8>
 8005b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	63ba      	str	r2, [r7, #56]	; 0x38
 8005b3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b3e:	b2d2      	uxtb	r2, r2
 8005b40:	701a      	strb	r2, [r3, #0]
 8005b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b44:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	69b9      	ldr	r1, [r7, #24]
 8005b4a:	221a      	movs	r2, #26
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f7ff fb85 	bl	800525c <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b54:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005b58:	bf00      	nop
 8005b5a:	3758      	adds	r7, #88	; 0x58
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af02      	add	r7, sp, #8
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b74:	4917      	ldr	r1, [pc, #92]	; (8005bd4 <SEGGER_SYSVIEW_Init+0x74>)
 8005b76:	4818      	ldr	r0, [pc, #96]	; (8005bd8 <SEGGER_SYSVIEW_Init+0x78>)
 8005b78:	f7ff f93c 	bl	8004df4 <SEGGER_RTT_AllocUpBuffer>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	b2da      	uxtb	r2, r3
 8005b80:	4b16      	ldr	r3, [pc, #88]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005b82:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005b84:	4b15      	ldr	r3, [pc, #84]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005b86:	785a      	ldrb	r2, [r3, #1]
 8005b88:	4b14      	ldr	r3, [pc, #80]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005b8a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005b8c:	4b13      	ldr	r3, [pc, #76]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005b8e:	7e1b      	ldrb	r3, [r3, #24]
 8005b90:	4618      	mov	r0, r3
 8005b92:	2300      	movs	r3, #0
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	2308      	movs	r3, #8
 8005b98:	4a11      	ldr	r2, [pc, #68]	; (8005be0 <SEGGER_SYSVIEW_Init+0x80>)
 8005b9a:	490f      	ldr	r1, [pc, #60]	; (8005bd8 <SEGGER_SYSVIEW_Init+0x78>)
 8005b9c:	f7ff f9ae 	bl	8004efc <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005ba0:	4b0e      	ldr	r3, [pc, #56]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005ba6:	4b0f      	ldr	r3, [pc, #60]	; (8005be4 <SEGGER_SYSVIEW_Init+0x84>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a0c      	ldr	r2, [pc, #48]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005bac:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005bae:	4a0b      	ldr	r2, [pc, #44]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005bb4:	4a09      	ldr	r2, [pc, #36]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005bba:	4a08      	ldr	r2, [pc, #32]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005bc0:	4a06      	ldr	r2, [pc, #24]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005bc6:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <SEGGER_SYSVIEW_Init+0x7c>)
 8005bc8:	2200      	movs	r2, #0
 8005bca:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005bcc:	bf00      	nop
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	200132b8 	.word	0x200132b8
 8005bd8:	08007584 	.word	0x08007584
 8005bdc:	200142c0 	.word	0x200142c0
 8005be0:	200142b8 	.word	0x200142b8
 8005be4:	e0001004 	.word	0xe0001004

08005be8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005bf0:	4a04      	ldr	r2, [pc, #16]	; (8005c04 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6113      	str	r3, [r2, #16]
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	200142c0 	.word	0x200142c0

08005c08 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005c10:	f3ef 8311 	mrs	r3, BASEPRI
 8005c14:	f04f 0120 	mov.w	r1, #32
 8005c18:	f381 8811 	msr	BASEPRI, r1
 8005c1c:	60fb      	str	r3, [r7, #12]
 8005c1e:	4808      	ldr	r0, [pc, #32]	; (8005c40 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005c20:	f7ff fa29 	bl	8005076 <_PreparePacket>
 8005c24:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	68b9      	ldr	r1, [r7, #8]
 8005c2a:	68b8      	ldr	r0, [r7, #8]
 8005c2c:	f7ff fb16 	bl	800525c <_SendPacket>
  RECORD_END();
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f383 8811 	msr	BASEPRI, r3
}
 8005c36:	bf00      	nop
 8005c38:	3710      	adds	r7, #16
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	200142f0 	.word	0x200142f0

08005c44 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b088      	sub	sp, #32
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005c4e:	f3ef 8311 	mrs	r3, BASEPRI
 8005c52:	f04f 0120 	mov.w	r1, #32
 8005c56:	f381 8811 	msr	BASEPRI, r1
 8005c5a:	617b      	str	r3, [r7, #20]
 8005c5c:	4816      	ldr	r0, [pc, #88]	; (8005cb8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005c5e:	f7ff fa0a 	bl	8005076 <_PreparePacket>
 8005c62:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	61fb      	str	r3, [r7, #28]
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	61bb      	str	r3, [r7, #24]
 8005c70:	e00b      	b.n	8005c8a <SEGGER_SYSVIEW_RecordU32+0x46>
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	1c59      	adds	r1, r3, #1
 8005c7a:	61f9      	str	r1, [r7, #28]
 8005c7c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c80:	b2d2      	uxtb	r2, r2
 8005c82:	701a      	strb	r2, [r3, #0]
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	09db      	lsrs	r3, r3, #7
 8005c88:	61bb      	str	r3, [r7, #24]
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	2b7f      	cmp	r3, #127	; 0x7f
 8005c8e:	d8f0      	bhi.n	8005c72 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	61fa      	str	r2, [r7, #28]
 8005c96:	69ba      	ldr	r2, [r7, #24]
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	701a      	strb	r2, [r3, #0]
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	68f9      	ldr	r1, [r7, #12]
 8005ca4:	6938      	ldr	r0, [r7, #16]
 8005ca6:	f7ff fad9 	bl	800525c <_SendPacket>
  RECORD_END();
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f383 8811 	msr	BASEPRI, r3
}
 8005cb0:	bf00      	nop
 8005cb2:	3720      	adds	r7, #32
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	200142f0 	.word	0x200142f0

08005cbc <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b08c      	sub	sp, #48	; 0x30
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005cc8:	f3ef 8311 	mrs	r3, BASEPRI
 8005ccc:	f04f 0120 	mov.w	r1, #32
 8005cd0:	f381 8811 	msr	BASEPRI, r1
 8005cd4:	61fb      	str	r3, [r7, #28]
 8005cd6:	4825      	ldr	r0, [pc, #148]	; (8005d6c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005cd8:	f7ff f9cd 	bl	8005076 <_PreparePacket>
 8005cdc:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cea:	e00b      	b.n	8005d04 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf2:	1c59      	adds	r1, r3, #1
 8005cf4:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005cf6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	701a      	strb	r2, [r3, #0]
 8005cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d00:	09db      	lsrs	r3, r3, #7
 8005d02:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d06:	2b7f      	cmp	r3, #127	; 0x7f
 8005d08:	d8f0      	bhi.n	8005cec <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d12:	b2d2      	uxtb	r2, r2
 8005d14:	701a      	strb	r2, [r3, #0]
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	623b      	str	r3, [r7, #32]
 8005d22:	e00b      	b.n	8005d3c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005d24:	6a3b      	ldr	r3, [r7, #32]
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d2a:	1c59      	adds	r1, r3, #1
 8005d2c:	6279      	str	r1, [r7, #36]	; 0x24
 8005d2e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	6a3b      	ldr	r3, [r7, #32]
 8005d38:	09db      	lsrs	r3, r3, #7
 8005d3a:	623b      	str	r3, [r7, #32]
 8005d3c:	6a3b      	ldr	r3, [r7, #32]
 8005d3e:	2b7f      	cmp	r3, #127	; 0x7f
 8005d40:	d8f0      	bhi.n	8005d24 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	627a      	str	r2, [r7, #36]	; 0x24
 8005d48:	6a3a      	ldr	r2, [r7, #32]
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	701a      	strb	r2, [r3, #0]
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d50:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	6979      	ldr	r1, [r7, #20]
 8005d56:	69b8      	ldr	r0, [r7, #24]
 8005d58:	f7ff fa80 	bl	800525c <_SendPacket>
  RECORD_END();
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	f383 8811 	msr	BASEPRI, r3
}
 8005d62:	bf00      	nop
 8005d64:	3730      	adds	r7, #48	; 0x30
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	200142f0 	.word	0x200142f0

08005d70 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b08e      	sub	sp, #56	; 0x38
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005d7e:	f3ef 8311 	mrs	r3, BASEPRI
 8005d82:	f04f 0120 	mov.w	r1, #32
 8005d86:	f381 8811 	msr	BASEPRI, r1
 8005d8a:	61fb      	str	r3, [r7, #28]
 8005d8c:	4832      	ldr	r0, [pc, #200]	; (8005e58 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005d8e:	f7ff f972 	bl	8005076 <_PreparePacket>
 8005d92:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	637b      	str	r3, [r7, #52]	; 0x34
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	633b      	str	r3, [r7, #48]	; 0x30
 8005da0:	e00b      	b.n	8005dba <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8005da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005da8:	1c59      	adds	r1, r3, #1
 8005daa:	6379      	str	r1, [r7, #52]	; 0x34
 8005dac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005db0:	b2d2      	uxtb	r2, r2
 8005db2:	701a      	strb	r2, [r3, #0]
 8005db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db6:	09db      	lsrs	r3, r3, #7
 8005db8:	633b      	str	r3, [r7, #48]	; 0x30
 8005dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dbc:	2b7f      	cmp	r3, #127	; 0x7f
 8005dbe:	d8f0      	bhi.n	8005da2 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8005dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	637a      	str	r2, [r7, #52]	; 0x34
 8005dc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dc8:	b2d2      	uxtb	r2, r2
 8005dca:	701a      	strb	r2, [r3, #0]
 8005dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8005dd8:	e00b      	b.n	8005df2 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8005dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de0:	1c59      	adds	r1, r3, #1
 8005de2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005de4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005de8:	b2d2      	uxtb	r2, r2
 8005dea:	701a      	strb	r2, [r3, #0]
 8005dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dee:	09db      	lsrs	r3, r3, #7
 8005df0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005df4:	2b7f      	cmp	r3, #127	; 0x7f
 8005df6:	d8f0      	bhi.n	8005dda <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dfa:	1c5a      	adds	r2, r3, #1
 8005dfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005dfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e00:	b2d2      	uxtb	r2, r2
 8005e02:	701a      	strb	r2, [r3, #0]
 8005e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e06:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	623b      	str	r3, [r7, #32]
 8005e10:	e00b      	b.n	8005e2a <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e18:	1c59      	adds	r1, r3, #1
 8005e1a:	6279      	str	r1, [r7, #36]	; 0x24
 8005e1c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e20:	b2d2      	uxtb	r2, r2
 8005e22:	701a      	strb	r2, [r3, #0]
 8005e24:	6a3b      	ldr	r3, [r7, #32]
 8005e26:	09db      	lsrs	r3, r3, #7
 8005e28:	623b      	str	r3, [r7, #32]
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	2b7f      	cmp	r3, #127	; 0x7f
 8005e2e:	d8f0      	bhi.n	8005e12 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e32:	1c5a      	adds	r2, r3, #1
 8005e34:	627a      	str	r2, [r7, #36]	; 0x24
 8005e36:	6a3a      	ldr	r2, [r7, #32]
 8005e38:	b2d2      	uxtb	r2, r2
 8005e3a:	701a      	strb	r2, [r3, #0]
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	6979      	ldr	r1, [r7, #20]
 8005e44:	69b8      	ldr	r0, [r7, #24]
 8005e46:	f7ff fa09 	bl	800525c <_SendPacket>
  RECORD_END();
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	f383 8811 	msr	BASEPRI, r3
}
 8005e50:	bf00      	nop
 8005e52:	3738      	adds	r7, #56	; 0x38
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	200142f0 	.word	0x200142f0

08005e5c <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b090      	sub	sp, #64	; 0x40
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005e6a:	f3ef 8311 	mrs	r3, BASEPRI
 8005e6e:	f04f 0120 	mov.w	r1, #32
 8005e72:	f381 8811 	msr	BASEPRI, r1
 8005e76:	61fb      	str	r3, [r7, #28]
 8005e78:	4840      	ldr	r0, [pc, #256]	; (8005f7c <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005e7a:	f7ff f8fc 	bl	8005076 <_PreparePacket>
 8005e7e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e8c:	e00b      	b.n	8005ea6 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e94:	1c59      	adds	r1, r3, #1
 8005e96:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005e98:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	701a      	strb	r2, [r3, #0]
 8005ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea2:	09db      	lsrs	r3, r3, #7
 8005ea4:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea8:	2b7f      	cmp	r3, #127	; 0x7f
 8005eaa:	d8f0      	bhi.n	8005e8e <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eae:	1c5a      	adds	r2, r3, #1
 8005eb0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005eb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005eb4:	b2d2      	uxtb	r2, r2
 8005eb6:	701a      	strb	r2, [r3, #0]
 8005eb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	637b      	str	r3, [r7, #52]	; 0x34
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	633b      	str	r3, [r7, #48]	; 0x30
 8005ec4:	e00b      	b.n	8005ede <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec8:	b2da      	uxtb	r2, r3
 8005eca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ecc:	1c59      	adds	r1, r3, #1
 8005ece:	6379      	str	r1, [r7, #52]	; 0x34
 8005ed0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ed4:	b2d2      	uxtb	r2, r2
 8005ed6:	701a      	strb	r2, [r3, #0]
 8005ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eda:	09db      	lsrs	r3, r3, #7
 8005edc:	633b      	str	r3, [r7, #48]	; 0x30
 8005ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee0:	2b7f      	cmp	r3, #127	; 0x7f
 8005ee2:	d8f0      	bhi.n	8005ec6 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee6:	1c5a      	adds	r2, r3, #1
 8005ee8:	637a      	str	r2, [r7, #52]	; 0x34
 8005eea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eec:	b2d2      	uxtb	r2, r2
 8005eee:	701a      	strb	r2, [r3, #0]
 8005ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ef2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8005efc:	e00b      	b.n	8005f16 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f00:	b2da      	uxtb	r2, r3
 8005f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f04:	1c59      	adds	r1, r3, #1
 8005f06:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f0c:	b2d2      	uxtb	r2, r2
 8005f0e:	701a      	strb	r2, [r3, #0]
 8005f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f12:	09db      	lsrs	r3, r3, #7
 8005f14:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f18:	2b7f      	cmp	r3, #127	; 0x7f
 8005f1a:	d8f0      	bhi.n	8005efe <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f1e:	1c5a      	adds	r2, r3, #1
 8005f20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f24:	b2d2      	uxtb	r2, r2
 8005f26:	701a      	strb	r2, [r3, #0]
 8005f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f32:	623b      	str	r3, [r7, #32]
 8005f34:	e00b      	b.n	8005f4e <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005f36:	6a3b      	ldr	r3, [r7, #32]
 8005f38:	b2da      	uxtb	r2, r3
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3c:	1c59      	adds	r1, r3, #1
 8005f3e:	6279      	str	r1, [r7, #36]	; 0x24
 8005f40:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f44:	b2d2      	uxtb	r2, r2
 8005f46:	701a      	strb	r2, [r3, #0]
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	09db      	lsrs	r3, r3, #7
 8005f4c:	623b      	str	r3, [r7, #32]
 8005f4e:	6a3b      	ldr	r3, [r7, #32]
 8005f50:	2b7f      	cmp	r3, #127	; 0x7f
 8005f52:	d8f0      	bhi.n	8005f36 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f56:	1c5a      	adds	r2, r3, #1
 8005f58:	627a      	str	r2, [r7, #36]	; 0x24
 8005f5a:	6a3a      	ldr	r2, [r7, #32]
 8005f5c:	b2d2      	uxtb	r2, r2
 8005f5e:	701a      	strb	r2, [r3, #0]
 8005f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f62:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	6979      	ldr	r1, [r7, #20]
 8005f68:	69b8      	ldr	r0, [r7, #24]
 8005f6a:	f7ff f977 	bl	800525c <_SendPacket>
  RECORD_END();
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	f383 8811 	msr	BASEPRI, r3
}
 8005f74:	bf00      	nop
 8005f76:	3740      	adds	r7, #64	; 0x40
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	200142f0 	.word	0x200142f0

08005f80 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08c      	sub	sp, #48	; 0x30
 8005f84:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005f86:	4b59      	ldr	r3, [pc, #356]	; (80060ec <SEGGER_SYSVIEW_Start+0x16c>)
 8005f88:	2201      	movs	r2, #1
 8005f8a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005f8c:	f3ef 8311 	mrs	r3, BASEPRI
 8005f90:	f04f 0120 	mov.w	r1, #32
 8005f94:	f381 8811 	msr	BASEPRI, r1
 8005f98:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005f9a:	4b54      	ldr	r3, [pc, #336]	; (80060ec <SEGGER_SYSVIEW_Start+0x16c>)
 8005f9c:	785b      	ldrb	r3, [r3, #1]
 8005f9e:	220a      	movs	r2, #10
 8005fa0:	4953      	ldr	r1, [pc, #332]	; (80060f0 <SEGGER_SYSVIEW_Start+0x170>)
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7fa f914 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8005fae:	f7fe fe33 	bl	8004c18 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005fb2:	200a      	movs	r0, #10
 8005fb4:	f7ff fe28 	bl	8005c08 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005fb8:	f3ef 8311 	mrs	r3, BASEPRI
 8005fbc:	f04f 0120 	mov.w	r1, #32
 8005fc0:	f381 8811 	msr	BASEPRI, r1
 8005fc4:	60bb      	str	r3, [r7, #8]
 8005fc6:	484b      	ldr	r0, [pc, #300]	; (80060f4 <SEGGER_SYSVIEW_Start+0x174>)
 8005fc8:	f7ff f855 	bl	8005076 <_PreparePacket>
 8005fcc:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fd6:	4b45      	ldr	r3, [pc, #276]	; (80060ec <SEGGER_SYSVIEW_Start+0x16c>)
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fdc:	e00b      	b.n	8005ff6 <SEGGER_SYSVIEW_Start+0x76>
 8005fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe0:	b2da      	uxtb	r2, r3
 8005fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe4:	1c59      	adds	r1, r3, #1
 8005fe6:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005fe8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fec:	b2d2      	uxtb	r2, r2
 8005fee:	701a      	strb	r2, [r3, #0]
 8005ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff2:	09db      	lsrs	r3, r3, #7
 8005ff4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff8:	2b7f      	cmp	r3, #127	; 0x7f
 8005ffa:	d8f0      	bhi.n	8005fde <SEGGER_SYSVIEW_Start+0x5e>
 8005ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006002:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006004:	b2d2      	uxtb	r2, r2
 8006006:	701a      	strb	r2, [r3, #0]
 8006008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800600a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	627b      	str	r3, [r7, #36]	; 0x24
 8006010:	4b36      	ldr	r3, [pc, #216]	; (80060ec <SEGGER_SYSVIEW_Start+0x16c>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	623b      	str	r3, [r7, #32]
 8006016:	e00b      	b.n	8006030 <SEGGER_SYSVIEW_Start+0xb0>
 8006018:	6a3b      	ldr	r3, [r7, #32]
 800601a:	b2da      	uxtb	r2, r3
 800601c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601e:	1c59      	adds	r1, r3, #1
 8006020:	6279      	str	r1, [r7, #36]	; 0x24
 8006022:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006026:	b2d2      	uxtb	r2, r2
 8006028:	701a      	strb	r2, [r3, #0]
 800602a:	6a3b      	ldr	r3, [r7, #32]
 800602c:	09db      	lsrs	r3, r3, #7
 800602e:	623b      	str	r3, [r7, #32]
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	2b7f      	cmp	r3, #127	; 0x7f
 8006034:	d8f0      	bhi.n	8006018 <SEGGER_SYSVIEW_Start+0x98>
 8006036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006038:	1c5a      	adds	r2, r3, #1
 800603a:	627a      	str	r2, [r7, #36]	; 0x24
 800603c:	6a3a      	ldr	r2, [r7, #32]
 800603e:	b2d2      	uxtb	r2, r2
 8006040:	701a      	strb	r2, [r3, #0]
 8006042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006044:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	61fb      	str	r3, [r7, #28]
 800604a:	4b28      	ldr	r3, [pc, #160]	; (80060ec <SEGGER_SYSVIEW_Start+0x16c>)
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	61bb      	str	r3, [r7, #24]
 8006050:	e00b      	b.n	800606a <SEGGER_SYSVIEW_Start+0xea>
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	b2da      	uxtb	r2, r3
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	1c59      	adds	r1, r3, #1
 800605a:	61f9      	str	r1, [r7, #28]
 800605c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006060:	b2d2      	uxtb	r2, r2
 8006062:	701a      	strb	r2, [r3, #0]
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	09db      	lsrs	r3, r3, #7
 8006068:	61bb      	str	r3, [r7, #24]
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	2b7f      	cmp	r3, #127	; 0x7f
 800606e:	d8f0      	bhi.n	8006052 <SEGGER_SYSVIEW_Start+0xd2>
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	1c5a      	adds	r2, r3, #1
 8006074:	61fa      	str	r2, [r7, #28]
 8006076:	69ba      	ldr	r2, [r7, #24]
 8006078:	b2d2      	uxtb	r2, r2
 800607a:	701a      	strb	r2, [r3, #0]
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	2300      	movs	r3, #0
 8006086:	613b      	str	r3, [r7, #16]
 8006088:	e00b      	b.n	80060a2 <SEGGER_SYSVIEW_Start+0x122>
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	b2da      	uxtb	r2, r3
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	1c59      	adds	r1, r3, #1
 8006092:	6179      	str	r1, [r7, #20]
 8006094:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006098:	b2d2      	uxtb	r2, r2
 800609a:	701a      	strb	r2, [r3, #0]
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	09db      	lsrs	r3, r3, #7
 80060a0:	613b      	str	r3, [r7, #16]
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	2b7f      	cmp	r3, #127	; 0x7f
 80060a6:	d8f0      	bhi.n	800608a <SEGGER_SYSVIEW_Start+0x10a>
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	1c5a      	adds	r2, r3, #1
 80060ac:	617a      	str	r2, [r7, #20]
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	b2d2      	uxtb	r2, r2
 80060b2:	701a      	strb	r2, [r3, #0]
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80060b8:	2218      	movs	r2, #24
 80060ba:	6839      	ldr	r1, [r7, #0]
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f7ff f8cd 	bl	800525c <_SendPacket>
      RECORD_END();
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80060c8:	4b08      	ldr	r3, [pc, #32]	; (80060ec <SEGGER_SYSVIEW_Start+0x16c>)
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d002      	beq.n	80060d6 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 80060d0:	4b06      	ldr	r3, [pc, #24]	; (80060ec <SEGGER_SYSVIEW_Start+0x16c>)
 80060d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d4:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80060d6:	f000 f9eb 	bl	80064b0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80060da:	f000 f9b1 	bl	8006440 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80060de:	f000 fc83 	bl	80069e8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80060e2:	bf00      	nop
 80060e4:	3730      	adds	r7, #48	; 0x30
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	200142c0 	.word	0x200142c0
 80060f0:	08007600 	.word	0x08007600
 80060f4:	200142f0 	.word	0x200142f0

080060f8 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80060fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006102:	f04f 0120 	mov.w	r1, #32
 8006106:	f381 8811 	msr	BASEPRI, r1
 800610a:	607b      	str	r3, [r7, #4]
 800610c:	480b      	ldr	r0, [pc, #44]	; (800613c <SEGGER_SYSVIEW_Stop+0x44>)
 800610e:	f7fe ffb2 	bl	8005076 <_PreparePacket>
 8006112:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006114:	4b0a      	ldr	r3, [pc, #40]	; (8006140 <SEGGER_SYSVIEW_Stop+0x48>)
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d007      	beq.n	800612c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800611c:	220b      	movs	r2, #11
 800611e:	6839      	ldr	r1, [r7, #0]
 8006120:	6838      	ldr	r0, [r7, #0]
 8006122:	f7ff f89b 	bl	800525c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006126:	4b06      	ldr	r3, [pc, #24]	; (8006140 <SEGGER_SYSVIEW_Stop+0x48>)
 8006128:	2200      	movs	r2, #0
 800612a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f383 8811 	msr	BASEPRI, r3
}
 8006132:	bf00      	nop
 8006134:	3708      	adds	r7, #8
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	200142f0 	.word	0x200142f0
 8006140:	200142c0 	.word	0x200142c0

08006144 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006144:	b580      	push	{r7, lr}
 8006146:	b08c      	sub	sp, #48	; 0x30
 8006148:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800614a:	f3ef 8311 	mrs	r3, BASEPRI
 800614e:	f04f 0120 	mov.w	r1, #32
 8006152:	f381 8811 	msr	BASEPRI, r1
 8006156:	60fb      	str	r3, [r7, #12]
 8006158:	4845      	ldr	r0, [pc, #276]	; (8006270 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800615a:	f7fe ff8c 	bl	8005076 <_PreparePacket>
 800615e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006168:	4b42      	ldr	r3, [pc, #264]	; (8006274 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	62bb      	str	r3, [r7, #40]	; 0x28
 800616e:	e00b      	b.n	8006188 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006172:	b2da      	uxtb	r2, r3
 8006174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006176:	1c59      	adds	r1, r3, #1
 8006178:	62f9      	str	r1, [r7, #44]	; 0x2c
 800617a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	701a      	strb	r2, [r3, #0]
 8006182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006184:	09db      	lsrs	r3, r3, #7
 8006186:	62bb      	str	r3, [r7, #40]	; 0x28
 8006188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800618a:	2b7f      	cmp	r3, #127	; 0x7f
 800618c:	d8f0      	bhi.n	8006170 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800618e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006194:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006196:	b2d2      	uxtb	r2, r2
 8006198:	701a      	strb	r2, [r3, #0]
 800619a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800619c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	627b      	str	r3, [r7, #36]	; 0x24
 80061a2:	4b34      	ldr	r3, [pc, #208]	; (8006274 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	623b      	str	r3, [r7, #32]
 80061a8:	e00b      	b.n	80061c2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	b2da      	uxtb	r2, r3
 80061ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b0:	1c59      	adds	r1, r3, #1
 80061b2:	6279      	str	r1, [r7, #36]	; 0x24
 80061b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061b8:	b2d2      	uxtb	r2, r2
 80061ba:	701a      	strb	r2, [r3, #0]
 80061bc:	6a3b      	ldr	r3, [r7, #32]
 80061be:	09db      	lsrs	r3, r3, #7
 80061c0:	623b      	str	r3, [r7, #32]
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	2b7f      	cmp	r3, #127	; 0x7f
 80061c6:	d8f0      	bhi.n	80061aa <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80061c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ca:	1c5a      	adds	r2, r3, #1
 80061cc:	627a      	str	r2, [r7, #36]	; 0x24
 80061ce:	6a3a      	ldr	r2, [r7, #32]
 80061d0:	b2d2      	uxtb	r2, r2
 80061d2:	701a      	strb	r2, [r3, #0]
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	61fb      	str	r3, [r7, #28]
 80061dc:	4b25      	ldr	r3, [pc, #148]	; (8006274 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	61bb      	str	r3, [r7, #24]
 80061e2:	e00b      	b.n	80061fc <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	1c59      	adds	r1, r3, #1
 80061ec:	61f9      	str	r1, [r7, #28]
 80061ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061f2:	b2d2      	uxtb	r2, r2
 80061f4:	701a      	strb	r2, [r3, #0]
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	09db      	lsrs	r3, r3, #7
 80061fa:	61bb      	str	r3, [r7, #24]
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	2b7f      	cmp	r3, #127	; 0x7f
 8006200:	d8f0      	bhi.n	80061e4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	1c5a      	adds	r2, r3, #1
 8006206:	61fa      	str	r2, [r7, #28]
 8006208:	69ba      	ldr	r2, [r7, #24]
 800620a:	b2d2      	uxtb	r2, r2
 800620c:	701a      	strb	r2, [r3, #0]
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	617b      	str	r3, [r7, #20]
 8006216:	2300      	movs	r3, #0
 8006218:	613b      	str	r3, [r7, #16]
 800621a:	e00b      	b.n	8006234 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	b2da      	uxtb	r2, r3
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	1c59      	adds	r1, r3, #1
 8006224:	6179      	str	r1, [r7, #20]
 8006226:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	701a      	strb	r2, [r3, #0]
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	09db      	lsrs	r3, r3, #7
 8006232:	613b      	str	r3, [r7, #16]
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b7f      	cmp	r3, #127	; 0x7f
 8006238:	d8f0      	bhi.n	800621c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	1c5a      	adds	r2, r3, #1
 800623e:	617a      	str	r2, [r7, #20]
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	b2d2      	uxtb	r2, r2
 8006244:	701a      	strb	r2, [r3, #0]
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800624a:	2218      	movs	r2, #24
 800624c:	6879      	ldr	r1, [r7, #4]
 800624e:	68b8      	ldr	r0, [r7, #8]
 8006250:	f7ff f804 	bl	800525c <_SendPacket>
  RECORD_END();
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800625a:	4b06      	ldr	r3, [pc, #24]	; (8006274 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800625c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625e:	2b00      	cmp	r3, #0
 8006260:	d002      	beq.n	8006268 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006262:	4b04      	ldr	r3, [pc, #16]	; (8006274 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006266:	4798      	blx	r3
  }
}
 8006268:	bf00      	nop
 800626a:	3730      	adds	r7, #48	; 0x30
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	200142f0 	.word	0x200142f0
 8006274:	200142c0 	.word	0x200142c0

08006278 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006278:	b580      	push	{r7, lr}
 800627a:	b092      	sub	sp, #72	; 0x48
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006280:	f3ef 8311 	mrs	r3, BASEPRI
 8006284:	f04f 0120 	mov.w	r1, #32
 8006288:	f381 8811 	msr	BASEPRI, r1
 800628c:	617b      	str	r3, [r7, #20]
 800628e:	486a      	ldr	r0, [pc, #424]	; (8006438 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006290:	f7fe fef1 	bl	8005076 <_PreparePacket>
 8006294:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	647b      	str	r3, [r7, #68]	; 0x44
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	4b66      	ldr	r3, [pc, #408]	; (800643c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	643b      	str	r3, [r7, #64]	; 0x40
 80062aa:	e00b      	b.n	80062c4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80062ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062ae:	b2da      	uxtb	r2, r3
 80062b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062b2:	1c59      	adds	r1, r3, #1
 80062b4:	6479      	str	r1, [r7, #68]	; 0x44
 80062b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062ba:	b2d2      	uxtb	r2, r2
 80062bc:	701a      	strb	r2, [r3, #0]
 80062be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062c0:	09db      	lsrs	r3, r3, #7
 80062c2:	643b      	str	r3, [r7, #64]	; 0x40
 80062c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062c6:	2b7f      	cmp	r3, #127	; 0x7f
 80062c8:	d8f0      	bhi.n	80062ac <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80062ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	647a      	str	r2, [r7, #68]	; 0x44
 80062d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80062d2:	b2d2      	uxtb	r2, r2
 80062d4:	701a      	strb	r2, [r3, #0]
 80062d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80062e4:	e00b      	b.n	80062fe <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80062e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062ec:	1c59      	adds	r1, r3, #1
 80062ee:	63f9      	str	r1, [r7, #60]	; 0x3c
 80062f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062f4:	b2d2      	uxtb	r2, r2
 80062f6:	701a      	strb	r2, [r3, #0]
 80062f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fa:	09db      	lsrs	r3, r3, #7
 80062fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80062fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006300:	2b7f      	cmp	r3, #127	; 0x7f
 8006302:	d8f0      	bhi.n	80062e6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006306:	1c5a      	adds	r2, r3, #1
 8006308:	63fa      	str	r2, [r7, #60]	; 0x3c
 800630a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800630c:	b2d2      	uxtb	r2, r2
 800630e:	701a      	strb	r2, [r3, #0]
 8006310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006312:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	2220      	movs	r2, #32
 800631a:	4619      	mov	r1, r3
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f7fe fe5d 	bl	8004fdc <_EncodeStr>
 8006322:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006324:	2209      	movs	r2, #9
 8006326:	68f9      	ldr	r1, [r7, #12]
 8006328:	6938      	ldr	r0, [r7, #16]
 800632a:	f7fe ff97 	bl	800525c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	637b      	str	r3, [r7, #52]	; 0x34
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	4b40      	ldr	r3, [pc, #256]	; (800643c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	633b      	str	r3, [r7, #48]	; 0x30
 8006342:	e00b      	b.n	800635c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006346:	b2da      	uxtb	r2, r3
 8006348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800634a:	1c59      	adds	r1, r3, #1
 800634c:	6379      	str	r1, [r7, #52]	; 0x34
 800634e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006352:	b2d2      	uxtb	r2, r2
 8006354:	701a      	strb	r2, [r3, #0]
 8006356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006358:	09db      	lsrs	r3, r3, #7
 800635a:	633b      	str	r3, [r7, #48]	; 0x30
 800635c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635e:	2b7f      	cmp	r3, #127	; 0x7f
 8006360:	d8f0      	bhi.n	8006344 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006364:	1c5a      	adds	r2, r3, #1
 8006366:	637a      	str	r2, [r7, #52]	; 0x34
 8006368:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800636a:	b2d2      	uxtb	r2, r2
 800636c:	701a      	strb	r2, [r3, #0]
 800636e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006370:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	62bb      	str	r3, [r7, #40]	; 0x28
 800637c:	e00b      	b.n	8006396 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800637e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006380:	b2da      	uxtb	r2, r3
 8006382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006384:	1c59      	adds	r1, r3, #1
 8006386:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006388:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800638c:	b2d2      	uxtb	r2, r2
 800638e:	701a      	strb	r2, [r3, #0]
 8006390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006392:	09db      	lsrs	r3, r3, #7
 8006394:	62bb      	str	r3, [r7, #40]	; 0x28
 8006396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006398:	2b7f      	cmp	r3, #127	; 0x7f
 800639a:	d8f0      	bhi.n	800637e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800639c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800639e:	1c5a      	adds	r2, r3, #1
 80063a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063a4:	b2d2      	uxtb	r2, r2
 80063a6:	701a      	strb	r2, [r3, #0]
 80063a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063aa:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	627b      	str	r3, [r7, #36]	; 0x24
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	623b      	str	r3, [r7, #32]
 80063b6:	e00b      	b.n	80063d0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80063b8:	6a3b      	ldr	r3, [r7, #32]
 80063ba:	b2da      	uxtb	r2, r3
 80063bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063be:	1c59      	adds	r1, r3, #1
 80063c0:	6279      	str	r1, [r7, #36]	; 0x24
 80063c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063c6:	b2d2      	uxtb	r2, r2
 80063c8:	701a      	strb	r2, [r3, #0]
 80063ca:	6a3b      	ldr	r3, [r7, #32]
 80063cc:	09db      	lsrs	r3, r3, #7
 80063ce:	623b      	str	r3, [r7, #32]
 80063d0:	6a3b      	ldr	r3, [r7, #32]
 80063d2:	2b7f      	cmp	r3, #127	; 0x7f
 80063d4:	d8f0      	bhi.n	80063b8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80063d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d8:	1c5a      	adds	r2, r3, #1
 80063da:	627a      	str	r2, [r7, #36]	; 0x24
 80063dc:	6a3a      	ldr	r2, [r7, #32]
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]
 80063e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	61fb      	str	r3, [r7, #28]
 80063ea:	2300      	movs	r3, #0
 80063ec:	61bb      	str	r3, [r7, #24]
 80063ee:	e00b      	b.n	8006408 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	b2da      	uxtb	r2, r3
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	1c59      	adds	r1, r3, #1
 80063f8:	61f9      	str	r1, [r7, #28]
 80063fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	701a      	strb	r2, [r3, #0]
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	09db      	lsrs	r3, r3, #7
 8006406:	61bb      	str	r3, [r7, #24]
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	2b7f      	cmp	r3, #127	; 0x7f
 800640c:	d8f0      	bhi.n	80063f0 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	1c5a      	adds	r2, r3, #1
 8006412:	61fa      	str	r2, [r7, #28]
 8006414:	69ba      	ldr	r2, [r7, #24]
 8006416:	b2d2      	uxtb	r2, r2
 8006418:	701a      	strb	r2, [r3, #0]
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800641e:	2215      	movs	r2, #21
 8006420:	68f9      	ldr	r1, [r7, #12]
 8006422:	6938      	ldr	r0, [r7, #16]
 8006424:	f7fe ff1a 	bl	800525c <_SendPacket>
  RECORD_END();
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f383 8811 	msr	BASEPRI, r3
}
 800642e:	bf00      	nop
 8006430:	3748      	adds	r7, #72	; 0x48
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	200142f0 	.word	0x200142f0
 800643c:	200142c0 	.word	0x200142c0

08006440 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006440:	b580      	push	{r7, lr}
 8006442:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006444:	4b07      	ldr	r3, [pc, #28]	; (8006464 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006446:	6a1b      	ldr	r3, [r3, #32]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d008      	beq.n	800645e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800644c:	4b05      	ldr	r3, [pc, #20]	; (8006464 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800644e:	6a1b      	ldr	r3, [r3, #32]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d003      	beq.n	800645e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006456:	4b03      	ldr	r3, [pc, #12]	; (8006464 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	4798      	blx	r3
  }
}
 800645e:	bf00      	nop
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	200142c0 	.word	0x200142c0

08006468 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006470:	f3ef 8311 	mrs	r3, BASEPRI
 8006474:	f04f 0120 	mov.w	r1, #32
 8006478:	f381 8811 	msr	BASEPRI, r1
 800647c:	617b      	str	r3, [r7, #20]
 800647e:	480b      	ldr	r0, [pc, #44]	; (80064ac <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006480:	f7fe fdf9 	bl	8005076 <_PreparePacket>
 8006484:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006486:	2280      	movs	r2, #128	; 0x80
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	6938      	ldr	r0, [r7, #16]
 800648c:	f7fe fda6 	bl	8004fdc <_EncodeStr>
 8006490:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006492:	220e      	movs	r2, #14
 8006494:	68f9      	ldr	r1, [r7, #12]
 8006496:	6938      	ldr	r0, [r7, #16]
 8006498:	f7fe fee0 	bl	800525c <_SendPacket>
  RECORD_END();
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f383 8811 	msr	BASEPRI, r3
}
 80064a2:	bf00      	nop
 80064a4:	3718      	adds	r7, #24
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	200142f0 	.word	0x200142f0

080064b0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80064b0:	b590      	push	{r4, r7, lr}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80064b6:	4b15      	ldr	r3, [pc, #84]	; (800650c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d01a      	beq.n	80064f4 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80064be:	4b13      	ldr	r3, [pc, #76]	; (800650c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d015      	beq.n	80064f4 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80064c8:	4b10      	ldr	r3, [pc, #64]	; (800650c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4798      	blx	r3
 80064d0:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80064d4:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80064d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80064da:	f04f 0200 	mov.w	r2, #0
 80064de:	f04f 0300 	mov.w	r3, #0
 80064e2:	000a      	movs	r2, r1
 80064e4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80064e6:	4613      	mov	r3, r2
 80064e8:	461a      	mov	r2, r3
 80064ea:	4621      	mov	r1, r4
 80064ec:	200d      	movs	r0, #13
 80064ee:	f7ff fbe5 	bl	8005cbc <SEGGER_SYSVIEW_RecordU32x2>
 80064f2:	e006      	b.n	8006502 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80064f4:	4b06      	ldr	r3, [pc, #24]	; (8006510 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4619      	mov	r1, r3
 80064fa:	200c      	movs	r0, #12
 80064fc:	f7ff fba2 	bl	8005c44 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop
 8006504:	370c      	adds	r7, #12
 8006506:	46bd      	mov	sp, r7
 8006508:	bd90      	pop	{r4, r7, pc}
 800650a:	bf00      	nop
 800650c:	200142c0 	.word	0x200142c0
 8006510:	e0001004 	.word	0xe0001004

08006514 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800651a:	f3ef 8311 	mrs	r3, BASEPRI
 800651e:	f04f 0120 	mov.w	r1, #32
 8006522:	f381 8811 	msr	BASEPRI, r1
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	4819      	ldr	r0, [pc, #100]	; (8006590 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800652a:	f7fe fda4 	bl	8005076 <_PreparePacket>
 800652e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006534:	4b17      	ldr	r3, [pc, #92]	; (8006594 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800653c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	617b      	str	r3, [r7, #20]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	613b      	str	r3, [r7, #16]
 8006546:	e00b      	b.n	8006560 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	b2da      	uxtb	r2, r3
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	1c59      	adds	r1, r3, #1
 8006550:	6179      	str	r1, [r7, #20]
 8006552:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006556:	b2d2      	uxtb	r2, r2
 8006558:	701a      	strb	r2, [r3, #0]
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	09db      	lsrs	r3, r3, #7
 800655e:	613b      	str	r3, [r7, #16]
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	2b7f      	cmp	r3, #127	; 0x7f
 8006564:	d8f0      	bhi.n	8006548 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	1c5a      	adds	r2, r3, #1
 800656a:	617a      	str	r2, [r7, #20]
 800656c:	693a      	ldr	r2, [r7, #16]
 800656e:	b2d2      	uxtb	r2, r2
 8006570:	701a      	strb	r2, [r3, #0]
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006576:	2202      	movs	r2, #2
 8006578:	6879      	ldr	r1, [r7, #4]
 800657a:	68b8      	ldr	r0, [r7, #8]
 800657c:	f7fe fe6e 	bl	800525c <_SendPacket>
  RECORD_END();
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f383 8811 	msr	BASEPRI, r3
}
 8006586:	bf00      	nop
 8006588:	3718      	adds	r7, #24
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	200142f0 	.word	0x200142f0
 8006594:	e000ed04 	.word	0xe000ed04

08006598 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800659e:	f3ef 8311 	mrs	r3, BASEPRI
 80065a2:	f04f 0120 	mov.w	r1, #32
 80065a6:	f381 8811 	msr	BASEPRI, r1
 80065aa:	607b      	str	r3, [r7, #4]
 80065ac:	4807      	ldr	r0, [pc, #28]	; (80065cc <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80065ae:	f7fe fd62 	bl	8005076 <_PreparePacket>
 80065b2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80065b4:	2203      	movs	r2, #3
 80065b6:	6839      	ldr	r1, [r7, #0]
 80065b8:	6838      	ldr	r0, [r7, #0]
 80065ba:	f7fe fe4f 	bl	800525c <_SendPacket>
  RECORD_END();
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f383 8811 	msr	BASEPRI, r3
}
 80065c4:	bf00      	nop
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	200142f0 	.word	0x200142f0

080065d0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80065d6:	f3ef 8311 	mrs	r3, BASEPRI
 80065da:	f04f 0120 	mov.w	r1, #32
 80065de:	f381 8811 	msr	BASEPRI, r1
 80065e2:	607b      	str	r3, [r7, #4]
 80065e4:	4807      	ldr	r0, [pc, #28]	; (8006604 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80065e6:	f7fe fd46 	bl	8005076 <_PreparePacket>
 80065ea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80065ec:	2212      	movs	r2, #18
 80065ee:	6839      	ldr	r1, [r7, #0]
 80065f0:	6838      	ldr	r0, [r7, #0]
 80065f2:	f7fe fe33 	bl	800525c <_SendPacket>
  RECORD_END();
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f383 8811 	msr	BASEPRI, r3
}
 80065fc:	bf00      	nop
 80065fe:	3708      	adds	r7, #8
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	200142f0 	.word	0x200142f0

08006608 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800660e:	f3ef 8311 	mrs	r3, BASEPRI
 8006612:	f04f 0120 	mov.w	r1, #32
 8006616:	f381 8811 	msr	BASEPRI, r1
 800661a:	607b      	str	r3, [r7, #4]
 800661c:	4807      	ldr	r0, [pc, #28]	; (800663c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800661e:	f7fe fd2a 	bl	8005076 <_PreparePacket>
 8006622:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006624:	2211      	movs	r2, #17
 8006626:	6839      	ldr	r1, [r7, #0]
 8006628:	6838      	ldr	r0, [r7, #0]
 800662a:	f7fe fe17 	bl	800525c <_SendPacket>
  RECORD_END();
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f383 8811 	msr	BASEPRI, r3
}
 8006634:	bf00      	nop
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	200142f0 	.word	0x200142f0

08006640 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006640:	b580      	push	{r7, lr}
 8006642:	b088      	sub	sp, #32
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006648:	f3ef 8311 	mrs	r3, BASEPRI
 800664c:	f04f 0120 	mov.w	r1, #32
 8006650:	f381 8811 	msr	BASEPRI, r1
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	4819      	ldr	r0, [pc, #100]	; (80066bc <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006658:	f7fe fd0d 	bl	8005076 <_PreparePacket>
 800665c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006662:	4b17      	ldr	r3, [pc, #92]	; (80066c0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	61fb      	str	r3, [r7, #28]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	61bb      	str	r3, [r7, #24]
 8006674:	e00b      	b.n	800668e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	b2da      	uxtb	r2, r3
 800667a:	69fb      	ldr	r3, [r7, #28]
 800667c:	1c59      	adds	r1, r3, #1
 800667e:	61f9      	str	r1, [r7, #28]
 8006680:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006684:	b2d2      	uxtb	r2, r2
 8006686:	701a      	strb	r2, [r3, #0]
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	09db      	lsrs	r3, r3, #7
 800668c:	61bb      	str	r3, [r7, #24]
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	2b7f      	cmp	r3, #127	; 0x7f
 8006692:	d8f0      	bhi.n	8006676 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	61fa      	str	r2, [r7, #28]
 800669a:	69ba      	ldr	r2, [r7, #24]
 800669c:	b2d2      	uxtb	r2, r2
 800669e:	701a      	strb	r2, [r3, #0]
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80066a4:	2208      	movs	r2, #8
 80066a6:	68f9      	ldr	r1, [r7, #12]
 80066a8:	6938      	ldr	r0, [r7, #16]
 80066aa:	f7fe fdd7 	bl	800525c <_SendPacket>
  RECORD_END();
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f383 8811 	msr	BASEPRI, r3
}
 80066b4:	bf00      	nop
 80066b6:	3720      	adds	r7, #32
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	200142f0 	.word	0x200142f0
 80066c0:	200142c0 	.word	0x200142c0

080066c4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b088      	sub	sp, #32
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80066cc:	f3ef 8311 	mrs	r3, BASEPRI
 80066d0:	f04f 0120 	mov.w	r1, #32
 80066d4:	f381 8811 	msr	BASEPRI, r1
 80066d8:	617b      	str	r3, [r7, #20]
 80066da:	4819      	ldr	r0, [pc, #100]	; (8006740 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80066dc:	f7fe fccb 	bl	8005076 <_PreparePacket>
 80066e0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80066e6:	4b17      	ldr	r3, [pc, #92]	; (8006744 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	61fb      	str	r3, [r7, #28]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	61bb      	str	r3, [r7, #24]
 80066f8:	e00b      	b.n	8006712 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	1c59      	adds	r1, r3, #1
 8006702:	61f9      	str	r1, [r7, #28]
 8006704:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006708:	b2d2      	uxtb	r2, r2
 800670a:	701a      	strb	r2, [r3, #0]
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	09db      	lsrs	r3, r3, #7
 8006710:	61bb      	str	r3, [r7, #24]
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	2b7f      	cmp	r3, #127	; 0x7f
 8006716:	d8f0      	bhi.n	80066fa <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	61fa      	str	r2, [r7, #28]
 800671e:	69ba      	ldr	r2, [r7, #24]
 8006720:	b2d2      	uxtb	r2, r2
 8006722:	701a      	strb	r2, [r3, #0]
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006728:	2204      	movs	r2, #4
 800672a:	68f9      	ldr	r1, [r7, #12]
 800672c:	6938      	ldr	r0, [r7, #16]
 800672e:	f7fe fd95 	bl	800525c <_SendPacket>
  RECORD_END();
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	f383 8811 	msr	BASEPRI, r3
}
 8006738:	bf00      	nop
 800673a:	3720      	adds	r7, #32
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	200142f0 	.word	0x200142f0
 8006744:	200142c0 	.word	0x200142c0

08006748 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006748:	b580      	push	{r7, lr}
 800674a:	b088      	sub	sp, #32
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006750:	f3ef 8311 	mrs	r3, BASEPRI
 8006754:	f04f 0120 	mov.w	r1, #32
 8006758:	f381 8811 	msr	BASEPRI, r1
 800675c:	617b      	str	r3, [r7, #20]
 800675e:	4819      	ldr	r0, [pc, #100]	; (80067c4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006760:	f7fe fc89 	bl	8005076 <_PreparePacket>
 8006764:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800676a:	4b17      	ldr	r3, [pc, #92]	; (80067c8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	61fb      	str	r3, [r7, #28]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	61bb      	str	r3, [r7, #24]
 800677c:	e00b      	b.n	8006796 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	b2da      	uxtb	r2, r3
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	1c59      	adds	r1, r3, #1
 8006786:	61f9      	str	r1, [r7, #28]
 8006788:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800678c:	b2d2      	uxtb	r2, r2
 800678e:	701a      	strb	r2, [r3, #0]
 8006790:	69bb      	ldr	r3, [r7, #24]
 8006792:	09db      	lsrs	r3, r3, #7
 8006794:	61bb      	str	r3, [r7, #24]
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	2b7f      	cmp	r3, #127	; 0x7f
 800679a:	d8f0      	bhi.n	800677e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	1c5a      	adds	r2, r3, #1
 80067a0:	61fa      	str	r2, [r7, #28]
 80067a2:	69ba      	ldr	r2, [r7, #24]
 80067a4:	b2d2      	uxtb	r2, r2
 80067a6:	701a      	strb	r2, [r3, #0]
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80067ac:	2206      	movs	r2, #6
 80067ae:	68f9      	ldr	r1, [r7, #12]
 80067b0:	6938      	ldr	r0, [r7, #16]
 80067b2:	f7fe fd53 	bl	800525c <_SendPacket>
  RECORD_END();
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f383 8811 	msr	BASEPRI, r3
}
 80067bc:	bf00      	nop
 80067be:	3720      	adds	r7, #32
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	200142f0 	.word	0x200142f0
 80067c8:	200142c0 	.word	0x200142c0

080067cc <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b08a      	sub	sp, #40	; 0x28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80067d6:	f3ef 8311 	mrs	r3, BASEPRI
 80067da:	f04f 0120 	mov.w	r1, #32
 80067de:	f381 8811 	msr	BASEPRI, r1
 80067e2:	617b      	str	r3, [r7, #20]
 80067e4:	4827      	ldr	r0, [pc, #156]	; (8006884 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80067e6:	f7fe fc46 	bl	8005076 <_PreparePacket>
 80067ea:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80067f0:	4b25      	ldr	r3, [pc, #148]	; (8006888 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	627b      	str	r3, [r7, #36]	; 0x24
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	623b      	str	r3, [r7, #32]
 8006802:	e00b      	b.n	800681c <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	b2da      	uxtb	r2, r3
 8006808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680a:	1c59      	adds	r1, r3, #1
 800680c:	6279      	str	r1, [r7, #36]	; 0x24
 800680e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]
 8006816:	6a3b      	ldr	r3, [r7, #32]
 8006818:	09db      	lsrs	r3, r3, #7
 800681a:	623b      	str	r3, [r7, #32]
 800681c:	6a3b      	ldr	r3, [r7, #32]
 800681e:	2b7f      	cmp	r3, #127	; 0x7f
 8006820:	d8f0      	bhi.n	8006804 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	627a      	str	r2, [r7, #36]	; 0x24
 8006828:	6a3a      	ldr	r2, [r7, #32]
 800682a:	b2d2      	uxtb	r2, r2
 800682c:	701a      	strb	r2, [r3, #0]
 800682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006830:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	61fb      	str	r3, [r7, #28]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	61bb      	str	r3, [r7, #24]
 800683a:	e00b      	b.n	8006854 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	b2da      	uxtb	r2, r3
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	1c59      	adds	r1, r3, #1
 8006844:	61f9      	str	r1, [r7, #28]
 8006846:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800684a:	b2d2      	uxtb	r2, r2
 800684c:	701a      	strb	r2, [r3, #0]
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	09db      	lsrs	r3, r3, #7
 8006852:	61bb      	str	r3, [r7, #24]
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	2b7f      	cmp	r3, #127	; 0x7f
 8006858:	d8f0      	bhi.n	800683c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	1c5a      	adds	r2, r3, #1
 800685e:	61fa      	str	r2, [r7, #28]
 8006860:	69ba      	ldr	r2, [r7, #24]
 8006862:	b2d2      	uxtb	r2, r2
 8006864:	701a      	strb	r2, [r3, #0]
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800686a:	2207      	movs	r2, #7
 800686c:	68f9      	ldr	r1, [r7, #12]
 800686e:	6938      	ldr	r0, [r7, #16]
 8006870:	f7fe fcf4 	bl	800525c <_SendPacket>
  RECORD_END();
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	f383 8811 	msr	BASEPRI, r3
}
 800687a:	bf00      	nop
 800687c:	3728      	adds	r7, #40	; 0x28
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	200142f0 	.word	0x200142f0
 8006888:	200142c0 	.word	0x200142c0

0800688c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006894:	4b04      	ldr	r3, [pc, #16]	; (80068a8 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	1ad3      	subs	r3, r2, r3
}
 800689c:	4618      	mov	r0, r3
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr
 80068a8:	200142c0 	.word	0x200142c0

080068ac <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08c      	sub	sp, #48	; 0x30
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	4603      	mov	r3, r0
 80068b4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80068b6:	4b3b      	ldr	r3, [pc, #236]	; (80069a4 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d06d      	beq.n	800699a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80068be:	4b39      	ldr	r3, [pc, #228]	; (80069a4 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80068c4:	2300      	movs	r3, #0
 80068c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80068c8:	e008      	b.n	80068dc <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80068ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80068d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d007      	beq.n	80068e6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80068d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d8:	3301      	adds	r3, #1
 80068da:	62bb      	str	r3, [r7, #40]	; 0x28
 80068dc:	79fb      	ldrb	r3, [r7, #7]
 80068de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d3f2      	bcc.n	80068ca <SEGGER_SYSVIEW_SendModule+0x1e>
 80068e4:	e000      	b.n	80068e8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80068e6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80068e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d055      	beq.n	800699a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80068ee:	f3ef 8311 	mrs	r3, BASEPRI
 80068f2:	f04f 0120 	mov.w	r1, #32
 80068f6:	f381 8811 	msr	BASEPRI, r1
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	482a      	ldr	r0, [pc, #168]	; (80069a8 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80068fe:	f7fe fbba 	bl	8005076 <_PreparePacket>
 8006902:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	627b      	str	r3, [r7, #36]	; 0x24
 800690c:	79fb      	ldrb	r3, [r7, #7]
 800690e:	623b      	str	r3, [r7, #32]
 8006910:	e00b      	b.n	800692a <SEGGER_SYSVIEW_SendModule+0x7e>
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	b2da      	uxtb	r2, r3
 8006916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006918:	1c59      	adds	r1, r3, #1
 800691a:	6279      	str	r1, [r7, #36]	; 0x24
 800691c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006920:	b2d2      	uxtb	r2, r2
 8006922:	701a      	strb	r2, [r3, #0]
 8006924:	6a3b      	ldr	r3, [r7, #32]
 8006926:	09db      	lsrs	r3, r3, #7
 8006928:	623b      	str	r3, [r7, #32]
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	2b7f      	cmp	r3, #127	; 0x7f
 800692e:	d8f0      	bhi.n	8006912 <SEGGER_SYSVIEW_SendModule+0x66>
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006932:	1c5a      	adds	r2, r3, #1
 8006934:	627a      	str	r2, [r7, #36]	; 0x24
 8006936:	6a3a      	ldr	r2, [r7, #32]
 8006938:	b2d2      	uxtb	r2, r2
 800693a:	701a      	strb	r2, [r3, #0]
 800693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	61fb      	str	r3, [r7, #28]
 8006944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	61bb      	str	r3, [r7, #24]
 800694a:	e00b      	b.n	8006964 <SEGGER_SYSVIEW_SendModule+0xb8>
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	b2da      	uxtb	r2, r3
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	1c59      	adds	r1, r3, #1
 8006954:	61f9      	str	r1, [r7, #28]
 8006956:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800695a:	b2d2      	uxtb	r2, r2
 800695c:	701a      	strb	r2, [r3, #0]
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	09db      	lsrs	r3, r3, #7
 8006962:	61bb      	str	r3, [r7, #24]
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	2b7f      	cmp	r3, #127	; 0x7f
 8006968:	d8f0      	bhi.n	800694c <SEGGER_SYSVIEW_SendModule+0xa0>
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	1c5a      	adds	r2, r3, #1
 800696e:	61fa      	str	r2, [r7, #28]
 8006970:	69ba      	ldr	r2, [r7, #24]
 8006972:	b2d2      	uxtb	r2, r2
 8006974:	701a      	strb	r2, [r3, #0]
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800697a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2280      	movs	r2, #128	; 0x80
 8006980:	4619      	mov	r1, r3
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f7fe fb2a 	bl	8004fdc <_EncodeStr>
 8006988:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800698a:	2216      	movs	r2, #22
 800698c:	68f9      	ldr	r1, [r7, #12]
 800698e:	6938      	ldr	r0, [r7, #16]
 8006990:	f7fe fc64 	bl	800525c <_SendPacket>
      RECORD_END();
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800699a:	bf00      	nop
 800699c:	3730      	adds	r7, #48	; 0x30
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	200142e8 	.word	0x200142e8
 80069a8:	200142f0 	.word	0x200142f0

080069ac <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80069b2:	4b0c      	ldr	r3, [pc, #48]	; (80069e4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00f      	beq.n	80069da <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80069ba:	4b0a      	ldr	r3, [pc, #40]	; (80069e4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d002      	beq.n	80069ce <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1f2      	bne.n	80069c0 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80069da:	bf00      	nop
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	200142e8 	.word	0x200142e8

080069e8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b086      	sub	sp, #24
 80069ec:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80069ee:	f3ef 8311 	mrs	r3, BASEPRI
 80069f2:	f04f 0120 	mov.w	r1, #32
 80069f6:	f381 8811 	msr	BASEPRI, r1
 80069fa:	60fb      	str	r3, [r7, #12]
 80069fc:	4817      	ldr	r0, [pc, #92]	; (8006a5c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80069fe:	f7fe fb3a 	bl	8005076 <_PreparePacket>
 8006a02:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	617b      	str	r3, [r7, #20]
 8006a0c:	4b14      	ldr	r3, [pc, #80]	; (8006a60 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	613b      	str	r3, [r7, #16]
 8006a12:	e00b      	b.n	8006a2c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	1c59      	adds	r1, r3, #1
 8006a1c:	6179      	str	r1, [r7, #20]
 8006a1e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a22:	b2d2      	uxtb	r2, r2
 8006a24:	701a      	strb	r2, [r3, #0]
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	09db      	lsrs	r3, r3, #7
 8006a2a:	613b      	str	r3, [r7, #16]
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	2b7f      	cmp	r3, #127	; 0x7f
 8006a30:	d8f0      	bhi.n	8006a14 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	1c5a      	adds	r2, r3, #1
 8006a36:	617a      	str	r2, [r7, #20]
 8006a38:	693a      	ldr	r2, [r7, #16]
 8006a3a:	b2d2      	uxtb	r2, r2
 8006a3c:	701a      	strb	r2, [r3, #0]
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006a42:	221b      	movs	r2, #27
 8006a44:	6879      	ldr	r1, [r7, #4]
 8006a46:	68b8      	ldr	r0, [r7, #8]
 8006a48:	f7fe fc08 	bl	800525c <_SendPacket>
  RECORD_END();
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f383 8811 	msr	BASEPRI, r3
}
 8006a52:	bf00      	nop
 8006a54:	3718      	adds	r7, #24
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	200142f0 	.word	0x200142f0
 8006a60:	200142ec 	.word	0x200142ec

08006a64 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006a64:	b40f      	push	{r0, r1, r2, r3}
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b082      	sub	sp, #8
 8006a6a:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006a6c:	f107 0314 	add.w	r3, r7, #20
 8006a70:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006a72:	1d3b      	adds	r3, r7, #4
 8006a74:	461a      	mov	r2, r3
 8006a76:	2100      	movs	r1, #0
 8006a78:	6938      	ldr	r0, [r7, #16]
 8006a7a:	f7fe fe79 	bl	8005770 <_VPrintTarget>
  va_end(ParamList);
}
 8006a7e:	bf00      	nop
 8006a80:	3708      	adds	r7, #8
 8006a82:	46bd      	mov	sp, r7
 8006a84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a88:	b004      	add	sp, #16
 8006a8a:	4770      	bx	lr

08006a8c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b08a      	sub	sp, #40	; 0x28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006a94:	f3ef 8311 	mrs	r3, BASEPRI
 8006a98:	f04f 0120 	mov.w	r1, #32
 8006a9c:	f381 8811 	msr	BASEPRI, r1
 8006aa0:	617b      	str	r3, [r7, #20]
 8006aa2:	4827      	ldr	r0, [pc, #156]	; (8006b40 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006aa4:	f7fe fae7 	bl	8005076 <_PreparePacket>
 8006aa8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006aaa:	2280      	movs	r2, #128	; 0x80
 8006aac:	6879      	ldr	r1, [r7, #4]
 8006aae:	6938      	ldr	r0, [r7, #16]
 8006ab0:	f7fe fa94 	bl	8004fdc <_EncodeStr>
 8006ab4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8006aba:	2301      	movs	r3, #1
 8006abc:	623b      	str	r3, [r7, #32]
 8006abe:	e00b      	b.n	8006ad8 <SEGGER_SYSVIEW_Warn+0x4c>
 8006ac0:	6a3b      	ldr	r3, [r7, #32]
 8006ac2:	b2da      	uxtb	r2, r3
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	1c59      	adds	r1, r3, #1
 8006ac8:	6279      	str	r1, [r7, #36]	; 0x24
 8006aca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ace:	b2d2      	uxtb	r2, r2
 8006ad0:	701a      	strb	r2, [r3, #0]
 8006ad2:	6a3b      	ldr	r3, [r7, #32]
 8006ad4:	09db      	lsrs	r3, r3, #7
 8006ad6:	623b      	str	r3, [r7, #32]
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	2b7f      	cmp	r3, #127	; 0x7f
 8006adc:	d8f0      	bhi.n	8006ac0 <SEGGER_SYSVIEW_Warn+0x34>
 8006ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae0:	1c5a      	adds	r2, r3, #1
 8006ae2:	627a      	str	r2, [r7, #36]	; 0x24
 8006ae4:	6a3a      	ldr	r2, [r7, #32]
 8006ae6:	b2d2      	uxtb	r2, r2
 8006ae8:	701a      	strb	r2, [r3, #0]
 8006aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	61fb      	str	r3, [r7, #28]
 8006af2:	2300      	movs	r3, #0
 8006af4:	61bb      	str	r3, [r7, #24]
 8006af6:	e00b      	b.n	8006b10 <SEGGER_SYSVIEW_Warn+0x84>
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	b2da      	uxtb	r2, r3
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	1c59      	adds	r1, r3, #1
 8006b00:	61f9      	str	r1, [r7, #28]
 8006b02:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	701a      	strb	r2, [r3, #0]
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	09db      	lsrs	r3, r3, #7
 8006b0e:	61bb      	str	r3, [r7, #24]
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	2b7f      	cmp	r3, #127	; 0x7f
 8006b14:	d8f0      	bhi.n	8006af8 <SEGGER_SYSVIEW_Warn+0x6c>
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	1c5a      	adds	r2, r3, #1
 8006b1a:	61fa      	str	r2, [r7, #28]
 8006b1c:	69ba      	ldr	r2, [r7, #24]
 8006b1e:	b2d2      	uxtb	r2, r2
 8006b20:	701a      	strb	r2, [r3, #0]
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006b26:	221a      	movs	r2, #26
 8006b28:	68f9      	ldr	r1, [r7, #12]
 8006b2a:	6938      	ldr	r0, [r7, #16]
 8006b2c:	f7fe fb96 	bl	800525c <_SendPacket>
  RECORD_END();
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f383 8811 	msr	BASEPRI, r3
}
 8006b36:	bf00      	nop
 8006b38:	3728      	adds	r7, #40	; 0x28
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	200142f0 	.word	0x200142f0

08006b44 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8006b44:	b580      	push	{r7, lr}
 8006b46:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8006b48:	4803      	ldr	r0, [pc, #12]	; (8006b58 <_cbSendSystemDesc+0x14>)
 8006b4a:	f7ff fc8d 	bl	8006468 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8006b4e:	4803      	ldr	r0, [pc, #12]	; (8006b5c <_cbSendSystemDesc+0x18>)
 8006b50:	f7ff fc8a 	bl	8006468 <SEGGER_SYSVIEW_SendSysDesc>
}
 8006b54:	bf00      	nop
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	0800758c 	.word	0x0800758c
 8006b5c:	080075d0 	.word	0x080075d0

08006b60 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8006b64:	4b06      	ldr	r3, [pc, #24]	; (8006b80 <SEGGER_SYSVIEW_Conf+0x20>)
 8006b66:	6818      	ldr	r0, [r3, #0]
 8006b68:	4b05      	ldr	r3, [pc, #20]	; (8006b80 <SEGGER_SYSVIEW_Conf+0x20>)
 8006b6a:	6819      	ldr	r1, [r3, #0]
 8006b6c:	4b05      	ldr	r3, [pc, #20]	; (8006b84 <SEGGER_SYSVIEW_Conf+0x24>)
 8006b6e:	4a06      	ldr	r2, [pc, #24]	; (8006b88 <SEGGER_SYSVIEW_Conf+0x28>)
 8006b70:	f7fe fff6 	bl	8005b60 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8006b74:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8006b78:	f7ff f836 	bl	8005be8 <SEGGER_SYSVIEW_SetRAMBase>
}
 8006b7c:	bf00      	nop
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	20000000 	.word	0x20000000
 8006b84:	08006b45 	.word	0x08006b45
 8006b88:	080075f8 	.word	0x080075f8

08006b8c <__libc_init_array>:
 8006b8c:	b570      	push	{r4, r5, r6, lr}
 8006b8e:	4d0d      	ldr	r5, [pc, #52]	; (8006bc4 <__libc_init_array+0x38>)
 8006b90:	4c0d      	ldr	r4, [pc, #52]	; (8006bc8 <__libc_init_array+0x3c>)
 8006b92:	1b64      	subs	r4, r4, r5
 8006b94:	10a4      	asrs	r4, r4, #2
 8006b96:	2600      	movs	r6, #0
 8006b98:	42a6      	cmp	r6, r4
 8006b9a:	d109      	bne.n	8006bb0 <__libc_init_array+0x24>
 8006b9c:	4d0b      	ldr	r5, [pc, #44]	; (8006bcc <__libc_init_array+0x40>)
 8006b9e:	4c0c      	ldr	r4, [pc, #48]	; (8006bd0 <__libc_init_array+0x44>)
 8006ba0:	f000 fc7e 	bl	80074a0 <_init>
 8006ba4:	1b64      	subs	r4, r4, r5
 8006ba6:	10a4      	asrs	r4, r4, #2
 8006ba8:	2600      	movs	r6, #0
 8006baa:	42a6      	cmp	r6, r4
 8006bac:	d105      	bne.n	8006bba <__libc_init_array+0x2e>
 8006bae:	bd70      	pop	{r4, r5, r6, pc}
 8006bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bb4:	4798      	blx	r3
 8006bb6:	3601      	adds	r6, #1
 8006bb8:	e7ee      	b.n	8006b98 <__libc_init_array+0xc>
 8006bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bbe:	4798      	blx	r3
 8006bc0:	3601      	adds	r6, #1
 8006bc2:	e7f2      	b.n	8006baa <__libc_init_array+0x1e>
 8006bc4:	08007658 	.word	0x08007658
 8006bc8:	08007658 	.word	0x08007658
 8006bcc:	08007658 	.word	0x08007658
 8006bd0:	0800765c 	.word	0x0800765c

08006bd4 <memcmp>:
 8006bd4:	b530      	push	{r4, r5, lr}
 8006bd6:	3901      	subs	r1, #1
 8006bd8:	2400      	movs	r4, #0
 8006bda:	42a2      	cmp	r2, r4
 8006bdc:	d101      	bne.n	8006be2 <memcmp+0xe>
 8006bde:	2000      	movs	r0, #0
 8006be0:	e005      	b.n	8006bee <memcmp+0x1a>
 8006be2:	5d03      	ldrb	r3, [r0, r4]
 8006be4:	3401      	adds	r4, #1
 8006be6:	5d0d      	ldrb	r5, [r1, r4]
 8006be8:	42ab      	cmp	r3, r5
 8006bea:	d0f6      	beq.n	8006bda <memcmp+0x6>
 8006bec:	1b58      	subs	r0, r3, r5
 8006bee:	bd30      	pop	{r4, r5, pc}

08006bf0 <memcpy>:
 8006bf0:	440a      	add	r2, r1
 8006bf2:	4291      	cmp	r1, r2
 8006bf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bf8:	d100      	bne.n	8006bfc <memcpy+0xc>
 8006bfa:	4770      	bx	lr
 8006bfc:	b510      	push	{r4, lr}
 8006bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c06:	4291      	cmp	r1, r2
 8006c08:	d1f9      	bne.n	8006bfe <memcpy+0xe>
 8006c0a:	bd10      	pop	{r4, pc}

08006c0c <memset>:
 8006c0c:	4402      	add	r2, r0
 8006c0e:	4603      	mov	r3, r0
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d100      	bne.n	8006c16 <memset+0xa>
 8006c14:	4770      	bx	lr
 8006c16:	f803 1b01 	strb.w	r1, [r3], #1
 8006c1a:	e7f9      	b.n	8006c10 <memset+0x4>

08006c1c <sniprintf>:
 8006c1c:	b40c      	push	{r2, r3}
 8006c1e:	b530      	push	{r4, r5, lr}
 8006c20:	4b17      	ldr	r3, [pc, #92]	; (8006c80 <sniprintf+0x64>)
 8006c22:	1e0c      	subs	r4, r1, #0
 8006c24:	681d      	ldr	r5, [r3, #0]
 8006c26:	b09d      	sub	sp, #116	; 0x74
 8006c28:	da08      	bge.n	8006c3c <sniprintf+0x20>
 8006c2a:	238b      	movs	r3, #139	; 0x8b
 8006c2c:	602b      	str	r3, [r5, #0]
 8006c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c32:	b01d      	add	sp, #116	; 0x74
 8006c34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c38:	b002      	add	sp, #8
 8006c3a:	4770      	bx	lr
 8006c3c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006c40:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006c44:	bf14      	ite	ne
 8006c46:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006c4a:	4623      	moveq	r3, r4
 8006c4c:	9304      	str	r3, [sp, #16]
 8006c4e:	9307      	str	r3, [sp, #28]
 8006c50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006c54:	9002      	str	r0, [sp, #8]
 8006c56:	9006      	str	r0, [sp, #24]
 8006c58:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006c5c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006c5e:	ab21      	add	r3, sp, #132	; 0x84
 8006c60:	a902      	add	r1, sp, #8
 8006c62:	4628      	mov	r0, r5
 8006c64:	9301      	str	r3, [sp, #4]
 8006c66:	f000 f869 	bl	8006d3c <_svfiprintf_r>
 8006c6a:	1c43      	adds	r3, r0, #1
 8006c6c:	bfbc      	itt	lt
 8006c6e:	238b      	movlt	r3, #139	; 0x8b
 8006c70:	602b      	strlt	r3, [r5, #0]
 8006c72:	2c00      	cmp	r4, #0
 8006c74:	d0dd      	beq.n	8006c32 <sniprintf+0x16>
 8006c76:	9b02      	ldr	r3, [sp, #8]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	701a      	strb	r2, [r3, #0]
 8006c7c:	e7d9      	b.n	8006c32 <sniprintf+0x16>
 8006c7e:	bf00      	nop
 8006c80:	20000014 	.word	0x20000014

08006c84 <__ssputs_r>:
 8006c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c88:	688e      	ldr	r6, [r1, #8]
 8006c8a:	429e      	cmp	r6, r3
 8006c8c:	4682      	mov	sl, r0
 8006c8e:	460c      	mov	r4, r1
 8006c90:	4690      	mov	r8, r2
 8006c92:	461f      	mov	r7, r3
 8006c94:	d838      	bhi.n	8006d08 <__ssputs_r+0x84>
 8006c96:	898a      	ldrh	r2, [r1, #12]
 8006c98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c9c:	d032      	beq.n	8006d04 <__ssputs_r+0x80>
 8006c9e:	6825      	ldr	r5, [r4, #0]
 8006ca0:	6909      	ldr	r1, [r1, #16]
 8006ca2:	eba5 0901 	sub.w	r9, r5, r1
 8006ca6:	6965      	ldr	r5, [r4, #20]
 8006ca8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	444b      	add	r3, r9
 8006cb4:	106d      	asrs	r5, r5, #1
 8006cb6:	429d      	cmp	r5, r3
 8006cb8:	bf38      	it	cc
 8006cba:	461d      	movcc	r5, r3
 8006cbc:	0553      	lsls	r3, r2, #21
 8006cbe:	d531      	bpl.n	8006d24 <__ssputs_r+0xa0>
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	f000 fb39 	bl	8007338 <_malloc_r>
 8006cc6:	4606      	mov	r6, r0
 8006cc8:	b950      	cbnz	r0, 8006ce0 <__ssputs_r+0x5c>
 8006cca:	230c      	movs	r3, #12
 8006ccc:	f8ca 3000 	str.w	r3, [sl]
 8006cd0:	89a3      	ldrh	r3, [r4, #12]
 8006cd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cd6:	81a3      	strh	r3, [r4, #12]
 8006cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ce0:	6921      	ldr	r1, [r4, #16]
 8006ce2:	464a      	mov	r2, r9
 8006ce4:	f7ff ff84 	bl	8006bf0 <memcpy>
 8006ce8:	89a3      	ldrh	r3, [r4, #12]
 8006cea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006cee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cf2:	81a3      	strh	r3, [r4, #12]
 8006cf4:	6126      	str	r6, [r4, #16]
 8006cf6:	6165      	str	r5, [r4, #20]
 8006cf8:	444e      	add	r6, r9
 8006cfa:	eba5 0509 	sub.w	r5, r5, r9
 8006cfe:	6026      	str	r6, [r4, #0]
 8006d00:	60a5      	str	r5, [r4, #8]
 8006d02:	463e      	mov	r6, r7
 8006d04:	42be      	cmp	r6, r7
 8006d06:	d900      	bls.n	8006d0a <__ssputs_r+0x86>
 8006d08:	463e      	mov	r6, r7
 8006d0a:	4632      	mov	r2, r6
 8006d0c:	6820      	ldr	r0, [r4, #0]
 8006d0e:	4641      	mov	r1, r8
 8006d10:	f000 faa8 	bl	8007264 <memmove>
 8006d14:	68a3      	ldr	r3, [r4, #8]
 8006d16:	6822      	ldr	r2, [r4, #0]
 8006d18:	1b9b      	subs	r3, r3, r6
 8006d1a:	4432      	add	r2, r6
 8006d1c:	60a3      	str	r3, [r4, #8]
 8006d1e:	6022      	str	r2, [r4, #0]
 8006d20:	2000      	movs	r0, #0
 8006d22:	e7db      	b.n	8006cdc <__ssputs_r+0x58>
 8006d24:	462a      	mov	r2, r5
 8006d26:	f000 fb61 	bl	80073ec <_realloc_r>
 8006d2a:	4606      	mov	r6, r0
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d1e1      	bne.n	8006cf4 <__ssputs_r+0x70>
 8006d30:	6921      	ldr	r1, [r4, #16]
 8006d32:	4650      	mov	r0, sl
 8006d34:	f000 fab0 	bl	8007298 <_free_r>
 8006d38:	e7c7      	b.n	8006cca <__ssputs_r+0x46>
	...

08006d3c <_svfiprintf_r>:
 8006d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d40:	4698      	mov	r8, r3
 8006d42:	898b      	ldrh	r3, [r1, #12]
 8006d44:	061b      	lsls	r3, r3, #24
 8006d46:	b09d      	sub	sp, #116	; 0x74
 8006d48:	4607      	mov	r7, r0
 8006d4a:	460d      	mov	r5, r1
 8006d4c:	4614      	mov	r4, r2
 8006d4e:	d50e      	bpl.n	8006d6e <_svfiprintf_r+0x32>
 8006d50:	690b      	ldr	r3, [r1, #16]
 8006d52:	b963      	cbnz	r3, 8006d6e <_svfiprintf_r+0x32>
 8006d54:	2140      	movs	r1, #64	; 0x40
 8006d56:	f000 faef 	bl	8007338 <_malloc_r>
 8006d5a:	6028      	str	r0, [r5, #0]
 8006d5c:	6128      	str	r0, [r5, #16]
 8006d5e:	b920      	cbnz	r0, 8006d6a <_svfiprintf_r+0x2e>
 8006d60:	230c      	movs	r3, #12
 8006d62:	603b      	str	r3, [r7, #0]
 8006d64:	f04f 30ff 	mov.w	r0, #4294967295
 8006d68:	e0d1      	b.n	8006f0e <_svfiprintf_r+0x1d2>
 8006d6a:	2340      	movs	r3, #64	; 0x40
 8006d6c:	616b      	str	r3, [r5, #20]
 8006d6e:	2300      	movs	r3, #0
 8006d70:	9309      	str	r3, [sp, #36]	; 0x24
 8006d72:	2320      	movs	r3, #32
 8006d74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d78:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d7c:	2330      	movs	r3, #48	; 0x30
 8006d7e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006f28 <_svfiprintf_r+0x1ec>
 8006d82:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d86:	f04f 0901 	mov.w	r9, #1
 8006d8a:	4623      	mov	r3, r4
 8006d8c:	469a      	mov	sl, r3
 8006d8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d92:	b10a      	cbz	r2, 8006d98 <_svfiprintf_r+0x5c>
 8006d94:	2a25      	cmp	r2, #37	; 0x25
 8006d96:	d1f9      	bne.n	8006d8c <_svfiprintf_r+0x50>
 8006d98:	ebba 0b04 	subs.w	fp, sl, r4
 8006d9c:	d00b      	beq.n	8006db6 <_svfiprintf_r+0x7a>
 8006d9e:	465b      	mov	r3, fp
 8006da0:	4622      	mov	r2, r4
 8006da2:	4629      	mov	r1, r5
 8006da4:	4638      	mov	r0, r7
 8006da6:	f7ff ff6d 	bl	8006c84 <__ssputs_r>
 8006daa:	3001      	adds	r0, #1
 8006dac:	f000 80aa 	beq.w	8006f04 <_svfiprintf_r+0x1c8>
 8006db0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006db2:	445a      	add	r2, fp
 8006db4:	9209      	str	r2, [sp, #36]	; 0x24
 8006db6:	f89a 3000 	ldrb.w	r3, [sl]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f000 80a2 	beq.w	8006f04 <_svfiprintf_r+0x1c8>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006dc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dca:	f10a 0a01 	add.w	sl, sl, #1
 8006dce:	9304      	str	r3, [sp, #16]
 8006dd0:	9307      	str	r3, [sp, #28]
 8006dd2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006dd6:	931a      	str	r3, [sp, #104]	; 0x68
 8006dd8:	4654      	mov	r4, sl
 8006dda:	2205      	movs	r2, #5
 8006ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006de0:	4851      	ldr	r0, [pc, #324]	; (8006f28 <_svfiprintf_r+0x1ec>)
 8006de2:	f7f9 fa45 	bl	8000270 <memchr>
 8006de6:	9a04      	ldr	r2, [sp, #16]
 8006de8:	b9d8      	cbnz	r0, 8006e22 <_svfiprintf_r+0xe6>
 8006dea:	06d0      	lsls	r0, r2, #27
 8006dec:	bf44      	itt	mi
 8006dee:	2320      	movmi	r3, #32
 8006df0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006df4:	0711      	lsls	r1, r2, #28
 8006df6:	bf44      	itt	mi
 8006df8:	232b      	movmi	r3, #43	; 0x2b
 8006dfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006dfe:	f89a 3000 	ldrb.w	r3, [sl]
 8006e02:	2b2a      	cmp	r3, #42	; 0x2a
 8006e04:	d015      	beq.n	8006e32 <_svfiprintf_r+0xf6>
 8006e06:	9a07      	ldr	r2, [sp, #28]
 8006e08:	4654      	mov	r4, sl
 8006e0a:	2000      	movs	r0, #0
 8006e0c:	f04f 0c0a 	mov.w	ip, #10
 8006e10:	4621      	mov	r1, r4
 8006e12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e16:	3b30      	subs	r3, #48	; 0x30
 8006e18:	2b09      	cmp	r3, #9
 8006e1a:	d94e      	bls.n	8006eba <_svfiprintf_r+0x17e>
 8006e1c:	b1b0      	cbz	r0, 8006e4c <_svfiprintf_r+0x110>
 8006e1e:	9207      	str	r2, [sp, #28]
 8006e20:	e014      	b.n	8006e4c <_svfiprintf_r+0x110>
 8006e22:	eba0 0308 	sub.w	r3, r0, r8
 8006e26:	fa09 f303 	lsl.w	r3, r9, r3
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	9304      	str	r3, [sp, #16]
 8006e2e:	46a2      	mov	sl, r4
 8006e30:	e7d2      	b.n	8006dd8 <_svfiprintf_r+0x9c>
 8006e32:	9b03      	ldr	r3, [sp, #12]
 8006e34:	1d19      	adds	r1, r3, #4
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	9103      	str	r1, [sp, #12]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	bfbb      	ittet	lt
 8006e3e:	425b      	neglt	r3, r3
 8006e40:	f042 0202 	orrlt.w	r2, r2, #2
 8006e44:	9307      	strge	r3, [sp, #28]
 8006e46:	9307      	strlt	r3, [sp, #28]
 8006e48:	bfb8      	it	lt
 8006e4a:	9204      	strlt	r2, [sp, #16]
 8006e4c:	7823      	ldrb	r3, [r4, #0]
 8006e4e:	2b2e      	cmp	r3, #46	; 0x2e
 8006e50:	d10c      	bne.n	8006e6c <_svfiprintf_r+0x130>
 8006e52:	7863      	ldrb	r3, [r4, #1]
 8006e54:	2b2a      	cmp	r3, #42	; 0x2a
 8006e56:	d135      	bne.n	8006ec4 <_svfiprintf_r+0x188>
 8006e58:	9b03      	ldr	r3, [sp, #12]
 8006e5a:	1d1a      	adds	r2, r3, #4
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	9203      	str	r2, [sp, #12]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	bfb8      	it	lt
 8006e64:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e68:	3402      	adds	r4, #2
 8006e6a:	9305      	str	r3, [sp, #20]
 8006e6c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006f38 <_svfiprintf_r+0x1fc>
 8006e70:	7821      	ldrb	r1, [r4, #0]
 8006e72:	2203      	movs	r2, #3
 8006e74:	4650      	mov	r0, sl
 8006e76:	f7f9 f9fb 	bl	8000270 <memchr>
 8006e7a:	b140      	cbz	r0, 8006e8e <_svfiprintf_r+0x152>
 8006e7c:	2340      	movs	r3, #64	; 0x40
 8006e7e:	eba0 000a 	sub.w	r0, r0, sl
 8006e82:	fa03 f000 	lsl.w	r0, r3, r0
 8006e86:	9b04      	ldr	r3, [sp, #16]
 8006e88:	4303      	orrs	r3, r0
 8006e8a:	3401      	adds	r4, #1
 8006e8c:	9304      	str	r3, [sp, #16]
 8006e8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e92:	4826      	ldr	r0, [pc, #152]	; (8006f2c <_svfiprintf_r+0x1f0>)
 8006e94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e98:	2206      	movs	r2, #6
 8006e9a:	f7f9 f9e9 	bl	8000270 <memchr>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	d038      	beq.n	8006f14 <_svfiprintf_r+0x1d8>
 8006ea2:	4b23      	ldr	r3, [pc, #140]	; (8006f30 <_svfiprintf_r+0x1f4>)
 8006ea4:	bb1b      	cbnz	r3, 8006eee <_svfiprintf_r+0x1b2>
 8006ea6:	9b03      	ldr	r3, [sp, #12]
 8006ea8:	3307      	adds	r3, #7
 8006eaa:	f023 0307 	bic.w	r3, r3, #7
 8006eae:	3308      	adds	r3, #8
 8006eb0:	9303      	str	r3, [sp, #12]
 8006eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb4:	4433      	add	r3, r6
 8006eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8006eb8:	e767      	b.n	8006d8a <_svfiprintf_r+0x4e>
 8006eba:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ebe:	460c      	mov	r4, r1
 8006ec0:	2001      	movs	r0, #1
 8006ec2:	e7a5      	b.n	8006e10 <_svfiprintf_r+0xd4>
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	3401      	adds	r4, #1
 8006ec8:	9305      	str	r3, [sp, #20]
 8006eca:	4619      	mov	r1, r3
 8006ecc:	f04f 0c0a 	mov.w	ip, #10
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ed6:	3a30      	subs	r2, #48	; 0x30
 8006ed8:	2a09      	cmp	r2, #9
 8006eda:	d903      	bls.n	8006ee4 <_svfiprintf_r+0x1a8>
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d0c5      	beq.n	8006e6c <_svfiprintf_r+0x130>
 8006ee0:	9105      	str	r1, [sp, #20]
 8006ee2:	e7c3      	b.n	8006e6c <_svfiprintf_r+0x130>
 8006ee4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ee8:	4604      	mov	r4, r0
 8006eea:	2301      	movs	r3, #1
 8006eec:	e7f0      	b.n	8006ed0 <_svfiprintf_r+0x194>
 8006eee:	ab03      	add	r3, sp, #12
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	462a      	mov	r2, r5
 8006ef4:	4b0f      	ldr	r3, [pc, #60]	; (8006f34 <_svfiprintf_r+0x1f8>)
 8006ef6:	a904      	add	r1, sp, #16
 8006ef8:	4638      	mov	r0, r7
 8006efa:	f3af 8000 	nop.w
 8006efe:	1c42      	adds	r2, r0, #1
 8006f00:	4606      	mov	r6, r0
 8006f02:	d1d6      	bne.n	8006eb2 <_svfiprintf_r+0x176>
 8006f04:	89ab      	ldrh	r3, [r5, #12]
 8006f06:	065b      	lsls	r3, r3, #25
 8006f08:	f53f af2c 	bmi.w	8006d64 <_svfiprintf_r+0x28>
 8006f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f0e:	b01d      	add	sp, #116	; 0x74
 8006f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f14:	ab03      	add	r3, sp, #12
 8006f16:	9300      	str	r3, [sp, #0]
 8006f18:	462a      	mov	r2, r5
 8006f1a:	4b06      	ldr	r3, [pc, #24]	; (8006f34 <_svfiprintf_r+0x1f8>)
 8006f1c:	a904      	add	r1, sp, #16
 8006f1e:	4638      	mov	r0, r7
 8006f20:	f000 f87a 	bl	8007018 <_printf_i>
 8006f24:	e7eb      	b.n	8006efe <_svfiprintf_r+0x1c2>
 8006f26:	bf00      	nop
 8006f28:	0800761c 	.word	0x0800761c
 8006f2c:	08007626 	.word	0x08007626
 8006f30:	00000000 	.word	0x00000000
 8006f34:	08006c85 	.word	0x08006c85
 8006f38:	08007622 	.word	0x08007622

08006f3c <_printf_common>:
 8006f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f40:	4616      	mov	r6, r2
 8006f42:	4699      	mov	r9, r3
 8006f44:	688a      	ldr	r2, [r1, #8]
 8006f46:	690b      	ldr	r3, [r1, #16]
 8006f48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	bfb8      	it	lt
 8006f50:	4613      	movlt	r3, r2
 8006f52:	6033      	str	r3, [r6, #0]
 8006f54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f58:	4607      	mov	r7, r0
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	b10a      	cbz	r2, 8006f62 <_printf_common+0x26>
 8006f5e:	3301      	adds	r3, #1
 8006f60:	6033      	str	r3, [r6, #0]
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	0699      	lsls	r1, r3, #26
 8006f66:	bf42      	ittt	mi
 8006f68:	6833      	ldrmi	r3, [r6, #0]
 8006f6a:	3302      	addmi	r3, #2
 8006f6c:	6033      	strmi	r3, [r6, #0]
 8006f6e:	6825      	ldr	r5, [r4, #0]
 8006f70:	f015 0506 	ands.w	r5, r5, #6
 8006f74:	d106      	bne.n	8006f84 <_printf_common+0x48>
 8006f76:	f104 0a19 	add.w	sl, r4, #25
 8006f7a:	68e3      	ldr	r3, [r4, #12]
 8006f7c:	6832      	ldr	r2, [r6, #0]
 8006f7e:	1a9b      	subs	r3, r3, r2
 8006f80:	42ab      	cmp	r3, r5
 8006f82:	dc26      	bgt.n	8006fd2 <_printf_common+0x96>
 8006f84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f88:	1e13      	subs	r3, r2, #0
 8006f8a:	6822      	ldr	r2, [r4, #0]
 8006f8c:	bf18      	it	ne
 8006f8e:	2301      	movne	r3, #1
 8006f90:	0692      	lsls	r2, r2, #26
 8006f92:	d42b      	bmi.n	8006fec <_printf_common+0xb0>
 8006f94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f98:	4649      	mov	r1, r9
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	47c0      	blx	r8
 8006f9e:	3001      	adds	r0, #1
 8006fa0:	d01e      	beq.n	8006fe0 <_printf_common+0xa4>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	68e5      	ldr	r5, [r4, #12]
 8006fa6:	6832      	ldr	r2, [r6, #0]
 8006fa8:	f003 0306 	and.w	r3, r3, #6
 8006fac:	2b04      	cmp	r3, #4
 8006fae:	bf08      	it	eq
 8006fb0:	1aad      	subeq	r5, r5, r2
 8006fb2:	68a3      	ldr	r3, [r4, #8]
 8006fb4:	6922      	ldr	r2, [r4, #16]
 8006fb6:	bf0c      	ite	eq
 8006fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fbc:	2500      	movne	r5, #0
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	bfc4      	itt	gt
 8006fc2:	1a9b      	subgt	r3, r3, r2
 8006fc4:	18ed      	addgt	r5, r5, r3
 8006fc6:	2600      	movs	r6, #0
 8006fc8:	341a      	adds	r4, #26
 8006fca:	42b5      	cmp	r5, r6
 8006fcc:	d11a      	bne.n	8007004 <_printf_common+0xc8>
 8006fce:	2000      	movs	r0, #0
 8006fd0:	e008      	b.n	8006fe4 <_printf_common+0xa8>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	4652      	mov	r2, sl
 8006fd6:	4649      	mov	r1, r9
 8006fd8:	4638      	mov	r0, r7
 8006fda:	47c0      	blx	r8
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d103      	bne.n	8006fe8 <_printf_common+0xac>
 8006fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe8:	3501      	adds	r5, #1
 8006fea:	e7c6      	b.n	8006f7a <_printf_common+0x3e>
 8006fec:	18e1      	adds	r1, r4, r3
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	2030      	movs	r0, #48	; 0x30
 8006ff2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ff6:	4422      	add	r2, r4
 8006ff8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ffc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007000:	3302      	adds	r3, #2
 8007002:	e7c7      	b.n	8006f94 <_printf_common+0x58>
 8007004:	2301      	movs	r3, #1
 8007006:	4622      	mov	r2, r4
 8007008:	4649      	mov	r1, r9
 800700a:	4638      	mov	r0, r7
 800700c:	47c0      	blx	r8
 800700e:	3001      	adds	r0, #1
 8007010:	d0e6      	beq.n	8006fe0 <_printf_common+0xa4>
 8007012:	3601      	adds	r6, #1
 8007014:	e7d9      	b.n	8006fca <_printf_common+0x8e>
	...

08007018 <_printf_i>:
 8007018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800701c:	460c      	mov	r4, r1
 800701e:	4691      	mov	r9, r2
 8007020:	7e27      	ldrb	r7, [r4, #24]
 8007022:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007024:	2f78      	cmp	r7, #120	; 0x78
 8007026:	4680      	mov	r8, r0
 8007028:	469a      	mov	sl, r3
 800702a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800702e:	d807      	bhi.n	8007040 <_printf_i+0x28>
 8007030:	2f62      	cmp	r7, #98	; 0x62
 8007032:	d80a      	bhi.n	800704a <_printf_i+0x32>
 8007034:	2f00      	cmp	r7, #0
 8007036:	f000 80d8 	beq.w	80071ea <_printf_i+0x1d2>
 800703a:	2f58      	cmp	r7, #88	; 0x58
 800703c:	f000 80a3 	beq.w	8007186 <_printf_i+0x16e>
 8007040:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007044:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007048:	e03a      	b.n	80070c0 <_printf_i+0xa8>
 800704a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800704e:	2b15      	cmp	r3, #21
 8007050:	d8f6      	bhi.n	8007040 <_printf_i+0x28>
 8007052:	a001      	add	r0, pc, #4	; (adr r0, 8007058 <_printf_i+0x40>)
 8007054:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007058:	080070b1 	.word	0x080070b1
 800705c:	080070c5 	.word	0x080070c5
 8007060:	08007041 	.word	0x08007041
 8007064:	08007041 	.word	0x08007041
 8007068:	08007041 	.word	0x08007041
 800706c:	08007041 	.word	0x08007041
 8007070:	080070c5 	.word	0x080070c5
 8007074:	08007041 	.word	0x08007041
 8007078:	08007041 	.word	0x08007041
 800707c:	08007041 	.word	0x08007041
 8007080:	08007041 	.word	0x08007041
 8007084:	080071d1 	.word	0x080071d1
 8007088:	080070f5 	.word	0x080070f5
 800708c:	080071b3 	.word	0x080071b3
 8007090:	08007041 	.word	0x08007041
 8007094:	08007041 	.word	0x08007041
 8007098:	080071f3 	.word	0x080071f3
 800709c:	08007041 	.word	0x08007041
 80070a0:	080070f5 	.word	0x080070f5
 80070a4:	08007041 	.word	0x08007041
 80070a8:	08007041 	.word	0x08007041
 80070ac:	080071bb 	.word	0x080071bb
 80070b0:	680b      	ldr	r3, [r1, #0]
 80070b2:	1d1a      	adds	r2, r3, #4
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	600a      	str	r2, [r1, #0]
 80070b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070c0:	2301      	movs	r3, #1
 80070c2:	e0a3      	b.n	800720c <_printf_i+0x1f4>
 80070c4:	6825      	ldr	r5, [r4, #0]
 80070c6:	6808      	ldr	r0, [r1, #0]
 80070c8:	062e      	lsls	r6, r5, #24
 80070ca:	f100 0304 	add.w	r3, r0, #4
 80070ce:	d50a      	bpl.n	80070e6 <_printf_i+0xce>
 80070d0:	6805      	ldr	r5, [r0, #0]
 80070d2:	600b      	str	r3, [r1, #0]
 80070d4:	2d00      	cmp	r5, #0
 80070d6:	da03      	bge.n	80070e0 <_printf_i+0xc8>
 80070d8:	232d      	movs	r3, #45	; 0x2d
 80070da:	426d      	negs	r5, r5
 80070dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070e0:	485e      	ldr	r0, [pc, #376]	; (800725c <_printf_i+0x244>)
 80070e2:	230a      	movs	r3, #10
 80070e4:	e019      	b.n	800711a <_printf_i+0x102>
 80070e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80070ea:	6805      	ldr	r5, [r0, #0]
 80070ec:	600b      	str	r3, [r1, #0]
 80070ee:	bf18      	it	ne
 80070f0:	b22d      	sxthne	r5, r5
 80070f2:	e7ef      	b.n	80070d4 <_printf_i+0xbc>
 80070f4:	680b      	ldr	r3, [r1, #0]
 80070f6:	6825      	ldr	r5, [r4, #0]
 80070f8:	1d18      	adds	r0, r3, #4
 80070fa:	6008      	str	r0, [r1, #0]
 80070fc:	0628      	lsls	r0, r5, #24
 80070fe:	d501      	bpl.n	8007104 <_printf_i+0xec>
 8007100:	681d      	ldr	r5, [r3, #0]
 8007102:	e002      	b.n	800710a <_printf_i+0xf2>
 8007104:	0669      	lsls	r1, r5, #25
 8007106:	d5fb      	bpl.n	8007100 <_printf_i+0xe8>
 8007108:	881d      	ldrh	r5, [r3, #0]
 800710a:	4854      	ldr	r0, [pc, #336]	; (800725c <_printf_i+0x244>)
 800710c:	2f6f      	cmp	r7, #111	; 0x6f
 800710e:	bf0c      	ite	eq
 8007110:	2308      	moveq	r3, #8
 8007112:	230a      	movne	r3, #10
 8007114:	2100      	movs	r1, #0
 8007116:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800711a:	6866      	ldr	r6, [r4, #4]
 800711c:	60a6      	str	r6, [r4, #8]
 800711e:	2e00      	cmp	r6, #0
 8007120:	bfa2      	ittt	ge
 8007122:	6821      	ldrge	r1, [r4, #0]
 8007124:	f021 0104 	bicge.w	r1, r1, #4
 8007128:	6021      	strge	r1, [r4, #0]
 800712a:	b90d      	cbnz	r5, 8007130 <_printf_i+0x118>
 800712c:	2e00      	cmp	r6, #0
 800712e:	d04d      	beq.n	80071cc <_printf_i+0x1b4>
 8007130:	4616      	mov	r6, r2
 8007132:	fbb5 f1f3 	udiv	r1, r5, r3
 8007136:	fb03 5711 	mls	r7, r3, r1, r5
 800713a:	5dc7      	ldrb	r7, [r0, r7]
 800713c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007140:	462f      	mov	r7, r5
 8007142:	42bb      	cmp	r3, r7
 8007144:	460d      	mov	r5, r1
 8007146:	d9f4      	bls.n	8007132 <_printf_i+0x11a>
 8007148:	2b08      	cmp	r3, #8
 800714a:	d10b      	bne.n	8007164 <_printf_i+0x14c>
 800714c:	6823      	ldr	r3, [r4, #0]
 800714e:	07df      	lsls	r7, r3, #31
 8007150:	d508      	bpl.n	8007164 <_printf_i+0x14c>
 8007152:	6923      	ldr	r3, [r4, #16]
 8007154:	6861      	ldr	r1, [r4, #4]
 8007156:	4299      	cmp	r1, r3
 8007158:	bfde      	ittt	le
 800715a:	2330      	movle	r3, #48	; 0x30
 800715c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007160:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007164:	1b92      	subs	r2, r2, r6
 8007166:	6122      	str	r2, [r4, #16]
 8007168:	f8cd a000 	str.w	sl, [sp]
 800716c:	464b      	mov	r3, r9
 800716e:	aa03      	add	r2, sp, #12
 8007170:	4621      	mov	r1, r4
 8007172:	4640      	mov	r0, r8
 8007174:	f7ff fee2 	bl	8006f3c <_printf_common>
 8007178:	3001      	adds	r0, #1
 800717a:	d14c      	bne.n	8007216 <_printf_i+0x1fe>
 800717c:	f04f 30ff 	mov.w	r0, #4294967295
 8007180:	b004      	add	sp, #16
 8007182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007186:	4835      	ldr	r0, [pc, #212]	; (800725c <_printf_i+0x244>)
 8007188:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800718c:	6823      	ldr	r3, [r4, #0]
 800718e:	680e      	ldr	r6, [r1, #0]
 8007190:	061f      	lsls	r7, r3, #24
 8007192:	f856 5b04 	ldr.w	r5, [r6], #4
 8007196:	600e      	str	r6, [r1, #0]
 8007198:	d514      	bpl.n	80071c4 <_printf_i+0x1ac>
 800719a:	07d9      	lsls	r1, r3, #31
 800719c:	bf44      	itt	mi
 800719e:	f043 0320 	orrmi.w	r3, r3, #32
 80071a2:	6023      	strmi	r3, [r4, #0]
 80071a4:	b91d      	cbnz	r5, 80071ae <_printf_i+0x196>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	f023 0320 	bic.w	r3, r3, #32
 80071ac:	6023      	str	r3, [r4, #0]
 80071ae:	2310      	movs	r3, #16
 80071b0:	e7b0      	b.n	8007114 <_printf_i+0xfc>
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	f043 0320 	orr.w	r3, r3, #32
 80071b8:	6023      	str	r3, [r4, #0]
 80071ba:	2378      	movs	r3, #120	; 0x78
 80071bc:	4828      	ldr	r0, [pc, #160]	; (8007260 <_printf_i+0x248>)
 80071be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071c2:	e7e3      	b.n	800718c <_printf_i+0x174>
 80071c4:	065e      	lsls	r6, r3, #25
 80071c6:	bf48      	it	mi
 80071c8:	b2ad      	uxthmi	r5, r5
 80071ca:	e7e6      	b.n	800719a <_printf_i+0x182>
 80071cc:	4616      	mov	r6, r2
 80071ce:	e7bb      	b.n	8007148 <_printf_i+0x130>
 80071d0:	680b      	ldr	r3, [r1, #0]
 80071d2:	6826      	ldr	r6, [r4, #0]
 80071d4:	6960      	ldr	r0, [r4, #20]
 80071d6:	1d1d      	adds	r5, r3, #4
 80071d8:	600d      	str	r5, [r1, #0]
 80071da:	0635      	lsls	r5, r6, #24
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	d501      	bpl.n	80071e4 <_printf_i+0x1cc>
 80071e0:	6018      	str	r0, [r3, #0]
 80071e2:	e002      	b.n	80071ea <_printf_i+0x1d2>
 80071e4:	0671      	lsls	r1, r6, #25
 80071e6:	d5fb      	bpl.n	80071e0 <_printf_i+0x1c8>
 80071e8:	8018      	strh	r0, [r3, #0]
 80071ea:	2300      	movs	r3, #0
 80071ec:	6123      	str	r3, [r4, #16]
 80071ee:	4616      	mov	r6, r2
 80071f0:	e7ba      	b.n	8007168 <_printf_i+0x150>
 80071f2:	680b      	ldr	r3, [r1, #0]
 80071f4:	1d1a      	adds	r2, r3, #4
 80071f6:	600a      	str	r2, [r1, #0]
 80071f8:	681e      	ldr	r6, [r3, #0]
 80071fa:	6862      	ldr	r2, [r4, #4]
 80071fc:	2100      	movs	r1, #0
 80071fe:	4630      	mov	r0, r6
 8007200:	f7f9 f836 	bl	8000270 <memchr>
 8007204:	b108      	cbz	r0, 800720a <_printf_i+0x1f2>
 8007206:	1b80      	subs	r0, r0, r6
 8007208:	6060      	str	r0, [r4, #4]
 800720a:	6863      	ldr	r3, [r4, #4]
 800720c:	6123      	str	r3, [r4, #16]
 800720e:	2300      	movs	r3, #0
 8007210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007214:	e7a8      	b.n	8007168 <_printf_i+0x150>
 8007216:	6923      	ldr	r3, [r4, #16]
 8007218:	4632      	mov	r2, r6
 800721a:	4649      	mov	r1, r9
 800721c:	4640      	mov	r0, r8
 800721e:	47d0      	blx	sl
 8007220:	3001      	adds	r0, #1
 8007222:	d0ab      	beq.n	800717c <_printf_i+0x164>
 8007224:	6823      	ldr	r3, [r4, #0]
 8007226:	079b      	lsls	r3, r3, #30
 8007228:	d413      	bmi.n	8007252 <_printf_i+0x23a>
 800722a:	68e0      	ldr	r0, [r4, #12]
 800722c:	9b03      	ldr	r3, [sp, #12]
 800722e:	4298      	cmp	r0, r3
 8007230:	bfb8      	it	lt
 8007232:	4618      	movlt	r0, r3
 8007234:	e7a4      	b.n	8007180 <_printf_i+0x168>
 8007236:	2301      	movs	r3, #1
 8007238:	4632      	mov	r2, r6
 800723a:	4649      	mov	r1, r9
 800723c:	4640      	mov	r0, r8
 800723e:	47d0      	blx	sl
 8007240:	3001      	adds	r0, #1
 8007242:	d09b      	beq.n	800717c <_printf_i+0x164>
 8007244:	3501      	adds	r5, #1
 8007246:	68e3      	ldr	r3, [r4, #12]
 8007248:	9903      	ldr	r1, [sp, #12]
 800724a:	1a5b      	subs	r3, r3, r1
 800724c:	42ab      	cmp	r3, r5
 800724e:	dcf2      	bgt.n	8007236 <_printf_i+0x21e>
 8007250:	e7eb      	b.n	800722a <_printf_i+0x212>
 8007252:	2500      	movs	r5, #0
 8007254:	f104 0619 	add.w	r6, r4, #25
 8007258:	e7f5      	b.n	8007246 <_printf_i+0x22e>
 800725a:	bf00      	nop
 800725c:	0800762d 	.word	0x0800762d
 8007260:	0800763e 	.word	0x0800763e

08007264 <memmove>:
 8007264:	4288      	cmp	r0, r1
 8007266:	b510      	push	{r4, lr}
 8007268:	eb01 0402 	add.w	r4, r1, r2
 800726c:	d902      	bls.n	8007274 <memmove+0x10>
 800726e:	4284      	cmp	r4, r0
 8007270:	4623      	mov	r3, r4
 8007272:	d807      	bhi.n	8007284 <memmove+0x20>
 8007274:	1e43      	subs	r3, r0, #1
 8007276:	42a1      	cmp	r1, r4
 8007278:	d008      	beq.n	800728c <memmove+0x28>
 800727a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800727e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007282:	e7f8      	b.n	8007276 <memmove+0x12>
 8007284:	4402      	add	r2, r0
 8007286:	4601      	mov	r1, r0
 8007288:	428a      	cmp	r2, r1
 800728a:	d100      	bne.n	800728e <memmove+0x2a>
 800728c:	bd10      	pop	{r4, pc}
 800728e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007292:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007296:	e7f7      	b.n	8007288 <memmove+0x24>

08007298 <_free_r>:
 8007298:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800729a:	2900      	cmp	r1, #0
 800729c:	d048      	beq.n	8007330 <_free_r+0x98>
 800729e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072a2:	9001      	str	r0, [sp, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f1a1 0404 	sub.w	r4, r1, #4
 80072aa:	bfb8      	it	lt
 80072ac:	18e4      	addlt	r4, r4, r3
 80072ae:	f000 f8d3 	bl	8007458 <__malloc_lock>
 80072b2:	4a20      	ldr	r2, [pc, #128]	; (8007334 <_free_r+0x9c>)
 80072b4:	9801      	ldr	r0, [sp, #4]
 80072b6:	6813      	ldr	r3, [r2, #0]
 80072b8:	4615      	mov	r5, r2
 80072ba:	b933      	cbnz	r3, 80072ca <_free_r+0x32>
 80072bc:	6063      	str	r3, [r4, #4]
 80072be:	6014      	str	r4, [r2, #0]
 80072c0:	b003      	add	sp, #12
 80072c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072c6:	f000 b8cd 	b.w	8007464 <__malloc_unlock>
 80072ca:	42a3      	cmp	r3, r4
 80072cc:	d90b      	bls.n	80072e6 <_free_r+0x4e>
 80072ce:	6821      	ldr	r1, [r4, #0]
 80072d0:	1862      	adds	r2, r4, r1
 80072d2:	4293      	cmp	r3, r2
 80072d4:	bf04      	itt	eq
 80072d6:	681a      	ldreq	r2, [r3, #0]
 80072d8:	685b      	ldreq	r3, [r3, #4]
 80072da:	6063      	str	r3, [r4, #4]
 80072dc:	bf04      	itt	eq
 80072de:	1852      	addeq	r2, r2, r1
 80072e0:	6022      	streq	r2, [r4, #0]
 80072e2:	602c      	str	r4, [r5, #0]
 80072e4:	e7ec      	b.n	80072c0 <_free_r+0x28>
 80072e6:	461a      	mov	r2, r3
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	b10b      	cbz	r3, 80072f0 <_free_r+0x58>
 80072ec:	42a3      	cmp	r3, r4
 80072ee:	d9fa      	bls.n	80072e6 <_free_r+0x4e>
 80072f0:	6811      	ldr	r1, [r2, #0]
 80072f2:	1855      	adds	r5, r2, r1
 80072f4:	42a5      	cmp	r5, r4
 80072f6:	d10b      	bne.n	8007310 <_free_r+0x78>
 80072f8:	6824      	ldr	r4, [r4, #0]
 80072fa:	4421      	add	r1, r4
 80072fc:	1854      	adds	r4, r2, r1
 80072fe:	42a3      	cmp	r3, r4
 8007300:	6011      	str	r1, [r2, #0]
 8007302:	d1dd      	bne.n	80072c0 <_free_r+0x28>
 8007304:	681c      	ldr	r4, [r3, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	6053      	str	r3, [r2, #4]
 800730a:	4421      	add	r1, r4
 800730c:	6011      	str	r1, [r2, #0]
 800730e:	e7d7      	b.n	80072c0 <_free_r+0x28>
 8007310:	d902      	bls.n	8007318 <_free_r+0x80>
 8007312:	230c      	movs	r3, #12
 8007314:	6003      	str	r3, [r0, #0]
 8007316:	e7d3      	b.n	80072c0 <_free_r+0x28>
 8007318:	6825      	ldr	r5, [r4, #0]
 800731a:	1961      	adds	r1, r4, r5
 800731c:	428b      	cmp	r3, r1
 800731e:	bf04      	itt	eq
 8007320:	6819      	ldreq	r1, [r3, #0]
 8007322:	685b      	ldreq	r3, [r3, #4]
 8007324:	6063      	str	r3, [r4, #4]
 8007326:	bf04      	itt	eq
 8007328:	1949      	addeq	r1, r1, r5
 800732a:	6021      	streq	r1, [r4, #0]
 800732c:	6054      	str	r4, [r2, #4]
 800732e:	e7c7      	b.n	80072c0 <_free_r+0x28>
 8007330:	b003      	add	sp, #12
 8007332:	bd30      	pop	{r4, r5, pc}
 8007334:	200143d4 	.word	0x200143d4

08007338 <_malloc_r>:
 8007338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800733a:	1ccd      	adds	r5, r1, #3
 800733c:	f025 0503 	bic.w	r5, r5, #3
 8007340:	3508      	adds	r5, #8
 8007342:	2d0c      	cmp	r5, #12
 8007344:	bf38      	it	cc
 8007346:	250c      	movcc	r5, #12
 8007348:	2d00      	cmp	r5, #0
 800734a:	4606      	mov	r6, r0
 800734c:	db01      	blt.n	8007352 <_malloc_r+0x1a>
 800734e:	42a9      	cmp	r1, r5
 8007350:	d903      	bls.n	800735a <_malloc_r+0x22>
 8007352:	230c      	movs	r3, #12
 8007354:	6033      	str	r3, [r6, #0]
 8007356:	2000      	movs	r0, #0
 8007358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800735a:	f000 f87d 	bl	8007458 <__malloc_lock>
 800735e:	4921      	ldr	r1, [pc, #132]	; (80073e4 <_malloc_r+0xac>)
 8007360:	680a      	ldr	r2, [r1, #0]
 8007362:	4614      	mov	r4, r2
 8007364:	b99c      	cbnz	r4, 800738e <_malloc_r+0x56>
 8007366:	4f20      	ldr	r7, [pc, #128]	; (80073e8 <_malloc_r+0xb0>)
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	b923      	cbnz	r3, 8007376 <_malloc_r+0x3e>
 800736c:	4621      	mov	r1, r4
 800736e:	4630      	mov	r0, r6
 8007370:	f000 f862 	bl	8007438 <_sbrk_r>
 8007374:	6038      	str	r0, [r7, #0]
 8007376:	4629      	mov	r1, r5
 8007378:	4630      	mov	r0, r6
 800737a:	f000 f85d 	bl	8007438 <_sbrk_r>
 800737e:	1c43      	adds	r3, r0, #1
 8007380:	d123      	bne.n	80073ca <_malloc_r+0x92>
 8007382:	230c      	movs	r3, #12
 8007384:	6033      	str	r3, [r6, #0]
 8007386:	4630      	mov	r0, r6
 8007388:	f000 f86c 	bl	8007464 <__malloc_unlock>
 800738c:	e7e3      	b.n	8007356 <_malloc_r+0x1e>
 800738e:	6823      	ldr	r3, [r4, #0]
 8007390:	1b5b      	subs	r3, r3, r5
 8007392:	d417      	bmi.n	80073c4 <_malloc_r+0x8c>
 8007394:	2b0b      	cmp	r3, #11
 8007396:	d903      	bls.n	80073a0 <_malloc_r+0x68>
 8007398:	6023      	str	r3, [r4, #0]
 800739a:	441c      	add	r4, r3
 800739c:	6025      	str	r5, [r4, #0]
 800739e:	e004      	b.n	80073aa <_malloc_r+0x72>
 80073a0:	6863      	ldr	r3, [r4, #4]
 80073a2:	42a2      	cmp	r2, r4
 80073a4:	bf0c      	ite	eq
 80073a6:	600b      	streq	r3, [r1, #0]
 80073a8:	6053      	strne	r3, [r2, #4]
 80073aa:	4630      	mov	r0, r6
 80073ac:	f000 f85a 	bl	8007464 <__malloc_unlock>
 80073b0:	f104 000b 	add.w	r0, r4, #11
 80073b4:	1d23      	adds	r3, r4, #4
 80073b6:	f020 0007 	bic.w	r0, r0, #7
 80073ba:	1ac2      	subs	r2, r0, r3
 80073bc:	d0cc      	beq.n	8007358 <_malloc_r+0x20>
 80073be:	1a1b      	subs	r3, r3, r0
 80073c0:	50a3      	str	r3, [r4, r2]
 80073c2:	e7c9      	b.n	8007358 <_malloc_r+0x20>
 80073c4:	4622      	mov	r2, r4
 80073c6:	6864      	ldr	r4, [r4, #4]
 80073c8:	e7cc      	b.n	8007364 <_malloc_r+0x2c>
 80073ca:	1cc4      	adds	r4, r0, #3
 80073cc:	f024 0403 	bic.w	r4, r4, #3
 80073d0:	42a0      	cmp	r0, r4
 80073d2:	d0e3      	beq.n	800739c <_malloc_r+0x64>
 80073d4:	1a21      	subs	r1, r4, r0
 80073d6:	4630      	mov	r0, r6
 80073d8:	f000 f82e 	bl	8007438 <_sbrk_r>
 80073dc:	3001      	adds	r0, #1
 80073de:	d1dd      	bne.n	800739c <_malloc_r+0x64>
 80073e0:	e7cf      	b.n	8007382 <_malloc_r+0x4a>
 80073e2:	bf00      	nop
 80073e4:	200143d4 	.word	0x200143d4
 80073e8:	200143d8 	.word	0x200143d8

080073ec <_realloc_r>:
 80073ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ee:	4607      	mov	r7, r0
 80073f0:	4614      	mov	r4, r2
 80073f2:	460e      	mov	r6, r1
 80073f4:	b921      	cbnz	r1, 8007400 <_realloc_r+0x14>
 80073f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80073fa:	4611      	mov	r1, r2
 80073fc:	f7ff bf9c 	b.w	8007338 <_malloc_r>
 8007400:	b922      	cbnz	r2, 800740c <_realloc_r+0x20>
 8007402:	f7ff ff49 	bl	8007298 <_free_r>
 8007406:	4625      	mov	r5, r4
 8007408:	4628      	mov	r0, r5
 800740a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800740c:	f000 f830 	bl	8007470 <_malloc_usable_size_r>
 8007410:	42a0      	cmp	r0, r4
 8007412:	d20f      	bcs.n	8007434 <_realloc_r+0x48>
 8007414:	4621      	mov	r1, r4
 8007416:	4638      	mov	r0, r7
 8007418:	f7ff ff8e 	bl	8007338 <_malloc_r>
 800741c:	4605      	mov	r5, r0
 800741e:	2800      	cmp	r0, #0
 8007420:	d0f2      	beq.n	8007408 <_realloc_r+0x1c>
 8007422:	4631      	mov	r1, r6
 8007424:	4622      	mov	r2, r4
 8007426:	f7ff fbe3 	bl	8006bf0 <memcpy>
 800742a:	4631      	mov	r1, r6
 800742c:	4638      	mov	r0, r7
 800742e:	f7ff ff33 	bl	8007298 <_free_r>
 8007432:	e7e9      	b.n	8007408 <_realloc_r+0x1c>
 8007434:	4635      	mov	r5, r6
 8007436:	e7e7      	b.n	8007408 <_realloc_r+0x1c>

08007438 <_sbrk_r>:
 8007438:	b538      	push	{r3, r4, r5, lr}
 800743a:	4d06      	ldr	r5, [pc, #24]	; (8007454 <_sbrk_r+0x1c>)
 800743c:	2300      	movs	r3, #0
 800743e:	4604      	mov	r4, r0
 8007440:	4608      	mov	r0, r1
 8007442:	602b      	str	r3, [r5, #0]
 8007444:	f000 f81e 	bl	8007484 <_sbrk>
 8007448:	1c43      	adds	r3, r0, #1
 800744a:	d102      	bne.n	8007452 <_sbrk_r+0x1a>
 800744c:	682b      	ldr	r3, [r5, #0]
 800744e:	b103      	cbz	r3, 8007452 <_sbrk_r+0x1a>
 8007450:	6023      	str	r3, [r4, #0]
 8007452:	bd38      	pop	{r3, r4, r5, pc}
 8007454:	20014514 	.word	0x20014514

08007458 <__malloc_lock>:
 8007458:	4801      	ldr	r0, [pc, #4]	; (8007460 <__malloc_lock+0x8>)
 800745a:	f000 b811 	b.w	8007480 <__retarget_lock_acquire_recursive>
 800745e:	bf00      	nop
 8007460:	2001451c 	.word	0x2001451c

08007464 <__malloc_unlock>:
 8007464:	4801      	ldr	r0, [pc, #4]	; (800746c <__malloc_unlock+0x8>)
 8007466:	f000 b80c 	b.w	8007482 <__retarget_lock_release_recursive>
 800746a:	bf00      	nop
 800746c:	2001451c 	.word	0x2001451c

08007470 <_malloc_usable_size_r>:
 8007470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007474:	1f18      	subs	r0, r3, #4
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfbc      	itt	lt
 800747a:	580b      	ldrlt	r3, [r1, r0]
 800747c:	18c0      	addlt	r0, r0, r3
 800747e:	4770      	bx	lr

08007480 <__retarget_lock_acquire_recursive>:
 8007480:	4770      	bx	lr

08007482 <__retarget_lock_release_recursive>:
 8007482:	4770      	bx	lr

08007484 <_sbrk>:
 8007484:	4b04      	ldr	r3, [pc, #16]	; (8007498 <_sbrk+0x14>)
 8007486:	6819      	ldr	r1, [r3, #0]
 8007488:	4602      	mov	r2, r0
 800748a:	b909      	cbnz	r1, 8007490 <_sbrk+0xc>
 800748c:	4903      	ldr	r1, [pc, #12]	; (800749c <_sbrk+0x18>)
 800748e:	6019      	str	r1, [r3, #0]
 8007490:	6818      	ldr	r0, [r3, #0]
 8007492:	4402      	add	r2, r0
 8007494:	601a      	str	r2, [r3, #0]
 8007496:	4770      	bx	lr
 8007498:	200143dc 	.word	0x200143dc
 800749c:	20014528 	.word	0x20014528

080074a0 <_init>:
 80074a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a2:	bf00      	nop
 80074a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074a6:	bc08      	pop	{r3}
 80074a8:	469e      	mov	lr, r3
 80074aa:	4770      	bx	lr

080074ac <_fini>:
 80074ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ae:	bf00      	nop
 80074b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074b2:	bc08      	pop	{r3}
 80074b4:	469e      	mov	lr, r3
 80074b6:	4770      	bx	lr
