# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../N_bit_Reg/Fuentes/N_bit_Reg.vhd" \
"../../../../../../Fuentes/FIR_RI.vhd" \

# Do not sort compile order
nosort
