design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_SAXI_ip_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_SAXI_ip_0_0/sim/design_1_SAXI_ip_0_0.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_MAXI_ip_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_MAXI_ip_0_0/sim/design_1_MAXI_ip_0_0.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_s00_mmu_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1_s01_mmu_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../nru.gen/sources_1/bd/design_1/ipshared/2fcd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
