Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 25 18:20:39 2024
| Host         : LAPTOP-8ANVIHN8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_func_timing_summary_routed.rpt -pb my_func_timing_summary_routed.pb -rpx my_func_timing_summary_routed.rpx -warn_on_violation
| Design       : my_func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: frequency_divider/div_clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.902        0.000                      0                  416        0.152        0.000                      0                  416        4.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.902        0.000                      0                  416        0.152        0.000                      0                  416        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 my_mul/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 1.759ns (34.570%)  route 3.329ns (65.430%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.707     5.310    my_mul/clk_i_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  my_mul/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  my_mul/a_reg[5]/Q
                         net (fo=16, routed)          2.281     8.047    my_mul/a_reg_n_0_[5]
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     8.171 r  my_mul/part_res[16]_i_11/O
                         net (fo=1, routed)           0.483     8.654    my_mul/part_res[16]_i_11_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.116     8.770 r  my_mul/part_res[16]_i_6/O
                         net (fo=1, routed)           0.565     9.335    my_mul/part_res[16]_i_6_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328     9.663 r  my_mul/part_res[16]_i_2/O
                         net (fo=1, routed)           0.000     9.663    my_mul/part_res[16]_i_2_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.064 r  my_mul/part_res_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    my_mul/part_res_reg[16]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.398 r  my_mul/part_res_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.398    my_mul/part_res_reg[20]_i_1_n_6
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.592    15.015    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[21]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.300    my_mul/part_res_reg[21]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 my_mul/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 1.738ns (34.299%)  route 3.329ns (65.701%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.707     5.310    my_mul/clk_i_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  my_mul/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  my_mul/a_reg[5]/Q
                         net (fo=16, routed)          2.281     8.047    my_mul/a_reg_n_0_[5]
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     8.171 r  my_mul/part_res[16]_i_11/O
                         net (fo=1, routed)           0.483     8.654    my_mul/part_res[16]_i_11_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.116     8.770 r  my_mul/part_res[16]_i_6/O
                         net (fo=1, routed)           0.565     9.335    my_mul/part_res[16]_i_6_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328     9.663 r  my_mul/part_res[16]_i_2/O
                         net (fo=1, routed)           0.000     9.663    my_mul/part_res[16]_i_2_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.064 r  my_mul/part_res_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    my_mul/part_res_reg[16]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.377 r  my_mul/part_res_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.377    my_mul/part_res_reg[20]_i_1_n_4
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.592    15.015    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[23]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.300    my_mul/part_res_reg[23]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 my_mul/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 1.664ns (33.325%)  route 3.329ns (66.675%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.707     5.310    my_mul/clk_i_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  my_mul/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  my_mul/a_reg[5]/Q
                         net (fo=16, routed)          2.281     8.047    my_mul/a_reg_n_0_[5]
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     8.171 r  my_mul/part_res[16]_i_11/O
                         net (fo=1, routed)           0.483     8.654    my_mul/part_res[16]_i_11_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.116     8.770 r  my_mul/part_res[16]_i_6/O
                         net (fo=1, routed)           0.565     9.335    my_mul/part_res[16]_i_6_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328     9.663 r  my_mul/part_res[16]_i_2/O
                         net (fo=1, routed)           0.000     9.663    my_mul/part_res[16]_i_2_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.064 r  my_mul/part_res_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    my_mul/part_res_reg[16]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.303 r  my_mul/part_res_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.303    my_mul/part_res_reg[20]_i_1_n_5
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.592    15.015    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[22]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.300    my_mul/part_res_reg[22]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 my_mul/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.648ns (33.111%)  route 3.329ns (66.889%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.707     5.310    my_mul/clk_i_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  my_mul/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  my_mul/a_reg[5]/Q
                         net (fo=16, routed)          2.281     8.047    my_mul/a_reg_n_0_[5]
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     8.171 r  my_mul/part_res[16]_i_11/O
                         net (fo=1, routed)           0.483     8.654    my_mul/part_res[16]_i_11_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.116     8.770 r  my_mul/part_res[16]_i_6/O
                         net (fo=1, routed)           0.565     9.335    my_mul/part_res[16]_i_6_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.328     9.663 r  my_mul/part_res[16]_i_2/O
                         net (fo=1, routed)           0.000     9.663    my_mul/part_res[16]_i_2_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.064 r  my_mul/part_res_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    my_mul/part_res_reg[16]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.287 r  my_mul/part_res_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.287    my_mul/part_res_reg[20]_i_1_n_7
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.592    15.015    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[20]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.300    my_mul/part_res_reg[20]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 my_mul/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 2.150ns (43.972%)  route 2.739ns (56.028%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.711     5.314    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  my_mul/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  my_mul/ctr_reg[1]/Q
                         net (fo=48, routed)          1.968     7.738    my_mul/ctr_reg[1]
    SLICE_X6Y72          MUXF7 (Prop_muxf7_S_O)       0.314     8.052 r  my_mul/part_res_reg[4]_i_10/O
                         net (fo=1, routed)           0.000     8.052    my_mul/part_res_reg[4]_i_10_n_0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098     8.150 r  my_mul/part_res_reg[4]_i_6/O
                         net (fo=3, routed)           0.771     8.921    my_mul/part_res_reg[4]_i_6_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I1_O)        0.319     9.240 r  my_mul/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000     9.240    my_mul/part_res[4]_i_2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.641 r  my_mul/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    my_mul/part_res_reg[4]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  my_mul/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    my_mul/part_res_reg[8]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  my_mul/part_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    my_mul/part_res_reg[12]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.203 r  my_mul/part_res_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.203    my_mul/part_res_reg[16]_i_1_n_6
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.591    15.014    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[17]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.316    my_mul/part_res_reg[17]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 my_mul/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.129ns (43.730%)  route 2.739ns (56.270%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.711     5.314    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  my_mul/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  my_mul/ctr_reg[1]/Q
                         net (fo=48, routed)          1.968     7.738    my_mul/ctr_reg[1]
    SLICE_X6Y72          MUXF7 (Prop_muxf7_S_O)       0.314     8.052 r  my_mul/part_res_reg[4]_i_10/O
                         net (fo=1, routed)           0.000     8.052    my_mul/part_res_reg[4]_i_10_n_0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098     8.150 r  my_mul/part_res_reg[4]_i_6/O
                         net (fo=3, routed)           0.771     8.921    my_mul/part_res_reg[4]_i_6_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I1_O)        0.319     9.240 r  my_mul/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000     9.240    my_mul/part_res[4]_i_2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.641 r  my_mul/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    my_mul/part_res_reg[4]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  my_mul/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    my_mul/part_res_reg[8]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  my_mul/part_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    my_mul/part_res_reg[12]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.182 r  my_mul/part_res_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.182    my_mul/part_res_reg[16]_i_1_n_4
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.591    15.014    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[19]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.316    my_mul/part_res_reg[19]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 my_mul/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 2.055ns (42.862%)  route 2.739ns (57.138%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.711     5.314    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  my_mul/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  my_mul/ctr_reg[1]/Q
                         net (fo=48, routed)          1.968     7.738    my_mul/ctr_reg[1]
    SLICE_X6Y72          MUXF7 (Prop_muxf7_S_O)       0.314     8.052 r  my_mul/part_res_reg[4]_i_10/O
                         net (fo=1, routed)           0.000     8.052    my_mul/part_res_reg[4]_i_10_n_0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098     8.150 r  my_mul/part_res_reg[4]_i_6/O
                         net (fo=3, routed)           0.771     8.921    my_mul/part_res_reg[4]_i_6_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I1_O)        0.319     9.240 r  my_mul/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000     9.240    my_mul/part_res[4]_i_2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.641 r  my_mul/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    my_mul/part_res_reg[4]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  my_mul/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    my_mul/part_res_reg[8]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  my_mul/part_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    my_mul/part_res_reg[12]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.108 r  my_mul/part_res_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.108    my_mul/part_res_reg[16]_i_1_n_5
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.591    15.014    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[18]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.316    my_mul/part_res_reg[18]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 my_mul/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.039ns (42.670%)  route 2.739ns (57.330%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.711     5.314    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  my_mul/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  my_mul/ctr_reg[1]/Q
                         net (fo=48, routed)          1.968     7.738    my_mul/ctr_reg[1]
    SLICE_X6Y72          MUXF7 (Prop_muxf7_S_O)       0.314     8.052 r  my_mul/part_res_reg[4]_i_10/O
                         net (fo=1, routed)           0.000     8.052    my_mul/part_res_reg[4]_i_10_n_0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098     8.150 r  my_mul/part_res_reg[4]_i_6/O
                         net (fo=3, routed)           0.771     8.921    my_mul/part_res_reg[4]_i_6_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I1_O)        0.319     9.240 r  my_mul/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000     9.240    my_mul/part_res[4]_i_2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.641 r  my_mul/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    my_mul/part_res_reg[4]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  my_mul/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    my_mul/part_res_reg[8]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  my_mul/part_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    my_mul/part_res_reg[12]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.092 r  my_mul/part_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.092    my_mul/part_res_reg[16]_i_1_n_7
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.591    15.014    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[16]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.316    my_mul/part_res_reg[16]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 my_mul/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.036ns (42.634%)  route 2.739ns (57.366%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.711     5.314    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  my_mul/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  my_mul/ctr_reg[1]/Q
                         net (fo=48, routed)          1.968     7.738    my_mul/ctr_reg[1]
    SLICE_X6Y72          MUXF7 (Prop_muxf7_S_O)       0.314     8.052 r  my_mul/part_res_reg[4]_i_10/O
                         net (fo=1, routed)           0.000     8.052    my_mul/part_res_reg[4]_i_10_n_0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098     8.150 r  my_mul/part_res_reg[4]_i_6/O
                         net (fo=3, routed)           0.771     8.921    my_mul/part_res_reg[4]_i_6_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I1_O)        0.319     9.240 r  my_mul/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000     9.240    my_mul/part_res[4]_i_2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.641 r  my_mul/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    my_mul/part_res_reg[4]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  my_mul/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    my_mul/part_res_reg[8]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.089 r  my_mul/part_res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.089    my_mul/part_res_reg[12]_i_1_n_6
    SLICE_X5Y77          FDRE                                         r  my_mul/part_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.589    15.012    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  my_mul/part_res_reg[13]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.062    15.314    my_mul/part_res_reg[13]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 my_mul/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/part_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 2.015ns (42.381%)  route 2.739ns (57.619%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.711     5.314    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  my_mul/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  my_mul/ctr_reg[1]/Q
                         net (fo=48, routed)          1.968     7.738    my_mul/ctr_reg[1]
    SLICE_X6Y72          MUXF7 (Prop_muxf7_S_O)       0.314     8.052 r  my_mul/part_res_reg[4]_i_10/O
                         net (fo=1, routed)           0.000     8.052    my_mul/part_res_reg[4]_i_10_n_0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098     8.150 r  my_mul/part_res_reg[4]_i_6/O
                         net (fo=3, routed)           0.771     8.921    my_mul/part_res_reg[4]_i_6_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I1_O)        0.319     9.240 r  my_mul/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000     9.240    my_mul/part_res[4]_i_2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.641 r  my_mul/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    my_mul/part_res_reg[4]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  my_mul/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    my_mul/part_res_reg[8]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.068 r  my_mul/part_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.068    my_mul/part_res_reg[12]_i_1_n_4
    SLICE_X5Y77          FDRE                                         r  my_mul/part_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.589    15.012    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  my_mul/part_res_reg[15]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.062    15.314    my_mul/part_res_reg[15]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  5.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_mul/y_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.591     1.510    my_mul/clk_i_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  my_mul/y_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  my_mul/y_bo_reg[0]/Q
                         net (fo=3, routed)           0.099     1.751    my_mul/Q[0]
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  my_mul/b[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    b0_in[0]
    SLICE_X2Y74          FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.861     2.026    clk_i_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  b_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.120     1.643    b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ab_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  ab_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ab_reg[11]/Q
                         net (fo=1, routed)           0.052     1.706    ab[11]
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.045     1.751 r  y_o[11]_i_2/O
                         net (fo=1, routed)           0.000     1.751    y_o[11]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.815 r  y_o_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    y_o_reg[11]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  y_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    clk_i_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  y_o_reg[11]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.660    y_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 my_mul/y_bo_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aaa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.595     1.514    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  my_mul/y_bo_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  my_mul/y_bo_reg[22]/Q
                         net (fo=1, routed)           0.059     1.701    y_bo[22]
    SLICE_X5Y80          FDRE                                         r  aaa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    clk_i_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  aaa_reg[22]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.016     1.543    aaa_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_mul/y_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aaa_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.595     1.514    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  my_mul/y_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  my_mul/y_bo_reg[23]/Q
                         net (fo=1, routed)           0.064     1.706    y_bo[23]
    SLICE_X5Y80          FDRE                                         r  aaa_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    clk_i_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  aaa_reg[23]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.019     1.546    aaa_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.490%)  route 0.062ns (27.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.592     1.511    clk_i_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  a_reg[3]/Q
                         net (fo=2, routed)           0.062     1.738    my_mul/a_reg[7]_0[3]
    SLICE_X3Y73          FDRE                                         r  my_mul/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.862     2.027    my_mul/clk_i_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  my_mul/a_reg[3]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.047     1.571    my_mul/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_mul/part_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/y_bo_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.593     1.512    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  my_mul/part_res_reg[18]/Q
                         net (fo=3, routed)           0.116     1.769    my_mul/part_res_reg[18]
    SLICE_X4Y78          FDRE                                         r  my_mul/y_bo_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.862     2.027    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  my_mul/y_bo_reg[18]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.076     1.601    my_mul/y_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_mul/y_bo_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aaa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.595     1.514    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  my_mul/y_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  my_mul/y_bo_reg[20]/Q
                         net (fo=1, routed)           0.116     1.771    y_bo[20]
    SLICE_X5Y80          FDRE                                         r  aaa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    clk_i_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  aaa_reg[20]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.070     1.597    aaa_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 my_mul/part_res_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/y_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.081%)  route 0.120ns (45.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.590     1.509    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  my_mul/part_res_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  my_mul/part_res_reg[2]/Q
                         net (fo=3, routed)           0.120     1.770    my_mul/part_res_reg[2]
    SLICE_X3Y74          FDRE                                         r  my_mul/y_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.861     2.026    my_mul/clk_i_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  my_mul/y_bo_reg[2]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.047     1.593    my_mul/y_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_mul/part_res_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/y_bo_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.659%)  route 0.127ns (47.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.594     1.513    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  my_mul/part_res_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  my_mul/part_res_reg[22]/Q
                         net (fo=3, routed)           0.127     1.781    my_mul/part_res_reg[22]
    SLICE_X4Y80          FDRE                                         r  my_mul/y_bo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     2.029    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  my_mul/y_bo_reg[22]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.075     1.603    my_mul/y_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 my_mul/part_res_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mul/y_bo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.593     1.512    my_mul/clk_i_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  my_mul/part_res_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  my_mul/part_res_reg[16]/Q
                         net (fo=3, routed)           0.134     1.787    my_mul/part_res_reg[16]
    SLICE_X4Y78          FDRE                                         r  my_mul/y_bo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.862     2.027    my_mul/clk_i_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  my_mul/y_bo_reg[16]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.075     1.600    my_mul/y_bo_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     a_mul_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     a_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     my_mul/b_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     my_mul/b_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     my_mul/b_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     my_mul/b_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     my_mul/b_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     my_mul/b_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     my_mul/part_res_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     my_mul/part_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     frequency_divider/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     frequency_divider/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     frequency_divider/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     frequency_divider/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     a_mul_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     a_reg[2]/C



