// Seed: 4109073493
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  initial
    forever begin
      if (id_3) id_0 = id_3;
    end
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wor id_2,
    input wand id_3,
    output wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8
    , id_24,
    input tri0 id_9,
    input tri id_10,
    output tri id_11
    , id_25,
    output wor id_12,
    input supply0 id_13,
    output supply1 id_14,
    input tri1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    input wand id_18,
    output supply0 id_19,
    input wire id_20,
    input wire id_21,
    input tri0 id_22
);
  wire id_26;
  module_0(
      id_5, id_1
  );
endmodule
