begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2005 M. Warner Losh  * Copyright (c) 2005 Olivier Houchard  * Copyright (c) 2012 Ian Lepore  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  *  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/tty.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/uart/uart.h>
end_include

begin_include
include|#
directive|include
file|<dev/uart/uart_cpu.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|FDT
end_ifdef

begin_include
include|#
directive|include
file|<dev/uart/uart_cpu_fdt.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_include
include|#
directive|include
file|<dev/uart/uart_bus.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91_usartreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91_pdcreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91_piovar.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91_pioreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91rm92reg.h>
end_include

begin_include
include|#
directive|include
file|<arm/at91/at91var.h>
end_include

begin_include
include|#
directive|include
file|"uart_if.h"
end_include

begin_define
define|#
directive|define
name|DEFAULT_RCLK
value|at91_master_clock
end_define

begin_define
define|#
directive|define
name|USART_DEFAULT_FIFO_BYTES
value|128
end_define

begin_define
define|#
directive|define
name|USART_DCE_CHANGE_BITS
value|(USART_CSR_CTSIC | USART_CSR_DCDIC | \ 				 USART_CSR_DSRIC | USART_CSR_RIIC)
end_define

begin_comment
comment|/*  * High-level UART interface.  */
end_comment

begin_struct
struct|struct
name|at91_usart_rx
block|{
name|bus_addr_t
name|pa
decl_stmt|;
name|uint8_t
modifier|*
name|buffer
decl_stmt|;
name|bus_dmamap_t
name|map
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|at91_usart_softc
block|{
name|struct
name|uart_softc
name|base
decl_stmt|;
name|bus_dma_tag_t
name|tx_tag
decl_stmt|;
name|bus_dmamap_t
name|tx_map
decl_stmt|;
name|bus_addr_t
name|tx_paddr
decl_stmt|;
name|uint32_t
name|flags
decl_stmt|;
define|#
directive|define
name|HAS_TIMEOUT
value|0x1
define|#
directive|define
name|USE_RTS0_WORKAROUND
value|0x2
name|bus_dma_tag_t
name|rx_tag
decl_stmt|;
name|struct
name|at91_usart_rx
name|ping_pong
index|[
literal|2
index|]
decl_stmt|;
name|struct
name|at91_usart_rx
modifier|*
name|ping
decl_stmt|;
name|struct
name|at91_usart_rx
modifier|*
name|pong
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|RD4
parameter_list|(
name|bas
parameter_list|,
name|reg
parameter_list|)
define|\
value|bus_space_read_4((bas)->bst, (bas)->bsh, uart_regofs(bas, reg))
end_define

begin_define
define|#
directive|define
name|WR4
parameter_list|(
name|bas
parameter_list|,
name|reg
parameter_list|,
name|value
parameter_list|)
define|\
value|bus_space_write_4((bas)->bst, (bas)->bsh, uart_regofs(bas, reg), value)
end_define

begin_define
define|#
directive|define
name|SIGCHG
parameter_list|(
name|c
parameter_list|,
name|i
parameter_list|,
name|s
parameter_list|,
name|d
parameter_list|)
define|\
value|do {						\ 		if (c) {				\ 			i |= (i& s) ? s : s | d;	\ 		} else {				\ 			i = (i& s) ? (i& ~s) | d : i;	\ 		}					\ 	} while (0);
end_define

begin_define
define|#
directive|define
name|BAUD2DIVISOR
parameter_list|(
name|b
parameter_list|)
define|\
value|((((DEFAULT_RCLK * 10) / ((b) * 16)) + 5) / 10)
end_define

begin_comment
comment|/*  * Low-level UART interface.  */
end_comment

begin_function_decl
specifier|static
name|int
name|at91_usart_probe
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|at91_usart_init
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|at91_usart_term
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|at91_usart_putc
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_rxready
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_getc
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|,
name|struct
name|mtx
modifier|*
name|hwmtx
parameter_list|)
function_decl|;
end_function_decl

begin_extern
extern|extern SLIST_HEAD(uart_devinfo_list
operator|,
extern|uart_devinfo
end_extern

begin_expr_stmt
unit|)
name|uart_sysdevs
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|int
name|at91_usart_param
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|,
name|int
name|baudrate
parameter_list|,
name|int
name|databits
parameter_list|,
name|int
name|stopbits
parameter_list|,
name|int
name|parity
parameter_list|)
block|{
name|uint32_t
name|mr
decl_stmt|;
comment|/* 	 * Assume 3-wire RS-232 configuration. 	 * XXX Not sure how uart will present the other modes to us, so 	 * XXX they are unimplemented.  maybe ioctl? 	 */
name|mr
operator|=
name|USART_MR_MODE_NORMAL
expr_stmt|;
name|mr
operator||=
name|USART_MR_USCLKS_MCK
expr_stmt|;
comment|/* Assume MCK */
comment|/* 	 * Or in the databits requested 	 */
if|if
condition|(
name|databits
operator|<
literal|9
condition|)
name|mr
operator|&=
operator|~
name|USART_MR_MODE9
expr_stmt|;
switch|switch
condition|(
name|databits
condition|)
block|{
case|case
literal|5
case|:
name|mr
operator||=
name|USART_MR_CHRL_5BITS
expr_stmt|;
break|break;
case|case
literal|6
case|:
name|mr
operator||=
name|USART_MR_CHRL_6BITS
expr_stmt|;
break|break;
case|case
literal|7
case|:
name|mr
operator||=
name|USART_MR_CHRL_7BITS
expr_stmt|;
break|break;
case|case
literal|8
case|:
name|mr
operator||=
name|USART_MR_CHRL_8BITS
expr_stmt|;
break|break;
case|case
literal|9
case|:
name|mr
operator||=
name|USART_MR_CHRL_8BITS
operator||
name|USART_MR_MODE9
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* 	 * Or in the parity 	 */
switch|switch
condition|(
name|parity
condition|)
block|{
case|case
name|UART_PARITY_NONE
case|:
name|mr
operator||=
name|USART_MR_PAR_NONE
expr_stmt|;
break|break;
case|case
name|UART_PARITY_ODD
case|:
name|mr
operator||=
name|USART_MR_PAR_ODD
expr_stmt|;
break|break;
case|case
name|UART_PARITY_EVEN
case|:
name|mr
operator||=
name|USART_MR_PAR_EVEN
expr_stmt|;
break|break;
case|case
name|UART_PARITY_MARK
case|:
name|mr
operator||=
name|USART_MR_PAR_MARK
expr_stmt|;
break|break;
case|case
name|UART_PARITY_SPACE
case|:
name|mr
operator||=
name|USART_MR_PAR_SPACE
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* 	 * Or in the stop bits.  Note: The hardware supports 1.5 stop 	 * bits in async mode, but there's no way to specify that 	 * AFAICT.  Instead, rely on the convention documented at 	 * http://www.lammertbies.nl/comm/info/RS-232_specs.html which 	 * states that 1.5 stop bits are used for 5 bit bytes and 	 * 2 stop bits only for longer bytes. 	 */
if|if
condition|(
name|stopbits
operator|==
literal|1
condition|)
name|mr
operator||=
name|USART_MR_NBSTOP_1
expr_stmt|;
elseif|else
if|if
condition|(
name|databits
operator|>
literal|5
condition|)
name|mr
operator||=
name|USART_MR_NBSTOP_2
expr_stmt|;
else|else
name|mr
operator||=
name|USART_MR_NBSTOP_1_5
expr_stmt|;
comment|/* 	 * We want normal plumbing mode too, none of this fancy 	 * loopback or echo mode. 	 */
name|mr
operator||=
name|USART_MR_CHMODE_NORMAL
expr_stmt|;
name|mr
operator|&=
operator|~
name|USART_MR_MSBF
expr_stmt|;
comment|/* lsb first */
name|mr
operator|&=
operator|~
name|USART_MR_CKLO_SCK
expr_stmt|;
comment|/* Don't drive SCK */
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_MR
argument_list|,
name|mr
argument_list|)
expr_stmt|;
comment|/* 	 * Set the baud rate (only if we know our master clock rate) 	 */
if|if
condition|(
name|DEFAULT_RCLK
operator|!=
literal|0
condition|)
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_BRGR
argument_list|,
name|BAUD2DIVISOR
argument_list|(
name|baudrate
argument_list|)
argument_list|)
expr_stmt|;
comment|/* 	 * Set the receive timeout based on the baud rate.  The idea is to 	 * compromise between being responsive on an interactive connection and 	 * giving a bulk data sender a bit of time to queue up a new buffer 	 * without mistaking it for a stopping point in the transmission.  For 	 * 19.2kbps and below, use 20 * bit time (2 characters).  For faster 	 * connections use 500 microseconds worth of bits. 	 */
if|if
condition|(
name|baudrate
operator|<=
literal|19200
condition|)
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_RTOR
argument_list|,
literal|20
argument_list|)
expr_stmt|;
else|else
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_RTOR
argument_list|,
name|baudrate
operator|/
literal|2000
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_STTTO
argument_list|)
expr_stmt|;
comment|/* XXX Need to take possible synchronous mode into account */
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|struct
name|uart_ops
name|at91_usart_ops
init|=
block|{
operator|.
name|probe
operator|=
name|at91_usart_probe
block|,
operator|.
name|init
operator|=
name|at91_usart_init
block|,
operator|.
name|term
operator|=
name|at91_usart_term
block|,
operator|.
name|putc
operator|=
name|at91_usart_putc
block|,
operator|.
name|rxready
operator|=
name|at91_usart_rxready
block|,
operator|.
name|getc
operator|=
name|at91_usart_getc
block|, }
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|EARLY_PRINTF
end_ifdef

begin_comment
comment|/*  * Early printf support. This assumes that we have the SoC "system" devices  * mapped into AT91_BASE. To use this before we adjust the boostrap tables,  * you'll need to define SOCDEV_VA to be 0xdc000000 and SOCDEV_PA to be  * 0xfc000000 in your config file where you define EARLY_PRINTF  */
end_comment

begin_decl_stmt
specifier|volatile
name|uint32_t
modifier|*
name|at91_dbgu
init|=
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
operator|(
name|AT91_BASE
operator|+
name|AT91_DBGU0
operator|)
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|void
name|eputc
parameter_list|(
name|int
name|c
parameter_list|)
block|{
while|while
condition|(
operator|!
operator|(
name|at91_dbgu
index|[
name|USART_CSR
operator|/
literal|4
index|]
operator|&
name|USART_CSR_TXRDY
operator|)
condition|)
continue|continue;
name|at91_dbgu
index|[
name|USART_THR
operator|/
literal|4
index|]
operator|=
name|c
expr_stmt|;
block|}
end_function

begin_decl_stmt
name|early_putc_t
modifier|*
name|early_putc
init|=
name|eputc
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_function
specifier|static
name|int
name|at91_usart_probe
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|)
block|{
comment|/* We know that this is always here */
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Initialize this device for use as a console.  */
end_comment

begin_function
specifier|static
name|void
name|at91_usart_init
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|,
name|int
name|baudrate
parameter_list|,
name|int
name|databits
parameter_list|,
name|int
name|stopbits
parameter_list|,
name|int
name|parity
parameter_list|)
block|{
ifdef|#
directive|ifdef
name|EARLY_PRINTF
if|if
condition|(
name|early_putc
operator|!=
name|NULL
condition|)
block|{
name|printf
argument_list|(
literal|"Early printf yielding control to the real console.\n"
argument_list|)
expr_stmt|;
name|early_putc
operator|=
name|NULL
expr_stmt|;
block|}
endif|#
directive|endif
comment|/* 	 * This routine is called multiple times, sometimes right after writing 	 * some output, and the last byte is still shifting out.  If that's the 	 * case delay briefly before resetting, but don't loop on TXRDY because 	 * we don't want to hang here forever if the hardware is in a bad state. 	 */
if|if
condition|(
operator|!
operator|(
name|RD4
argument_list|(
name|bas
argument_list|,
name|USART_CSR
argument_list|)
operator|&
name|USART_CSR_TXRDY
operator|)
condition|)
name|DELAY
argument_list|(
literal|10000
argument_list|)
expr_stmt|;
name|at91_usart_param
argument_list|(
name|bas
argument_list|,
name|baudrate
argument_list|,
name|databits
argument_list|,
name|stopbits
argument_list|,
name|parity
argument_list|)
expr_stmt|;
comment|/* Reset the rx and tx buffers and turn on rx and tx */
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_RSTSTA
operator||
name|USART_CR_RSTRX
operator||
name|USART_CR_RSTTX
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_RXEN
operator||
name|USART_CR_TXEN
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Free resources now that we're no longer the console.  This appears to  * be never called, and I'm unsure quite what to do if I am called.  */
end_comment

begin_function
specifier|static
name|void
name|at91_usart_term
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|)
block|{
comment|/* XXX */
block|}
end_function

begin_comment
comment|/*  * Put a character of console output (so we do it here polling rather than  * interrupt driven).  */
end_comment

begin_function
specifier|static
name|void
name|at91_usart_putc
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|,
name|int
name|c
parameter_list|)
block|{
while|while
condition|(
operator|!
operator|(
name|RD4
argument_list|(
name|bas
argument_list|,
name|USART_CSR
argument_list|)
operator|&
name|USART_CSR_TXRDY
operator|)
condition|)
continue|continue;
name|WR4
argument_list|(
name|bas
argument_list|,
name|USART_THR
argument_list|,
name|c
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Check for a character available.  */
end_comment

begin_function
specifier|static
name|int
name|at91_usart_rxready
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|)
block|{
return|return
operator|(
operator|(
name|RD4
argument_list|(
name|bas
argument_list|,
name|USART_CSR
argument_list|)
operator|&
name|USART_CSR_RXRDY
operator|)
operator|!=
literal|0
condition|?
literal|1
else|:
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Block waiting for a character.  */
end_comment

begin_function
specifier|static
name|int
name|at91_usart_getc
parameter_list|(
name|struct
name|uart_bas
modifier|*
name|bas
parameter_list|,
name|struct
name|mtx
modifier|*
name|hwmtx
parameter_list|)
block|{
name|int
name|c
decl_stmt|;
name|uart_lock
argument_list|(
name|hwmtx
argument_list|)
expr_stmt|;
while|while
condition|(
operator|!
operator|(
name|RD4
argument_list|(
name|bas
argument_list|,
name|USART_CSR
argument_list|)
operator|&
name|USART_CSR_RXRDY
operator|)
condition|)
block|{
name|uart_unlock
argument_list|(
name|hwmtx
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|4
argument_list|)
expr_stmt|;
name|uart_lock
argument_list|(
name|hwmtx
argument_list|)
expr_stmt|;
block|}
name|c
operator|=
name|RD4
argument_list|(
name|bas
argument_list|,
name|USART_RHR
argument_list|)
operator|&
literal|0xff
expr_stmt|;
name|uart_unlock
argument_list|(
name|hwmtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|c
operator|)
return|;
block|}
end_function

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_probe
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_attach
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_flush
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_getsig
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_ioctl
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|,
name|int
parameter_list|,
name|intptr_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_ipend
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_param
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_receive
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_setsig
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|at91_usart_bus_transmit
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|at91_usart_bus_grab
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|at91_usart_bus_ungrab
parameter_list|(
name|struct
name|uart_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|static
name|kobj_method_t
name|at91_usart_methods
index|[]
init|=
block|{
name|KOBJMETHOD
argument_list|(
name|uart_probe
argument_list|,
name|at91_usart_bus_probe
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_attach
argument_list|,
name|at91_usart_bus_attach
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_flush
argument_list|,
name|at91_usart_bus_flush
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_getsig
argument_list|,
name|at91_usart_bus_getsig
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_ioctl
argument_list|,
name|at91_usart_bus_ioctl
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_ipend
argument_list|,
name|at91_usart_bus_ipend
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_param
argument_list|,
name|at91_usart_bus_param
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_receive
argument_list|,
name|at91_usart_bus_receive
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_setsig
argument_list|,
name|at91_usart_bus_setsig
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_transmit
argument_list|,
name|at91_usart_bus_transmit
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_grab
argument_list|,
name|at91_usart_bus_grab
argument_list|)
block|,
name|KOBJMETHOD
argument_list|(
name|uart_ungrab
argument_list|,
name|at91_usart_bus_ungrab
argument_list|)
block|,
name|KOBJMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_function
name|int
name|at91_usart_bus_probe
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|value
decl_stmt|;
name|value
operator|=
name|USART_DEFAULT_FIFO_BYTES
expr_stmt|;
name|resource_int_value
argument_list|(
name|device_get_name
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
argument_list|,
name|device_get_unit
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
argument_list|,
literal|"fifo_bytes"
argument_list|,
operator|&
name|value
argument_list|)
expr_stmt|;
name|value
operator|=
name|roundup2
argument_list|(
name|value
argument_list|,
name|arm_dcache_align
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_txfifosz
operator|=
name|value
expr_stmt|;
name|sc
operator|->
name|sc_rxfifosz
operator|=
name|value
expr_stmt|;
name|sc
operator|->
name|sc_hwiflow
operator|=
literal|0
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_getaddr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|,
name|bus_dma_segment_t
modifier|*
name|segs
parameter_list|,
name|int
name|nsegs
parameter_list|,
name|int
name|error
parameter_list|)
block|{
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return;
operator|*
operator|(
name|bus_addr_t
operator|*
operator|)
name|arg
operator|=
name|segs
index|[
literal|0
index|]
operator|.
name|ds_addr
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_requires_rts0_workaround
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|value
decl_stmt|;
name|int
name|unit
decl_stmt|;
name|unit
operator|=
name|device_get_unit
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
expr_stmt|;
comment|/* 	 * On the rm9200 chips, the PA21/RTS0 pin is not correctly wired to the 	 * usart device interally (so-called 'erratum 39', but it's 41.14 in rev 	 * I of the manual).  This prevents use of the hardware flow control 	 * feature in the usart itself.  It also means that if we are to 	 * implement RTS/CTS flow via the tty layer logic, we must use pin PA21 	 * as a gpio and manually manipulate it in at91_usart_bus_setsig().  We 	 * can only safely do so if we've been given permission via a hint, 	 * otherwise we might manipulate a pin that's attached to who-knows-what 	 * and Bad Things could happen. 	 */
if|if
condition|(
name|at91_is_rm92
argument_list|()
operator|&&
name|unit
operator|==
literal|1
condition|)
block|{
name|value
operator|=
literal|0
expr_stmt|;
name|resource_int_value
argument_list|(
name|device_get_name
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
argument_list|,
name|unit
argument_list|,
literal|"use_rts0_workaround"
argument_list|,
operator|&
name|value
argument_list|)
expr_stmt|;
if|if
condition|(
name|value
operator|!=
literal|0
condition|)
block|{
name|at91_pio_use_gpio
argument_list|(
name|AT91RM92_PIOA_BASE
argument_list|,
name|AT91C_PIO_PA21
argument_list|)
expr_stmt|;
name|at91_pio_gpio_output
argument_list|(
name|AT91RM92_PIOA_BASE
argument_list|,
name|AT91C_PIO_PA21
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|at91_pio_use_periph_a
argument_list|(
name|AT91RM92_PIOA_BASE
argument_list|,
name|AT91C_PIO_PA20
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
operator|(
literal|1
operator|)
return|;
block|}
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_attach
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|err
decl_stmt|;
name|int
name|i
decl_stmt|;
name|struct
name|at91_usart_softc
modifier|*
name|atsc
decl_stmt|;
name|atsc
operator|=
operator|(
expr|struct
name|at91_usart_softc
operator|*
operator|)
name|sc
expr_stmt|;
if|if
condition|(
name|at91_usart_requires_rts0_workaround
argument_list|(
name|sc
argument_list|)
condition|)
name|atsc
operator|->
name|flags
operator||=
name|USE_RTS0_WORKAROUND
expr_stmt|;
comment|/* 	 * See if we have a TIMEOUT bit.  We disable all interrupts as 	 * a side effect.  Boot loaders may have enabled them.  Since 	 * a TIMEOUT interrupt can't happen without other setup, the 	 * apparent race here can't actually happen. 	 */
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IER
argument_list|,
name|USART_CSR_TIMEOUT
argument_list|)
expr_stmt|;
if|if
condition|(
name|RD4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IMR
argument_list|)
operator|&
name|USART_CSR_TIMEOUT
condition|)
name|atsc
operator|->
name|flags
operator||=
name|HAS_TIMEOUT
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IDR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
comment|/* 	 * Allocate transmit DMA tag and map.  We allow a transmit buffer 	 * to be any size, but it must map to a single contiguous physical 	 * extent. 	 */
name|err
operator|=
name|bus_dma_tag_create
argument_list|(
name|bus_get_dma_tag
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
name|BUS_SPACE_MAXADDR_32BIT
argument_list|,
name|BUS_SPACE_MAXADDR
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|,
name|BUS_SPACE_MAXSIZE_32BIT
argument_list|,
literal|1
argument_list|,
name|BUS_SPACE_MAXSIZE_32BIT
argument_list|,
literal|0
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|,
operator|&
name|atsc
operator|->
name|tx_tag
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
goto|goto
name|errout
goto|;
name|err
operator|=
name|bus_dmamap_create
argument_list|(
name|atsc
operator|->
name|tx_tag
argument_list|,
literal|0
argument_list|,
operator|&
name|atsc
operator|->
name|tx_map
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
goto|goto
name|errout
goto|;
if|if
condition|(
name|bus_dmamap_load
argument_list|(
name|atsc
operator|->
name|tx_tag
argument_list|,
name|atsc
operator|->
name|tx_map
argument_list|,
name|sc
operator|->
name|sc_txbuf
argument_list|,
name|sc
operator|->
name|sc_txfifosz
argument_list|,
name|at91_getaddr
argument_list|,
operator|&
name|atsc
operator|->
name|tx_paddr
argument_list|,
literal|0
argument_list|)
operator|!=
literal|0
condition|)
goto|goto
name|errout
goto|;
if|if
condition|(
name|atsc
operator|->
name|flags
operator|&
name|HAS_TIMEOUT
condition|)
block|{
comment|/* 		 * Allocate receive DMA tags, maps, and buffers. 		 * The receive buffers should be aligned to arm_dcache_align, 		 * otherwise partial cache line flushes on every receive 		 * interrupt are pretty much guaranteed. 		 */
name|err
operator|=
name|bus_dma_tag_create
argument_list|(
name|bus_get_dma_tag
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
argument_list|,
name|arm_dcache_align
argument_list|,
literal|0
argument_list|,
name|BUS_SPACE_MAXADDR_32BIT
argument_list|,
name|BUS_SPACE_MAXADDR
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|,
literal|1
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|,
name|BUS_DMA_ALLOCNOW
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|,
operator|&
name|atsc
operator|->
name|rx_tag
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
goto|goto
name|errout
goto|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|2
condition|;
name|i
operator|++
control|)
block|{
name|err
operator|=
name|bus_dmamem_alloc
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
operator|(
name|void
operator|*
operator|*
operator|)
operator|&
name|atsc
operator|->
name|ping_pong
index|[
name|i
index|]
operator|.
name|buffer
argument_list|,
name|BUS_DMA_NOWAIT
argument_list|,
operator|&
name|atsc
operator|->
name|ping_pong
index|[
name|i
index|]
operator|.
name|map
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
goto|goto
name|errout
goto|;
name|err
operator|=
name|bus_dmamap_load
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|ping_pong
index|[
name|i
index|]
operator|.
name|map
argument_list|,
name|atsc
operator|->
name|ping_pong
index|[
name|i
index|]
operator|.
name|buffer
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|,
name|at91_getaddr
argument_list|,
operator|&
name|atsc
operator|->
name|ping_pong
index|[
name|i
index|]
operator|.
name|pa
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
goto|goto
name|errout
goto|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|ping_pong
index|[
name|i
index|]
operator|.
name|map
argument_list|,
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
block|}
name|atsc
operator|->
name|ping
operator|=
operator|&
name|atsc
operator|->
name|ping_pong
index|[
literal|0
index|]
expr_stmt|;
name|atsc
operator|->
name|pong
operator|=
operator|&
name|atsc
operator|->
name|ping_pong
index|[
literal|1
index|]
expr_stmt|;
block|}
comment|/* Turn on rx and tx */
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
comment|/* Give pending character a chance to drain.  */
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_RSTSTA
operator||
name|USART_CR_RSTRX
operator||
name|USART_CR_RSTTX
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_RXEN
operator||
name|USART_CR_TXEN
argument_list|)
expr_stmt|;
comment|/* 	 * Setup the PDC to receive data.  We use the ping-pong buffers 	 * so that we can more easily bounce between the two and so that 	 * we get an interrupt 1/2 way through the software 'fifo' we have 	 * to avoid overruns. 	 */
if|if
condition|(
name|atsc
operator|->
name|flags
operator|&
name|HAS_TIMEOUT
condition|)
block|{
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RPR
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|pa
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RCR
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNPR
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|pa
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNCR
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTEN
argument_list|)
expr_stmt|;
comment|/* 		 * Set the receive timeout to be 1.5 character times 		 * assuming 8N1. 		 */
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_RTOR
argument_list|,
literal|15
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_STTTO
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IER
argument_list|,
name|USART_CSR_TIMEOUT
operator||
name|USART_CSR_RXBUFF
operator||
name|USART_CSR_ENDRX
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IER
argument_list|,
name|USART_CSR_RXRDY
argument_list|)
expr_stmt|;
block|}
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IER
argument_list|,
name|USART_CSR_RXBRK
operator||
name|USART_DCE_CHANGE_BITS
argument_list|)
expr_stmt|;
comment|/* Prime sc->hwsig with the initial hw line states. */
name|at91_usart_bus_getsig
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|errout
label|:
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_transmit
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|struct
name|at91_usart_softc
modifier|*
name|atsc
decl_stmt|;
name|int
name|err
decl_stmt|;
name|err
operator|=
literal|0
expr_stmt|;
name|atsc
operator|=
operator|(
expr|struct
name|at91_usart_softc
operator|*
operator|)
name|sc
expr_stmt|;
name|uart_lock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|tx_tag
argument_list|,
name|atsc
operator|->
name|tx_map
argument_list|,
name|BUS_DMASYNC_PREWRITE
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_txbusy
operator|=
literal|1
expr_stmt|;
comment|/* 	 * Setup the PDC to transfer the data and interrupt us when it 	 * is done.  We've already requested the interrupt. 	 */
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_TPR
argument_list|,
name|atsc
operator|->
name|tx_paddr
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_TCR
argument_list|,
name|sc
operator|->
name|sc_txdatasz
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_TXTEN
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IER
argument_list|,
name|USART_CSR_ENDTX
argument_list|)
expr_stmt|;
name|uart_unlock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_setsig
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|,
name|int
name|sig
parameter_list|)
block|{
name|uint32_t
name|new
decl_stmt|,
name|old
decl_stmt|,
name|cr
decl_stmt|;
name|struct
name|at91_usart_softc
modifier|*
name|atsc
decl_stmt|;
name|atsc
operator|=
operator|(
expr|struct
name|at91_usart_softc
operator|*
operator|)
name|sc
expr_stmt|;
do|do
block|{
name|old
operator|=
name|sc
operator|->
name|sc_hwsig
expr_stmt|;
name|new
operator|=
name|old
expr_stmt|;
if|if
condition|(
name|sig
operator|&
name|SER_DDTR
condition|)
name|SIGCHG
argument_list|(
name|sig
operator|&
name|SER_DTR
argument_list|,
name|new
argument_list|,
name|SER_DTR
argument_list|,
name|SER_DDTR
argument_list|)
expr_stmt|;
if|if
condition|(
name|sig
operator|&
name|SER_DRTS
condition|)
name|SIGCHG
argument_list|(
name|sig
operator|&
name|SER_RTS
argument_list|,
name|new
argument_list|,
name|SER_RTS
argument_list|,
name|SER_DRTS
argument_list|)
expr_stmt|;
block|}
do|while
condition|(
operator|!
name|atomic_cmpset_32
argument_list|(
operator|&
name|sc
operator|->
name|sc_hwsig
argument_list|,
name|old
argument_list|,
name|new
argument_list|)
condition|)
do|;
name|cr
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|new
operator|&
name|SER_DTR
condition|)
name|cr
operator||=
name|USART_CR_DTREN
expr_stmt|;
else|else
name|cr
operator||=
name|USART_CR_DTRDIS
expr_stmt|;
if|if
condition|(
name|new
operator|&
name|SER_RTS
condition|)
name|cr
operator||=
name|USART_CR_RTSEN
expr_stmt|;
else|else
name|cr
operator||=
name|USART_CR_RTSDIS
expr_stmt|;
name|uart_lock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CR
argument_list|,
name|cr
argument_list|)
expr_stmt|;
if|if
condition|(
name|atsc
operator|->
name|flags
operator|&
name|USE_RTS0_WORKAROUND
condition|)
block|{
comment|/* Signal is active-low. */
if|if
condition|(
name|new
operator|&
name|SER_RTS
condition|)
name|at91_pio_gpio_clear
argument_list|(
name|AT91RM92_PIOA_BASE
argument_list|,
name|AT91C_PIO_PA21
argument_list|)
expr_stmt|;
else|else
name|at91_pio_gpio_set
argument_list|(
name|AT91RM92_PIOA_BASE
argument_list|,
name|AT91C_PIO_PA21
argument_list|)
expr_stmt|;
block|}
name|uart_unlock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_receive
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_param
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|,
name|int
name|baudrate
parameter_list|,
name|int
name|databits
parameter_list|,
name|int
name|stopbits
parameter_list|,
name|int
name|parity
parameter_list|)
block|{
return|return
operator|(
name|at91_usart_param
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|baudrate
argument_list|,
name|databits
argument_list|,
name|stopbits
argument_list|,
name|parity
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|__inline
name|void
name|at91_rx_put
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|,
name|int
name|key
parameter_list|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|KDB
argument_list|)
if|if
condition|(
name|sc
operator|->
name|sc_sysdev
operator|!=
name|NULL
operator|&&
name|sc
operator|->
name|sc_sysdev
operator|->
name|type
operator|==
name|UART_DEV_CONSOLE
condition|)
name|kdb_alt_break
argument_list|(
name|key
argument_list|,
operator|&
name|sc
operator|->
name|sc_altbrk
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|uart_rx_put
argument_list|(
name|sc
argument_list|,
name|key
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_ipend
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|struct
name|at91_usart_softc
modifier|*
name|atsc
decl_stmt|;
name|struct
name|at91_usart_rx
modifier|*
name|p
decl_stmt|;
name|int
name|i
decl_stmt|,
name|ipend
decl_stmt|,
name|len
decl_stmt|;
name|uint32_t
name|csr
decl_stmt|;
name|ipend
operator|=
literal|0
expr_stmt|;
name|atsc
operator|=
operator|(
expr|struct
name|at91_usart_softc
operator|*
operator|)
name|sc
expr_stmt|;
name|uart_lock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
name|csr
operator|=
name|RD4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CSR
argument_list|)
expr_stmt|;
if|if
condition|(
name|csr
operator|&
name|USART_CSR_OVRE
condition|)
block|{
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_RSTSTA
argument_list|)
expr_stmt|;
name|ipend
operator||=
name|SER_INT_OVERRUN
expr_stmt|;
block|}
if|if
condition|(
name|csr
operator|&
name|USART_DCE_CHANGE_BITS
condition|)
name|ipend
operator||=
name|SER_INT_SIGCHG
expr_stmt|;
if|if
condition|(
name|csr
operator|&
name|USART_CSR_ENDTX
condition|)
block|{
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|tx_tag
argument_list|,
name|atsc
operator|->
name|tx_map
argument_list|,
name|BUS_DMASYNC_POSTWRITE
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|csr
operator|&
operator|(
name|USART_CSR_TXRDY
operator||
name|USART_CSR_ENDTX
operator|)
condition|)
block|{
if|if
condition|(
name|sc
operator|->
name|sc_txbusy
condition|)
name|ipend
operator||=
name|SER_INT_TXIDLE
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IDR
argument_list|,
name|csr
operator|&
operator|(
name|USART_CSR_TXRDY
operator||
name|USART_CSR_ENDTX
operator|)
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Due to the contraints of the DMA engine present in the 	 * atmel chip, I can't just say I have a rx interrupt pending 	 * and do all the work elsewhere.  I need to look at the CSR 	 * bits right now and do things based on them to avoid races. 	 */
if|if
condition|(
name|atsc
operator|->
name|flags
operator|&
name|HAS_TIMEOUT
condition|)
block|{
if|if
condition|(
name|csr
operator|&
name|USART_CSR_RXBUFF
condition|)
block|{
comment|/* 			 * We have a buffer overflow.  Consume data from ping 			 * and give it back to the hardware before worrying 			 * about pong, to minimze data loss.  Insert an overrun 			 * marker after the contents of the pong buffer. 			 */
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTDIS
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_POSTREAD
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|sc_rxfifosz
condition|;
name|i
operator|++
control|)
name|at91_rx_put
argument_list|(
name|sc
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|buffer
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RPR
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|pa
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RCR
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTEN
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_POSTREAD
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|sc_rxfifosz
condition|;
name|i
operator|++
control|)
name|at91_rx_put
argument_list|(
name|sc
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|buffer
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|uart_rx_put
argument_list|(
name|sc
argument_list|,
name|UART_STAT_OVERRUN
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNPR
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|pa
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNCR
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|)
expr_stmt|;
name|ipend
operator||=
name|SER_INT_RXREADY
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|csr
operator|&
name|USART_CSR_ENDRX
condition|)
block|{
comment|/* 			 * Consume data from ping of ping pong buffer, but leave 			 * current pong in place, as it has become the new ping. 			 * We need to copy data and setup the old ping as the 			 * new pong when we're done. 			 */
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_POSTREAD
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|sc_rxfifosz
condition|;
name|i
operator|++
control|)
name|at91_rx_put
argument_list|(
name|sc
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|buffer
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|p
operator|=
name|atsc
operator|->
name|ping
expr_stmt|;
name|atsc
operator|->
name|ping
operator|=
name|atsc
operator|->
name|pong
expr_stmt|;
name|atsc
operator|->
name|pong
operator|=
name|p
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNPR
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|pa
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNCR
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|)
expr_stmt|;
name|ipend
operator||=
name|SER_INT_RXREADY
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|csr
operator|&
name|USART_CSR_TIMEOUT
condition|)
block|{
comment|/* 			 * On a timeout, one of the following applies: 			 * 1. Two empty buffers.  The last received byte exactly 			 *    filled a buffer, causing an ENDTX that got 			 *    processed earlier; no new bytes have arrived. 			 * 2. Ping buffer contains some data and pong is empty. 			 *    This should be the most common timeout condition. 			 * 3. Ping buffer is full and pong is now being filled. 			 *    This is exceedingly rare; it can happen only if 			 *    the ping buffer is almost full when a timeout is 			 *    signaled, and then dataflow resumes and the ping 			 *    buffer filled up between the time we read the 			 *    status register above and the point where the 			 *    RXTDIS takes effect here.  Yes, it can happen. 			 * Because dataflow can resume at any time following a 			 * timeout (it may have already resumed before we get 			 * here), it's important to minimize the time the PDC is 			 * disabled -- just long enough to take the ping buffer 			 * out of service (so we can consume it) and install the 			 * pong buffer as the active one.  Note that in case 3 			 * the hardware has already done the ping-pong swap. 			 */
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTDIS
argument_list|)
expr_stmt|;
if|if
condition|(
name|RD4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNCR
argument_list|)
operator|==
literal|0
condition|)
block|{
name|len
operator|=
name|sc
operator|->
name|sc_rxfifosz
expr_stmt|;
block|}
else|else
block|{
name|len
operator|=
name|sc
operator|->
name|sc_rxfifosz
operator|-
name|RD4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RCR
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RPR
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|pa
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RCR
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNCR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_STTTO
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_PTCR
argument_list|,
name|PDC_PTCR_RXTEN
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_POSTREAD
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|len
condition|;
name|i
operator|++
control|)
name|at91_rx_put
argument_list|(
name|sc
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|buffer
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|atsc
operator|->
name|rx_tag
argument_list|,
name|atsc
operator|->
name|ping
operator|->
name|map
argument_list|,
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
name|p
operator|=
name|atsc
operator|->
name|ping
expr_stmt|;
name|atsc
operator|->
name|ping
operator|=
name|atsc
operator|->
name|pong
expr_stmt|;
name|atsc
operator|->
name|pong
operator|=
name|p
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNPR
argument_list|,
name|atsc
operator|->
name|pong
operator|->
name|pa
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|PDC_RNCR
argument_list|,
name|sc
operator|->
name|sc_rxfifosz
argument_list|)
expr_stmt|;
name|ipend
operator||=
name|SER_INT_RXREADY
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|csr
operator|&
name|USART_CSR_RXRDY
condition|)
block|{
comment|/* 		 * We have another charater in a device that doesn't support 		 * timeouts, so we do it one character at a time. 		 */
name|at91_rx_put
argument_list|(
name|sc
argument_list|,
name|RD4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_RHR
argument_list|)
operator|&
literal|0xff
argument_list|)
expr_stmt|;
name|ipend
operator||=
name|SER_INT_RXREADY
expr_stmt|;
block|}
if|if
condition|(
name|csr
operator|&
name|USART_CSR_RXBRK
condition|)
block|{
name|ipend
operator||=
name|SER_INT_BREAK
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CR
argument_list|,
name|USART_CR_RSTSTA
argument_list|)
expr_stmt|;
block|}
name|uart_unlock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|ipend
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_flush
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|,
name|int
name|what
parameter_list|)
block|{
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_getsig
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint32_t
name|csr
decl_stmt|,
name|new
decl_stmt|,
name|old
decl_stmt|,
name|sig
decl_stmt|;
comment|/* 	 * Note that the atmel channel status register DCE status bits reflect 	 * the electrical state of the lines, not the logical state.  Since they 	 * are logically active-low signals, we invert the tests here. 	 */
do|do
block|{
name|old
operator|=
name|sc
operator|->
name|sc_hwsig
expr_stmt|;
name|sig
operator|=
name|old
expr_stmt|;
name|csr
operator|=
name|RD4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_CSR
argument_list|)
expr_stmt|;
name|SIGCHG
argument_list|(
operator|!
operator|(
name|csr
operator|&
name|USART_CSR_DSR
operator|)
argument_list|,
name|sig
argument_list|,
name|SER_DSR
argument_list|,
name|SER_DDSR
argument_list|)
expr_stmt|;
name|SIGCHG
argument_list|(
operator|!
operator|(
name|csr
operator|&
name|USART_CSR_CTS
operator|)
argument_list|,
name|sig
argument_list|,
name|SER_CTS
argument_list|,
name|SER_DCTS
argument_list|)
expr_stmt|;
name|SIGCHG
argument_list|(
operator|!
operator|(
name|csr
operator|&
name|USART_CSR_DCD
operator|)
argument_list|,
name|sig
argument_list|,
name|SER_DCD
argument_list|,
name|SER_DDCD
argument_list|)
expr_stmt|;
name|SIGCHG
argument_list|(
operator|!
operator|(
name|csr
operator|&
name|USART_CSR_RI
operator|)
argument_list|,
name|sig
argument_list|,
name|SER_RI
argument_list|,
name|SER_DRI
argument_list|)
expr_stmt|;
name|new
operator|=
name|sig
operator|&
operator|~
name|SER_MASK_DELTA
expr_stmt|;
block|}
do|while
condition|(
operator|!
name|atomic_cmpset_32
argument_list|(
operator|&
name|sc
operator|->
name|sc_hwsig
argument_list|,
name|old
argument_list|,
name|new
argument_list|)
condition|)
do|;
return|return
operator|(
name|sig
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|at91_usart_bus_ioctl
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|,
name|int
name|request
parameter_list|,
name|intptr_t
name|data
parameter_list|)
block|{
switch|switch
condition|(
name|request
condition|)
block|{
case|case
name|UART_IOCTL_BREAK
case|:
case|case
name|UART_IOCTL_IFLOW
case|:
case|case
name|UART_IOCTL_OFLOW
case|:
break|break;
case|case
name|UART_IOCTL_BAUD
case|:
comment|/* only if we know our master clock rate */
if|if
condition|(
name|DEFAULT_RCLK
operator|!=
literal|0
condition|)
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_BRGR
argument_list|,
name|BAUD2DIVISOR
argument_list|(
operator|*
operator|(
name|int
operator|*
operator|)
name|data
argument_list|)
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_usart_bus_grab
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uart_lock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IDR
argument_list|,
name|USART_CSR_RXRDY
argument_list|)
expr_stmt|;
name|uart_unlock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|at91_usart_bus_ungrab
parameter_list|(
name|struct
name|uart_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uart_lock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
operator|&
name|sc
operator|->
name|sc_bas
argument_list|,
name|USART_IER
argument_list|,
name|USART_CSR_RXRDY
argument_list|)
expr_stmt|;
name|uart_unlock
argument_list|(
name|sc
operator|->
name|sc_hwmtx
argument_list|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
name|struct
name|uart_class
name|at91_usart_class
init|=
block|{
literal|"at91_usart"
block|,
name|at91_usart_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|at91_usart_softc
argument_list|)
block|,
operator|.
name|uc_ops
operator|=
operator|&
name|at91_usart_ops
block|,
operator|.
name|uc_range
operator|=
literal|8
block|}
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|FDT
end_ifdef

begin_decl_stmt
specifier|static
name|struct
name|ofw_compat_data
name|compat_data
index|[]
init|=
block|{
block|{
literal|"atmel,at91rm9200-usart"
block|,
operator|(
name|uintptr_t
operator|)
operator|&
name|at91_usart_class
block|}
block|,
block|{
literal|"atmel,at91sam9260-usart"
block|,
operator|(
name|uintptr_t
operator|)
operator|&
name|at91_usart_class
block|}
block|,
block|{
name|NULL
block|,
operator|(
name|uintptr_t
operator|)
name|NULL
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|UART_FDT_CLASS_AND_DEVICE
argument_list|(
name|compat_data
argument_list|)
expr_stmt|;
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

