<profile>

<section name = "Vitis HLS Report for 'mmult'" level="0">
<item name = "Date">Thu Oct 15 20:28:12 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">hw5_project</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.840 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">139567, 147759, 1.117 ms, 1.182 ms, 139568, 147760, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Init_loop_i">8320, 16512, 130 ~ 258, -, -, 64, no</column>
<column name=" + Init_loop_j">128, 256, 2 ~ 4, -, -, 64, no</column>
<column name="- Main_loop_i_Main_loop_j">131106, 131106, 67, 32, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2231, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">60, 10, 3794, 4198, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 1933, -</column>
<column name="Register">-, -, 6797, 64, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">5, ~0, 1, 2, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="aximm1_m_axi_U">aximm1_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="aximm2_m_axi_U">aximm2_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 231, 225, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U2">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 231, 225, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U3">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U4">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Buffer_1_U">Buffer_1, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="Buffer_2_U">Buffer_1, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_1709_p2">+, 0, 0, 15, 1, 7</column>
<column name="add_ln13_fu_1757_p2">+, 0, 0, 15, 1, 7</column>
<column name="add_ln14_fu_1736_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln18_1_fu_1831_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln18_fu_1837_p2">+, 0, 0, 15, 1, 7</column>
<column name="add_ln21_fu_3347_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln35_10_fu_2429_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln35_11_fu_2610_p2">+, 0, 0, 19, 11, 12</column>
<column name="add_ln35_12_fu_2657_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_13_fu_2703_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_14_fu_2749_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_15_fu_2795_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_16_fu_2841_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_17_fu_2887_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_18_fu_2933_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_19_fu_2979_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln35_1_fu_1962_p2">+, 0, 0, 16, 8, 9</column>
<column name="add_ln35_2_fu_2009_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln35_3_fu_2058_p2">+, 0, 0, 17, 9, 10</column>
<column name="add_ln35_4_fu_2105_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln35_5_fu_2151_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln35_6_fu_2244_p2">+, 0, 0, 18, 10, 11</column>
<column name="add_ln35_7_fu_2291_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln35_8_fu_2337_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln35_9_fu_2383_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln35_fu_1902_p2">+, 0, 0, 15, 7, 8</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state144_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_1703_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln13_fu_1751_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln14_fu_1763_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln18_fu_1825_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="icmp_ln21_fu_1843_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln38_fu_1917_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state74">or, 0, 0, 2, 1, 1</column>
<column name="or_ln35_10_fu_2129_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_11_fu_2161_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_12_fu_2175_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_13_fu_2205_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_14_fu_2219_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_15_fu_2255_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_16_fu_2269_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_17_fu_2301_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_18_fu_2315_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_19_fu_2347_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_1_fu_1923_p2">or, 0, 0, 13, 13, 2</column>
<column name="or_ln35_20_fu_2361_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_21_fu_2393_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_22_fu_2407_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_23_fu_2439_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_24_fu_2453_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_25_fu_2483_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_26_fu_2497_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_27_fu_2527_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_28_fu_2541_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_29_fu_2571_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_2_fu_1937_p2">or, 0, 0, 13, 13, 2</column>
<column name="or_ln35_30_fu_2585_p2">or, 0, 0, 13, 13, 5</column>
<column name="or_ln35_31_fu_2621_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_32_fu_2635_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_33_fu_2667_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_34_fu_2681_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_35_fu_2713_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_36_fu_2727_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_37_fu_2759_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_38_fu_2773_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_39_fu_2805_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_3_fu_1973_p2">or, 0, 0, 13, 13, 3</column>
<column name="or_ln35_40_fu_2819_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_41_fu_2851_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_42_fu_2865_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_43_fu_2897_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_44_fu_2911_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_45_fu_2943_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_46_fu_2957_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_47_fu_2989_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_48_fu_3003_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_49_fu_3033_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_4_fu_1987_p2">or, 0, 0, 13, 13, 3</column>
<column name="or_ln35_50_fu_3047_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_51_fu_3077_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_52_fu_3091_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_53_fu_3121_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_54_fu_3135_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_55_fu_3165_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_56_fu_3179_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_57_fu_3209_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_58_fu_3223_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_59_fu_3253_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_5_fu_2019_p2">or, 0, 0, 13, 13, 3</column>
<column name="or_ln35_60_fu_3267_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_61_fu_3297_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_62_fu_3311_p2">or, 0, 0, 13, 13, 6</column>
<column name="or_ln35_6_fu_2033_p2">or, 0, 0, 13, 13, 3</column>
<column name="or_ln35_7_fu_2069_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_8_fu_2083_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_9_fu_2115_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln35_fu_1878_p2">or, 0, 0, 13, 13, 1</column>
<column name="select_ln18_1_fu_3352_p3">select, 0, 0, 428, 1, 1</column>
<column name="select_ln18_2_fu_1857_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln18_fu_1849_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln38_fu_3387_p3">select, 0, 0, 428, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln35_fu_3333_p2">xor, 0, 0, 8, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Buffer_1_address0">157, 35, 12, 420</column>
<column name="Buffer_1_address1">149, 33, 12, 396</column>
<column name="Buffer_1_d0">15, 3, 32, 96</column>
<column name="Buffer_2_address0">153, 34, 12, 408</column>
<column name="Buffer_2_address1">149, 33, 12, 396</column>
<column name="ap_NS_fsm">777, 178, 1, 178</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_1_phi_fu_1430_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_1419_p4">9, 2, 13, 26</column>
<column name="ap_phi_mux_j_1_phi_fu_1441_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_phi_ln38_phi_fu_1452_p4">9, 2, 480, 960</column>
<column name="aximm1_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm1_blk_n_AW">9, 2, 1, 2</column>
<column name="aximm1_blk_n_B">9, 2, 1, 2</column>
<column name="aximm1_blk_n_R">9, 2, 1, 2</column>
<column name="aximm1_blk_n_W">9, 2, 1, 2</column>
<column name="aximm2_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm2_blk_n_R">9, 2, 1, 2</column>
<column name="empty_25_reg_1406">9, 2, 512, 1024</column>
<column name="grp_fu_1460_p0">53, 12, 32, 384</column>
<column name="grp_fu_1460_p1">62, 15, 32, 480</column>
<column name="grp_fu_1464_p0">56, 13, 32, 416</column>
<column name="grp_fu_1464_p1">59, 14, 32, 448</column>
<column name="grp_fu_1468_p0">15, 3, 32, 96</column>
<column name="grp_fu_1468_p1">15, 3, 32, 96</column>
<column name="grp_fu_1472_p0">15, 3, 32, 96</column>
<column name="grp_fu_1472_p1">15, 3, 32, 96</column>
<column name="i_1_reg_1426">9, 2, 7, 14</column>
<column name="i_reg_1353">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_1415">9, 2, 13, 26</column>
<column name="j_1_reg_1437">9, 2, 7, 14</column>
<column name="j_reg_1364">9, 2, 7, 14</column>
<column name="p_in_reg_1397">9, 2, 512, 1024</column>
<column name="phi_ln38_reg_1448">9, 2, 480, 960</column>
<column name="reg_1476">9, 2, 32, 64</column>
<column name="reg_1482">9, 2, 32, 64</column>
<column name="reg_1488">9, 2, 32, 64</column>
<column name="reg_1494">9, 2, 32, 64</column>
<column name="shiftreg32_reg_1375">9, 2, 480, 960</column>
<column name="shiftreg34_reg_1386">9, 2, 480, 960</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Buffer_1_addr_reg_3449">12, 0, 12, 0</column>
<column name="Buffer_2_addr_reg_3454">12, 0, 12, 0</column>
<column name="Output_read_reg_3394">64, 0, 64, 0</column>
<column name="add_ln12_reg_3429">7, 0, 7, 0</column>
<column name="add_ln13_reg_3462">7, 0, 7, 0</column>
<column name="add_ln18_1_reg_3505">13, 0, 13, 0</column>
<column name="add_ln21_reg_4347">7, 0, 7, 0</column>
<column name="add_ln35_10_reg_3920">11, 0, 11, 0</column>
<column name="add_ln35_2_reg_3692">9, 0, 9, 0</column>
<column name="add_ln35_4_reg_3745">10, 0, 10, 0</column>
<column name="add_ln35_5_reg_3771">10, 0, 10, 0</column>
<column name="add_ln35_7_reg_3845">11, 0, 11, 0</column>
<column name="add_ln35_8_reg_3870">11, 0, 11, 0</column>
<column name="add_ln35_9_reg_3895">11, 0, 11, 0</column>
<column name="ap_CS_fsm">177, 0, 177, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="aximm1_addr_read_reg_3470">512, 0, 512, 0</column>
<column name="aximm2_addr_read_reg_3480">512, 0, 512, 0</column>
<column name="empty_25_reg_1406">512, 0, 512, 0</column>
<column name="i_1_reg_1426">7, 0, 7, 0</column>
<column name="i_reg_1353">7, 0, 7, 0</column>
<column name="icmp_ln18_reg_3501">1, 0, 1, 0</column>
<column name="icmp_ln21_reg_3510">1, 0, 1, 0</column>
<column name="icmp_ln21_reg_3510_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln38_reg_3647">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_1415">13, 0, 13, 0</column>
<column name="j_1_reg_1437">7, 0, 7, 0</column>
<column name="j_reg_1364">7, 0, 7, 0</column>
<column name="or_ln_reg_4368">512, 0, 512, 0</column>
<column name="p_in_reg_1397">512, 0, 512, 0</column>
<column name="phi_ln38_reg_1448">480, 0, 480, 0</column>
<column name="reg_1476">32, 0, 32, 0</column>
<column name="reg_1482">32, 0, 32, 0</column>
<column name="reg_1488">32, 0, 32, 0</column>
<column name="reg_1494">32, 0, 32, 0</column>
<column name="reg_1500">32, 0, 32, 0</column>
<column name="reg_1505">32, 0, 32, 0</column>
<column name="reg_1510">32, 0, 32, 0</column>
<column name="reg_1515">32, 0, 32, 0</column>
<column name="reg_1520">32, 0, 32, 0</column>
<column name="reg_1526">32, 0, 32, 0</column>
<column name="reg_1532">32, 0, 32, 0</column>
<column name="reg_1538">32, 0, 32, 0</column>
<column name="reg_1544">32, 0, 32, 0</column>
<column name="reg_1550">32, 0, 32, 0</column>
<column name="reg_1556">32, 0, 32, 0</column>
<column name="reg_1562">32, 0, 32, 0</column>
<column name="reg_1568">32, 0, 32, 0</column>
<column name="reg_1574">32, 0, 32, 0</column>
<column name="reg_1580">32, 0, 32, 0</column>
<column name="reg_1587">32, 0, 32, 0</column>
<column name="reg_1594">32, 0, 32, 0</column>
<column name="reg_1600">32, 0, 32, 0</column>
<column name="reg_1606">32, 0, 32, 0</column>
<column name="reg_1612">32, 0, 32, 0</column>
<column name="reg_1619">32, 0, 32, 0</column>
<column name="reg_1625">32, 0, 32, 0</column>
<column name="reg_1632">32, 0, 32, 0</column>
<column name="reg_1638">32, 0, 32, 0</column>
<column name="reg_1645">32, 0, 32, 0</column>
<column name="select_ln18_1_reg_4352">480, 0, 480, 0</column>
<column name="select_ln18_2_reg_3556">7, 0, 7, 0</column>
<column name="select_ln18_reg_3515">7, 0, 7, 0</column>
<column name="select_ln38_reg_4373">480, 0, 480, 0</column>
<column name="shiftreg32_reg_1375">480, 0, 480, 0</column>
<column name="shiftreg34_reg_1386">480, 0, 480, 0</column>
<column name="tmp1_reg_4302">32, 0, 32, 0</column>
<column name="tmp49_reg_4358">32, 0, 32, 0</column>
<column name="tmp_1_cast_reg_3421">6, 0, 12, 6</column>
<column name="tmp_2_reg_3561">7, 0, 13, 6</column>
<column name="tmp_reg_4363">32, 0, 32, 0</column>
<column name="trunc_ln12_1_reg_3404">58, 0, 58, 0</column>
<column name="trunc_ln14_1_reg_3475">32, 0, 32, 0</column>
<column name="trunc_ln1_reg_3434">58, 0, 58, 0</column>
<column name="trunc_ln_reg_3399">58, 0, 58, 0</column>
<column name="zext_ln35_1_reg_4000">7, 0, 12, 5</column>
<column name="zext_ln35_2_reg_3662">7, 0, 9, 2</column>
<column name="zext_ln35_3_reg_3714">7, 0, 10, 3</column>
<column name="zext_ln35_4_reg_3812">7, 0, 11, 4</column>
<column name="icmp_ln18_reg_3501">64, 32, 1, 0</column>
<column name="icmp_ln38_reg_3647">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, mmult, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, mmult, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, mmult, return value</column>
<column name="m_axi_aximm1_AWVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WDATA">out, 512, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WSTRB">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WLAST">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RDATA">in, 512, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RLAST">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm2_AWVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLEN">out, 8, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WDATA">out, 512, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WSTRB">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WLAST">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLEN">out, 8, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RDATA">in, 512, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RLAST">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RUSER">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BUSER">in, 1, m_axi, aximm2, pointer</column>
</table>
</item>
</section>
</profile>
