
ftc_probe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089b8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08008b40  08008b40  00018b40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d38  08008d38  000200c8  2**0
                  CONTENTS
  4 .ARM          00000008  08008d38  08008d38  00018d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d40  08008d40  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d40  08008d40  00018d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d44  08008d44  00018d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08008d48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200c8  2**0
                  CONTENTS
 10 .bss          000007f4  200000c8  200000c8  000200c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200008bc  200008bc  000200c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f946  00000000  00000000  0002013b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002396  00000000  00000000  0002fa81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000db0  00000000  00000000  00031e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ad0  00000000  00000000  00032bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002171b  00000000  00000000  00033698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000114ea  00000000  00000000  00054db3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cbae7  00000000  00000000  0006629d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003f2c  00000000  00000000  00131d84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00135cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000c8 	.word	0x200000c8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008b28 	.word	0x08008b28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000cc 	.word	0x200000cc
 80001c4:	08008b28 	.word	0x08008b28

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b970 	b.w	8000e5c <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9e08      	ldr	r6, [sp, #32]
 8000b9a:	460d      	mov	r5, r1
 8000b9c:	4604      	mov	r4, r0
 8000b9e:	460f      	mov	r7, r1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d14a      	bne.n	8000c3a <__udivmoddi4+0xa6>
 8000ba4:	428a      	cmp	r2, r1
 8000ba6:	4694      	mov	ip, r2
 8000ba8:	d965      	bls.n	8000c76 <__udivmoddi4+0xe2>
 8000baa:	fab2 f382 	clz	r3, r2
 8000bae:	b143      	cbz	r3, 8000bc2 <__udivmoddi4+0x2e>
 8000bb0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bb4:	f1c3 0220 	rsb	r2, r3, #32
 8000bb8:	409f      	lsls	r7, r3
 8000bba:	fa20 f202 	lsr.w	r2, r0, r2
 8000bbe:	4317      	orrs	r7, r2
 8000bc0:	409c      	lsls	r4, r3
 8000bc2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000bc6:	fa1f f58c 	uxth.w	r5, ip
 8000bca:	fbb7 f1fe 	udiv	r1, r7, lr
 8000bce:	0c22      	lsrs	r2, r4, #16
 8000bd0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000bd4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000bd8:	fb01 f005 	mul.w	r0, r1, r5
 8000bdc:	4290      	cmp	r0, r2
 8000bde:	d90a      	bls.n	8000bf6 <__udivmoddi4+0x62>
 8000be0:	eb1c 0202 	adds.w	r2, ip, r2
 8000be4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000be8:	f080 811c 	bcs.w	8000e24 <__udivmoddi4+0x290>
 8000bec:	4290      	cmp	r0, r2
 8000bee:	f240 8119 	bls.w	8000e24 <__udivmoddi4+0x290>
 8000bf2:	3902      	subs	r1, #2
 8000bf4:	4462      	add	r2, ip
 8000bf6:	1a12      	subs	r2, r2, r0
 8000bf8:	b2a4      	uxth	r4, r4
 8000bfa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bfe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c02:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c06:	fb00 f505 	mul.w	r5, r0, r5
 8000c0a:	42a5      	cmp	r5, r4
 8000c0c:	d90a      	bls.n	8000c24 <__udivmoddi4+0x90>
 8000c0e:	eb1c 0404 	adds.w	r4, ip, r4
 8000c12:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c16:	f080 8107 	bcs.w	8000e28 <__udivmoddi4+0x294>
 8000c1a:	42a5      	cmp	r5, r4
 8000c1c:	f240 8104 	bls.w	8000e28 <__udivmoddi4+0x294>
 8000c20:	4464      	add	r4, ip
 8000c22:	3802      	subs	r0, #2
 8000c24:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c28:	1b64      	subs	r4, r4, r5
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	b11e      	cbz	r6, 8000c36 <__udivmoddi4+0xa2>
 8000c2e:	40dc      	lsrs	r4, r3
 8000c30:	2300      	movs	r3, #0
 8000c32:	e9c6 4300 	strd	r4, r3, [r6]
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d908      	bls.n	8000c50 <__udivmoddi4+0xbc>
 8000c3e:	2e00      	cmp	r6, #0
 8000c40:	f000 80ed 	beq.w	8000e1e <__udivmoddi4+0x28a>
 8000c44:	2100      	movs	r1, #0
 8000c46:	e9c6 0500 	strd	r0, r5, [r6]
 8000c4a:	4608      	mov	r0, r1
 8000c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c50:	fab3 f183 	clz	r1, r3
 8000c54:	2900      	cmp	r1, #0
 8000c56:	d149      	bne.n	8000cec <__udivmoddi4+0x158>
 8000c58:	42ab      	cmp	r3, r5
 8000c5a:	d302      	bcc.n	8000c62 <__udivmoddi4+0xce>
 8000c5c:	4282      	cmp	r2, r0
 8000c5e:	f200 80f8 	bhi.w	8000e52 <__udivmoddi4+0x2be>
 8000c62:	1a84      	subs	r4, r0, r2
 8000c64:	eb65 0203 	sbc.w	r2, r5, r3
 8000c68:	2001      	movs	r0, #1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	2e00      	cmp	r6, #0
 8000c6e:	d0e2      	beq.n	8000c36 <__udivmoddi4+0xa2>
 8000c70:	e9c6 4700 	strd	r4, r7, [r6]
 8000c74:	e7df      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000c76:	b902      	cbnz	r2, 8000c7a <__udivmoddi4+0xe6>
 8000c78:	deff      	udf	#255	; 0xff
 8000c7a:	fab2 f382 	clz	r3, r2
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f040 8090 	bne.w	8000da4 <__udivmoddi4+0x210>
 8000c84:	1a8a      	subs	r2, r1, r2
 8000c86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c8a:	fa1f fe8c 	uxth.w	lr, ip
 8000c8e:	2101      	movs	r1, #1
 8000c90:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c94:	fb07 2015 	mls	r0, r7, r5, r2
 8000c98:	0c22      	lsrs	r2, r4, #16
 8000c9a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c9e:	fb0e f005 	mul.w	r0, lr, r5
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x124>
 8000ca6:	eb1c 0202 	adds.w	r2, ip, r2
 8000caa:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x122>
 8000cb0:	4290      	cmp	r0, r2
 8000cb2:	f200 80cb 	bhi.w	8000e4c <__udivmoddi4+0x2b8>
 8000cb6:	4645      	mov	r5, r8
 8000cb8:	1a12      	subs	r2, r2, r0
 8000cba:	b2a4      	uxth	r4, r4
 8000cbc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cc0:	fb07 2210 	mls	r2, r7, r0, r2
 8000cc4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cc8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ccc:	45a6      	cmp	lr, r4
 8000cce:	d908      	bls.n	8000ce2 <__udivmoddi4+0x14e>
 8000cd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	d202      	bcs.n	8000ce0 <__udivmoddi4+0x14c>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f200 80bb 	bhi.w	8000e56 <__udivmoddi4+0x2c2>
 8000ce0:	4610      	mov	r0, r2
 8000ce2:	eba4 040e 	sub.w	r4, r4, lr
 8000ce6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cea:	e79f      	b.n	8000c2c <__udivmoddi4+0x98>
 8000cec:	f1c1 0720 	rsb	r7, r1, #32
 8000cf0:	408b      	lsls	r3, r1
 8000cf2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cf6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cfa:	fa05 f401 	lsl.w	r4, r5, r1
 8000cfe:	fa20 f307 	lsr.w	r3, r0, r7
 8000d02:	40fd      	lsrs	r5, r7
 8000d04:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d08:	4323      	orrs	r3, r4
 8000d0a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	fb09 5518 	mls	r5, r9, r8, r5
 8000d16:	0c1c      	lsrs	r4, r3, #16
 8000d18:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d1c:	fb08 f50e 	mul.w	r5, r8, lr
 8000d20:	42a5      	cmp	r5, r4
 8000d22:	fa02 f201 	lsl.w	r2, r2, r1
 8000d26:	fa00 f001 	lsl.w	r0, r0, r1
 8000d2a:	d90b      	bls.n	8000d44 <__udivmoddi4+0x1b0>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d34:	f080 8088 	bcs.w	8000e48 <__udivmoddi4+0x2b4>
 8000d38:	42a5      	cmp	r5, r4
 8000d3a:	f240 8085 	bls.w	8000e48 <__udivmoddi4+0x2b4>
 8000d3e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d42:	4464      	add	r4, ip
 8000d44:	1b64      	subs	r4, r4, r5
 8000d46:	b29d      	uxth	r5, r3
 8000d48:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d4c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d50:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d54:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x1da>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d64:	d26c      	bcs.n	8000e40 <__udivmoddi4+0x2ac>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	d96a      	bls.n	8000e40 <__udivmoddi4+0x2ac>
 8000d6a:	3b02      	subs	r3, #2
 8000d6c:	4464      	add	r4, ip
 8000d6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d72:	fba3 9502 	umull	r9, r5, r3, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	42ac      	cmp	r4, r5
 8000d7c:	46c8      	mov	r8, r9
 8000d7e:	46ae      	mov	lr, r5
 8000d80:	d356      	bcc.n	8000e30 <__udivmoddi4+0x29c>
 8000d82:	d053      	beq.n	8000e2c <__udivmoddi4+0x298>
 8000d84:	b156      	cbz	r6, 8000d9c <__udivmoddi4+0x208>
 8000d86:	ebb0 0208 	subs.w	r2, r0, r8
 8000d8a:	eb64 040e 	sbc.w	r4, r4, lr
 8000d8e:	fa04 f707 	lsl.w	r7, r4, r7
 8000d92:	40ca      	lsrs	r2, r1
 8000d94:	40cc      	lsrs	r4, r1
 8000d96:	4317      	orrs	r7, r2
 8000d98:	e9c6 7400 	strd	r7, r4, [r6]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	2100      	movs	r1, #0
 8000da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da4:	f1c3 0120 	rsb	r1, r3, #32
 8000da8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000dac:	fa20 f201 	lsr.w	r2, r0, r1
 8000db0:	fa25 f101 	lsr.w	r1, r5, r1
 8000db4:	409d      	lsls	r5, r3
 8000db6:	432a      	orrs	r2, r5
 8000db8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dbc:	fa1f fe8c 	uxth.w	lr, ip
 8000dc0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc4:	fb07 1510 	mls	r5, r7, r0, r1
 8000dc8:	0c11      	lsrs	r1, r2, #16
 8000dca:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dce:	fb00 f50e 	mul.w	r5, r0, lr
 8000dd2:	428d      	cmp	r5, r1
 8000dd4:	fa04 f403 	lsl.w	r4, r4, r3
 8000dd8:	d908      	bls.n	8000dec <__udivmoddi4+0x258>
 8000dda:	eb1c 0101 	adds.w	r1, ip, r1
 8000dde:	f100 38ff 	add.w	r8, r0, #4294967295
 8000de2:	d22f      	bcs.n	8000e44 <__udivmoddi4+0x2b0>
 8000de4:	428d      	cmp	r5, r1
 8000de6:	d92d      	bls.n	8000e44 <__udivmoddi4+0x2b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4461      	add	r1, ip
 8000dec:	1b49      	subs	r1, r1, r5
 8000dee:	b292      	uxth	r2, r2
 8000df0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000df4:	fb07 1115 	mls	r1, r7, r5, r1
 8000df8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dfc:	fb05 f10e 	mul.w	r1, r5, lr
 8000e00:	4291      	cmp	r1, r2
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x282>
 8000e04:	eb1c 0202 	adds.w	r2, ip, r2
 8000e08:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e0c:	d216      	bcs.n	8000e3c <__udivmoddi4+0x2a8>
 8000e0e:	4291      	cmp	r1, r2
 8000e10:	d914      	bls.n	8000e3c <__udivmoddi4+0x2a8>
 8000e12:	3d02      	subs	r5, #2
 8000e14:	4462      	add	r2, ip
 8000e16:	1a52      	subs	r2, r2, r1
 8000e18:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e1c:	e738      	b.n	8000c90 <__udivmoddi4+0xfc>
 8000e1e:	4631      	mov	r1, r6
 8000e20:	4630      	mov	r0, r6
 8000e22:	e708      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000e24:	4639      	mov	r1, r7
 8000e26:	e6e6      	b.n	8000bf6 <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e6fb      	b.n	8000c24 <__udivmoddi4+0x90>
 8000e2c:	4548      	cmp	r0, r9
 8000e2e:	d2a9      	bcs.n	8000d84 <__udivmoddi4+0x1f0>
 8000e30:	ebb9 0802 	subs.w	r8, r9, r2
 8000e34:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e38:	3b01      	subs	r3, #1
 8000e3a:	e7a3      	b.n	8000d84 <__udivmoddi4+0x1f0>
 8000e3c:	4645      	mov	r5, r8
 8000e3e:	e7ea      	b.n	8000e16 <__udivmoddi4+0x282>
 8000e40:	462b      	mov	r3, r5
 8000e42:	e794      	b.n	8000d6e <__udivmoddi4+0x1da>
 8000e44:	4640      	mov	r0, r8
 8000e46:	e7d1      	b.n	8000dec <__udivmoddi4+0x258>
 8000e48:	46d0      	mov	r8, sl
 8000e4a:	e77b      	b.n	8000d44 <__udivmoddi4+0x1b0>
 8000e4c:	3d02      	subs	r5, #2
 8000e4e:	4462      	add	r2, ip
 8000e50:	e732      	b.n	8000cb8 <__udivmoddi4+0x124>
 8000e52:	4608      	mov	r0, r1
 8000e54:	e70a      	b.n	8000c6c <__udivmoddi4+0xd8>
 8000e56:	4464      	add	r4, ip
 8000e58:	3802      	subs	r0, #2
 8000e5a:	e742      	b.n	8000ce2 <__udivmoddi4+0x14e>

08000e5c <__aeabi_idiv0>:
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop

08000e60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	607b      	str	r3, [r7, #4]
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <MX_DMA_Init+0x3c>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6e:	4a0b      	ldr	r2, [pc, #44]	; (8000e9c <MX_DMA_Init+0x3c>)
 8000e70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e74:	6313      	str	r3, [r2, #48]	; 0x30
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <MX_DMA_Init+0x3c>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e7e:	607b      	str	r3, [r7, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2100      	movs	r1, #0
 8000e86:	203a      	movs	r0, #58	; 0x3a
 8000e88:	f003 f9bf 	bl	800420a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000e8c:	203a      	movs	r0, #58	; 0x3a
 8000e8e:	f003 f9d8 	bl	8004242 <HAL_NVIC_EnableIRQ>

}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40023800 	.word	0x40023800

08000ea0 <MX_GPIO_Init>:
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08c      	sub	sp, #48	; 0x30
 8000ea4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	f107 031c 	add.w	r3, r7, #28
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61bb      	str	r3, [r7, #24]
 8000eba:	4bb0      	ldr	r3, [pc, #704]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	4aaf      	ldr	r2, [pc, #700]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000ec0:	f043 0310 	orr.w	r3, r3, #16
 8000ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec6:	4bad      	ldr	r3, [pc, #692]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	f003 0310 	and.w	r3, r3, #16
 8000ece:	61bb      	str	r3, [r7, #24]
 8000ed0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	4ba9      	ldr	r3, [pc, #676]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eda:	4aa8      	ldr	r2, [pc, #672]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000edc:	f043 0304 	orr.w	r3, r3, #4
 8000ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee2:	4ba6      	ldr	r3, [pc, #664]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	f003 0304 	and.w	r3, r3, #4
 8000eea:	617b      	str	r3, [r7, #20]
 8000eec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	4ba2      	ldr	r3, [pc, #648]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	4aa1      	ldr	r2, [pc, #644]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000ef8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000efc:	6313      	str	r3, [r2, #48]	; 0x30
 8000efe:	4b9f      	ldr	r3, [pc, #636]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4b9b      	ldr	r3, [pc, #620]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	4a9a      	ldr	r2, [pc, #616]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1a:	4b98      	ldr	r3, [pc, #608]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	f003 0301 	and.w	r3, r3, #1
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	4b94      	ldr	r3, [pc, #592]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	4a93      	ldr	r2, [pc, #588]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f30:	f043 0302 	orr.w	r3, r3, #2
 8000f34:	6313      	str	r3, [r2, #48]	; 0x30
 8000f36:	4b91      	ldr	r3, [pc, #580]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	f003 0302 	and.w	r3, r3, #2
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	4b8d      	ldr	r3, [pc, #564]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	4a8c      	ldr	r2, [pc, #560]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f4c:	f043 0308 	orr.w	r3, r3, #8
 8000f50:	6313      	str	r3, [r2, #48]	; 0x30
 8000f52:	4b8a      	ldr	r3, [pc, #552]	; (800117c <MX_GPIO_Init+0x2dc>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	f003 0308 	and.w	r3, r3, #8
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, dig_pin3_inverse_Pin|CS_I2C_SPI_Pin|dig_pin1_inverse_Pin|dig_pin3_Pin
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f245 418c 	movw	r1, #21644	; 0x548c
 8000f64:	4886      	ldr	r0, [pc, #536]	; (8001180 <MX_GPIO_Init+0x2e0>)
 8000f66:	f003 ff25 	bl	8004db4 <HAL_GPIO_WritePin>
                          |dig_pin5_Pin|dig_pin4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, dig_pin1_Pin|dig_pin2_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000f70:	4884      	ldr	r0, [pc, #528]	; (8001184 <MX_GPIO_Init+0x2e4>)
 8000f72:	f003 ff1f 	bl	8004db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2101      	movs	r1, #1
 8000f7a:	4882      	ldr	r0, [pc, #520]	; (8001184 <MX_GPIO_Init+0x2e4>)
 8000f7c:	f003 ff1a 	bl	8004db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, dig_pin4_inverse_Pin|dig_pin2_inverse_Pin, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000f86:	4880      	ldr	r0, [pc, #512]	; (8001188 <MX_GPIO_Init+0x2e8>)
 8000f88:	f003 ff14 	bl	8004db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = dig_pin3_inverse_Pin|dig_pin1_inverse_Pin|dig_pin3_Pin|dig_pin4_Pin;
 8000f8c:	f244 4384 	movw	r3, #17540	; 0x4484
 8000f90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f96:	2301      	movs	r3, #1
 8000f98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f9e:	f107 031c 	add.w	r3, r7, #28
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4876      	ldr	r0, [pc, #472]	; (8001180 <MX_GPIO_Init+0x2e0>)
 8000fa6:	f003 fd69 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|dig_pin5_Pin;
 8000faa:	f241 0308 	movw	r3, #4104	; 0x1008
 8000fae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fbc:	f107 031c 	add.w	r3, r7, #28
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	486f      	ldr	r0, [pc, #444]	; (8001180 <MX_GPIO_Init+0x2e0>)
 8000fc4:	f003 fd5a 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = omron_2_Pin;
 8000fc8:	2310      	movs	r3, #16
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(omron_2_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 031c 	add.w	r3, r7, #28
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4869      	ldr	r0, [pc, #420]	; (8001180 <MX_GPIO_Init+0x2e0>)
 8000fdc:	f003 fd4e 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = dig_pin1_Pin|dig_pin2_Pin;
 8000fe0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff2:	f107 031c 	add.w	r3, r7, #28
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4862      	ldr	r0, [pc, #392]	; (8001184 <MX_GPIO_Init+0x2e4>)
 8000ffa:	f003 fd3f 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000ffe:	2301      	movs	r3, #1
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001002:	2301      	movs	r3, #1
 8001004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100a:	2300      	movs	r3, #0
 800100c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800100e:	f107 031c 	add.w	r3, r7, #28
 8001012:	4619      	mov	r1, r3
 8001014:	485b      	ldr	r0, [pc, #364]	; (8001184 <MX_GPIO_Init+0x2e4>)
 8001016:	f003 fd31 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800101a:	2308      	movs	r3, #8
 800101c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800102a:	2305      	movs	r3, #5
 800102c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	4619      	mov	r1, r3
 8001034:	4853      	ldr	r0, [pc, #332]	; (8001184 <MX_GPIO_Init+0x2e4>)
 8001036:	f003 fd21 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800103a:	2301      	movs	r3, #1
 800103c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800103e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001042:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001048:	f107 031c 	add.w	r3, r7, #28
 800104c:	4619      	mov	r1, r3
 800104e:	484f      	ldr	r0, [pc, #316]	; (800118c <MX_GPIO_Init+0x2ec>)
 8001050:	f003 fd14 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001054:	2310      	movs	r3, #16
 8001056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001064:	2306      	movs	r3, #6
 8001066:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001068:	f107 031c 	add.w	r3, r7, #28
 800106c:	4619      	mov	r1, r3
 800106e:	4847      	ldr	r0, [pc, #284]	; (800118c <MX_GPIO_Init+0x2ec>)
 8001070:	f003 fd04 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 8001074:	2320      	movs	r3, #32
 8001076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001078:	2302      	movs	r3, #2
 800107a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001084:	2305      	movs	r3, #5
 8001086:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 8001088:	f107 031c 	add.w	r3, r7, #28
 800108c:	4619      	mov	r1, r3
 800108e:	483f      	ldr	r0, [pc, #252]	; (800118c <MX_GPIO_Init+0x2ec>)
 8001090:	f003 fcf4 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001094:	2304      	movs	r3, #4
 8001096:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001098:	2300      	movs	r3, #0
 800109a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80010a0:	f107 031c 	add.w	r3, r7, #28
 80010a4:	4619      	mov	r1, r3
 80010a6:	4838      	ldr	r0, [pc, #224]	; (8001188 <MX_GPIO_Init+0x2e8>)
 80010a8:	f003 fce8 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80010ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b2:	2300      	movs	r3, #0
 80010b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	4619      	mov	r1, r3
 80010c0:	4832      	ldr	r0, [pc, #200]	; (800118c <MX_GPIO_Init+0x2ec>)
 80010c2:	f003 fcdb 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80010c6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80010ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010cc:	2302      	movs	r3, #2
 80010ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010d8:	230a      	movs	r3, #10
 80010da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	4619      	mov	r1, r3
 80010e2:	482a      	ldr	r0, [pc, #168]	; (800118c <MX_GPIO_Init+0x2ec>)
 80010e4:	f003 fcca 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_SD_Pin;
 80010e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ee:	2302      	movs	r3, #2
 80010f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f6:	2300      	movs	r3, #0
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010fa:	2306      	movs	r3, #6
 80010fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SD_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 031c 	add.w	r3, r7, #28
 8001102:	4619      	mov	r1, r3
 8001104:	481f      	ldr	r0, [pc, #124]	; (8001184 <MX_GPIO_Init+0x2e4>)
 8001106:	f003 fcb9 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = limit_switch_1_Pin|limit_switch_2_Pin|limit_switch_3_Pin;
 800110a:	2307      	movs	r3, #7
 800110c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110e:	2300      	movs	r3, #0
 8001110:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001112:	2302      	movs	r3, #2
 8001114:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001116:	f107 031c 	add.w	r3, r7, #28
 800111a:	4619      	mov	r1, r3
 800111c:	481c      	ldr	r0, [pc, #112]	; (8001190 <MX_GPIO_Init+0x2f0>)
 800111e:	f003 fcad 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = omron_1_Pin;
 8001122:	2308      	movs	r3, #8
 8001124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001126:	2300      	movs	r3, #0
 8001128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800112a:	2301      	movs	r3, #1
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(omron_1_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	4619      	mov	r1, r3
 8001134:	4816      	ldr	r0, [pc, #88]	; (8001190 <MX_GPIO_Init+0x2f0>)
 8001136:	f003 fca1 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = dig_pin4_inverse_Pin|dig_pin2_inverse_Pin;
 800113a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800113e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001144:	2301      	movs	r3, #1
 8001146:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001148:	2300      	movs	r3, #0
 800114a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114c:	f107 031c 	add.w	r3, r7, #28
 8001150:	4619      	mov	r1, r3
 8001152:	480d      	ldr	r0, [pc, #52]	; (8001188 <MX_GPIO_Init+0x2e8>)
 8001154:	f003 fc92 	bl	8004a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001158:	2302      	movs	r3, #2
 800115a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800115c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001160:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001166:	f107 031c 	add.w	r3, r7, #28
 800116a:	4619      	mov	r1, r3
 800116c:	4804      	ldr	r0, [pc, #16]	; (8001180 <MX_GPIO_Init+0x2e0>)
 800116e:	f003 fc85 	bl	8004a7c <HAL_GPIO_Init>

}
 8001172:	bf00      	nop
 8001174:	3730      	adds	r7, #48	; 0x30
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800
 8001180:	40021000 	.word	0x40021000
 8001184:	40020800 	.word	0x40020800
 8001188:	40020400 	.word	0x40020400
 800118c:	40020000 	.word	0x40020000
 8001190:	40020c00 	.word	0x40020c00
 8001194:	00000000 	.word	0x00000000

08001198 <Move_robot_coordinates_X_Y_W>:
		break;


	}
}
void Move_robot_coordinates_X_Y_W(float speed_v,float speed_w,float x_target,float y_target,float fi_target){
 8001198:	b5b0      	push	{r4, r5, r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af04      	add	r7, sp, #16
 800119e:	ed87 0a05 	vstr	s0, [r7, #20]
 80011a2:	edc7 0a04 	vstr	s1, [r7, #16]
 80011a6:	ed87 1a03 	vstr	s2, [r7, #12]
 80011aa:	edc7 1a02 	vstr	s3, [r7, #8]
 80011ae:	ed87 2a01 	vstr	s4, [r7, #4]
	V = speed_v;
 80011b2:	4aa1      	ldr	r2, [pc, #644]	; (8001438 <Move_robot_coordinates_X_Y_W+0x2a0>)
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	6013      	str	r3, [r2, #0]
	W = speed_w;
 80011b8:	4aa0      	ldr	r2, [pc, #640]	; (800143c <Move_robot_coordinates_X_Y_W+0x2a4>)
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	6013      	str	r3, [r2, #0]
	quest_xy[0][0] = x_target;
 80011be:	4aa0      	ldr	r2, [pc, #640]	; (8001440 <Move_robot_coordinates_X_Y_W+0x2a8>)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	6013      	str	r3, [r2, #0]
	quest_xy[0][1] = y_target;
 80011c4:	4a9e      	ldr	r2, [pc, #632]	; (8001440 <Move_robot_coordinates_X_Y_W+0x2a8>)
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	6053      	str	r3, [r2, #4]
	quest_FI = fi_target;
 80011ca:	4a9e      	ldr	r2, [pc, #632]	; (8001444 <Move_robot_coordinates_X_Y_W+0x2ac>)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6013      	str	r3, [r2, #0]
	convert_xy_UV[0][0]=cos(fi);
 80011d0:	4b9d      	ldr	r3, [pc, #628]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f95b 	bl	8000490 <__aeabi_f2d>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	ec43 2b10 	vmov	d0, r2, r3
 80011e2:	f006 fbe9 	bl	80079b8 <cos>
 80011e6:	ec53 2b10 	vmov	r2, r3, d0
 80011ea:	4610      	mov	r0, r2
 80011ec:	4619      	mov	r1, r3
 80011ee:	f7ff fc69 	bl	8000ac4 <__aeabi_d2f>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4a95      	ldr	r2, [pc, #596]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 80011f6:	6013      	str	r3, [r2, #0]
	convert_xy_UV[0][1]=sin(fi);
 80011f8:	4b93      	ldr	r3, [pc, #588]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f947 	bl	8000490 <__aeabi_f2d>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	ec43 2b10 	vmov	d0, r2, r3
 800120a:	f006 fc29 	bl	8007a60 <sin>
 800120e:	ec53 2b10 	vmov	r2, r3, d0
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fc55 	bl	8000ac4 <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	4a8b      	ldr	r2, [pc, #556]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 800121e:	6053      	str	r3, [r2, #4]
	convert_xy_UV[0][2]=0;
 8001220:	4b8a      	ldr	r3, [pc, #552]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 8001222:	f04f 0200 	mov.w	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
	convert_xy_UV[1][0]=-sin(fi);
 8001228:	4b87      	ldr	r3, [pc, #540]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f92f 	bl	8000490 <__aeabi_f2d>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	ec43 2b10 	vmov	d0, r2, r3
 800123a:	f006 fc11 	bl	8007a60 <sin>
 800123e:	ec53 2b10 	vmov	r2, r3, d0
 8001242:	4610      	mov	r0, r2
 8001244:	4619      	mov	r1, r3
 8001246:	f7ff fc3d 	bl	8000ac4 <__aeabi_d2f>
 800124a:	4603      	mov	r3, r0
 800124c:	ee07 3a90 	vmov	s15, r3
 8001250:	eef1 7a67 	vneg.f32	s15, s15
 8001254:	4b7d      	ldr	r3, [pc, #500]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 8001256:	edc3 7a03 	vstr	s15, [r3, #12]
	convert_xy_UV[1][1]=cos(fi);
 800125a:	4b7b      	ldr	r3, [pc, #492]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f916 	bl	8000490 <__aeabi_f2d>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	ec43 2b10 	vmov	d0, r2, r3
 800126c:	f006 fba4 	bl	80079b8 <cos>
 8001270:	ec53 2b10 	vmov	r2, r3, d0
 8001274:	4610      	mov	r0, r2
 8001276:	4619      	mov	r1, r3
 8001278:	f7ff fc24 	bl	8000ac4 <__aeabi_d2f>
 800127c:	4603      	mov	r3, r0
 800127e:	4a73      	ldr	r2, [pc, #460]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 8001280:	6113      	str	r3, [r2, #16]
	convert_xy_UV[1][2]=0;
 8001282:	4b72      	ldr	r3, [pc, #456]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	615a      	str	r2, [r3, #20]
	convert_xy_UV[2][0]=position_x;
 800128a:	4b71      	ldr	r3, [pc, #452]	; (8001450 <Move_robot_coordinates_X_Y_W+0x2b8>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a6f      	ldr	r2, [pc, #444]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 8001290:	6193      	str	r3, [r2, #24]
	convert_xy_UV[2][1]=position_y;
 8001292:	4b70      	ldr	r3, [pc, #448]	; (8001454 <Move_robot_coordinates_X_Y_W+0x2bc>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a6d      	ldr	r2, [pc, #436]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 8001298:	61d3      	str	r3, [r2, #28]
	convert_xy_UV[2][2]=1;
 800129a:	4b6c      	ldr	r3, [pc, #432]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 800129c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80012a0:	621a      	str	r2, [r3, #32]
	matrixInverse(&convert_xy_UV[0][0],3,&inverse_converte_xy_UV[0][0]);
 80012a2:	4a6d      	ldr	r2, [pc, #436]	; (8001458 <Move_robot_coordinates_X_Y_W+0x2c0>)
 80012a4:	2103      	movs	r1, #3
 80012a6:	4869      	ldr	r0, [pc, #420]	; (800144c <Move_robot_coordinates_X_Y_W+0x2b4>)
 80012a8:	f001 f9ea 	bl	8002680 <matrixInverse>
	matrixMultiplyM2M(&quest_xy[0][0],1,3,&inverse_converte_xy_UV[0][0],3,3,&quest_UV[0][0]);
 80012ac:	4b6b      	ldr	r3, [pc, #428]	; (800145c <Move_robot_coordinates_X_Y_W+0x2c4>)
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	2303      	movs	r3, #3
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	2303      	movs	r3, #3
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	4b67      	ldr	r3, [pc, #412]	; (8001458 <Move_robot_coordinates_X_Y_W+0x2c0>)
 80012ba:	2203      	movs	r2, #3
 80012bc:	2101      	movs	r1, #1
 80012be:	4860      	ldr	r0, [pc, #384]	; (8001440 <Move_robot_coordinates_X_Y_W+0x2a8>)
 80012c0:	f001 f810 	bl	80022e4 <matrixMultiplyM2M>
	gipotinus =  sqrtf((quest_UV[0][0]*quest_UV[0][0])+(quest_UV[0][1]*quest_UV[0][1]) );
 80012c4:	4b65      	ldr	r3, [pc, #404]	; (800145c <Move_robot_coordinates_X_Y_W+0x2c4>)
 80012c6:	ed93 7a00 	vldr	s14, [r3]
 80012ca:	4b64      	ldr	r3, [pc, #400]	; (800145c <Move_robot_coordinates_X_Y_W+0x2c4>)
 80012cc:	edd3 7a00 	vldr	s15, [r3]
 80012d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012d4:	4b61      	ldr	r3, [pc, #388]	; (800145c <Move_robot_coordinates_X_Y_W+0x2c4>)
 80012d6:	edd3 6a01 	vldr	s13, [r3, #4]
 80012da:	4b60      	ldr	r3, [pc, #384]	; (800145c <Move_robot_coordinates_X_Y_W+0x2c4>)
 80012dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80012e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012e8:	eeb0 0a67 	vmov.f32	s0, s15
 80012ec:	f006 fc10 	bl	8007b10 <sqrtf>
 80012f0:	eef0 7a40 	vmov.f32	s15, s0
 80012f4:	4b5a      	ldr	r3, [pc, #360]	; (8001460 <Move_robot_coordinates_X_Y_W+0x2c8>)
 80012f6:	edc3 7a00 	vstr	s15, [r3]
	distante = gipotinus;
 80012fa:	4b59      	ldr	r3, [pc, #356]	; (8001460 <Move_robot_coordinates_X_Y_W+0x2c8>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a59      	ldr	r2, [pc, #356]	; (8001464 <Move_robot_coordinates_X_Y_W+0x2cc>)
 8001300:	6013      	str	r3, [r2, #0]
	 if(fi>=(2*pi)) fi = fi-2*pi;
 8001302:	4b51      	ldr	r3, [pc, #324]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff f8c2 	bl	8000490 <__aeabi_f2d>
 800130c:	a346      	add	r3, pc, #280	; (adr r3, 8001428 <Move_robot_coordinates_X_Y_W+0x290>)
 800130e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001312:	f7ff fb9b 	bl	8000a4c <__aeabi_dcmpge>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d012      	beq.n	8001342 <Move_robot_coordinates_X_Y_W+0x1aa>
 800131c:	4b4a      	ldr	r3, [pc, #296]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f8b5 	bl	8000490 <__aeabi_f2d>
 8001326:	a340      	add	r3, pc, #256	; (adr r3, 8001428 <Move_robot_coordinates_X_Y_W+0x290>)
 8001328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132c:	f7fe ff50 	bl	80001d0 <__aeabi_dsub>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4610      	mov	r0, r2
 8001336:	4619      	mov	r1, r3
 8001338:	f7ff fbc4 	bl	8000ac4 <__aeabi_d2f>
 800133c:	4603      	mov	r3, r0
 800133e:	4a42      	ldr	r2, [pc, #264]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 8001340:	6013      	str	r3, [r2, #0]
	 if(fi<0.0)	 fi = fi+2*pi;
 8001342:	4b41      	ldr	r3, [pc, #260]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800134c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001350:	d512      	bpl.n	8001378 <Move_robot_coordinates_X_Y_W+0x1e0>
 8001352:	4b3d      	ldr	r3, [pc, #244]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f89a 	bl	8000490 <__aeabi_f2d>
 800135c:	a332      	add	r3, pc, #200	; (adr r3, 8001428 <Move_robot_coordinates_X_Y_W+0x290>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	f7fe ff37 	bl	80001d4 <__adddf3>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fba9 	bl	8000ac4 <__aeabi_d2f>
 8001372:	4603      	mov	r3, r0
 8001374:	4a34      	ldr	r2, [pc, #208]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 8001376:	6013      	str	r3, [r2, #0]
	 if(quest_FI>fi){
 8001378:	4b32      	ldr	r3, [pc, #200]	; (8001444 <Move_robot_coordinates_X_Y_W+0x2ac>)
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	4b32      	ldr	r3, [pc, #200]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138c:	dd70      	ble.n	8001470 <Move_robot_coordinates_X_Y_W+0x2d8>
		 if((quest_FI-fi)>pi){
 800138e:	4b2d      	ldr	r3, [pc, #180]	; (8001444 <Move_robot_coordinates_X_Y_W+0x2ac>)
 8001390:	ed93 7a00 	vldr	s14, [r3]
 8001394:	4b2c      	ldr	r3, [pc, #176]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 8001396:	edd3 7a00 	vldr	s15, [r3]
 800139a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800139e:	ee17 0a90 	vmov	r0, s15
 80013a2:	f7ff f875 	bl	8000490 <__aeabi_f2d>
 80013a6:	a322      	add	r3, pc, #136	; (adr r3, 8001430 <Move_robot_coordinates_X_Y_W+0x298>)
 80013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ac:	f7ff fb58 	bl	8000a60 <__aeabi_dcmpgt>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d027      	beq.n	8001406 <Move_robot_coordinates_X_Y_W+0x26e>
			delta_fi = (2*pi-quest_FI+fi);
 80013b6:	4b23      	ldr	r3, [pc, #140]	; (8001444 <Move_robot_coordinates_X_Y_W+0x2ac>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f868 	bl	8000490 <__aeabi_f2d>
 80013c0:	4602      	mov	r2, r0
 80013c2:	460b      	mov	r3, r1
 80013c4:	a118      	add	r1, pc, #96	; (adr r1, 8001428 <Move_robot_coordinates_X_Y_W+0x290>)
 80013c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013ca:	f7fe ff01 	bl	80001d0 <__aeabi_dsub>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4614      	mov	r4, r2
 80013d4:	461d      	mov	r5, r3
 80013d6:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff f858 	bl	8000490 <__aeabi_f2d>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4620      	mov	r0, r4
 80013e6:	4629      	mov	r1, r5
 80013e8:	f7fe fef4 	bl	80001d4 <__adddf3>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4610      	mov	r0, r2
 80013f2:	4619      	mov	r1, r3
 80013f4:	f7ff fb66 	bl	8000ac4 <__aeabi_d2f>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4a1b      	ldr	r2, [pc, #108]	; (8001468 <Move_robot_coordinates_X_Y_W+0x2d0>)
 80013fc:	6013      	str	r3, [r2, #0]
			flaging = 1;
 80013fe:	4b1b      	ldr	r3, [pc, #108]	; (800146c <Move_robot_coordinates_X_Y_W+0x2d4>)
 8001400:	2201      	movs	r2, #1
 8001402:	701a      	strb	r2, [r3, #0]
 8001404:	e3a0      	b.n	8001b48 <Move_robot_coordinates_X_Y_W+0x9b0>
		 }
		 else {

			 delta_fi = (quest_FI - fi);
 8001406:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <Move_robot_coordinates_X_Y_W+0x2ac>)
 8001408:	ed93 7a00 	vldr	s14, [r3]
 800140c:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <Move_robot_coordinates_X_Y_W+0x2b0>)
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001416:	4b14      	ldr	r3, [pc, #80]	; (8001468 <Move_robot_coordinates_X_Y_W+0x2d0>)
 8001418:	edc3 7a00 	vstr	s15, [r3]
			 flaging = 2;
 800141c:	4b13      	ldr	r3, [pc, #76]	; (800146c <Move_robot_coordinates_X_Y_W+0x2d4>)
 800141e:	2202      	movs	r2, #2
 8001420:	701a      	strb	r2, [r3, #0]
 8001422:	e391      	b.n	8001b48 <Move_robot_coordinates_X_Y_W+0x9b0>
 8001424:	f3af 8000 	nop.w
 8001428:	54442d18 	.word	0x54442d18
 800142c:	401921fb 	.word	0x401921fb
 8001430:	54442d18 	.word	0x54442d18
 8001434:	400921fb 	.word	0x400921fb
 8001438:	20000060 	.word	0x20000060
 800143c:	20000064 	.word	0x20000064
 8001440:	20000238 	.word	0x20000238
 8001444:	2000029c 	.word	0x2000029c
 8001448:	20000068 	.word	0x20000068
 800144c:	20000250 	.word	0x20000250
 8001450:	200003bc 	.word	0x200003bc
 8001454:	200003c0 	.word	0x200003c0
 8001458:	20000274 	.word	0x20000274
 800145c:	20000244 	.word	0x20000244
 8001460:	20000298 	.word	0x20000298
 8001464:	200002a0 	.word	0x200002a0
 8001468:	20000228 	.word	0x20000228
 800146c:	20000388 	.word	0x20000388
		 }

	 }
	 else{
		 if((fi-quest_FI)>pi){
 8001470:	4b29      	ldr	r3, [pc, #164]	; (8001518 <Move_robot_coordinates_X_Y_W+0x380>)
 8001472:	ed93 7a00 	vldr	s14, [r3]
 8001476:	4b29      	ldr	r3, [pc, #164]	; (800151c <Move_robot_coordinates_X_Y_W+0x384>)
 8001478:	edd3 7a00 	vldr	s15, [r3]
 800147c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001480:	ee17 0a90 	vmov	r0, s15
 8001484:	f7ff f804 	bl	8000490 <__aeabi_f2d>
 8001488:	a31f      	add	r3, pc, #124	; (adr r3, 8001508 <Move_robot_coordinates_X_Y_W+0x370>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	f7ff fae7 	bl	8000a60 <__aeabi_dcmpgt>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d027      	beq.n	80014e8 <Move_robot_coordinates_X_Y_W+0x350>
			 flaging = 3;
 8001498:	4b21      	ldr	r3, [pc, #132]	; (8001520 <Move_robot_coordinates_X_Y_W+0x388>)
 800149a:	2203      	movs	r2, #3
 800149c:	701a      	strb	r2, [r3, #0]
			delta_fi =  2*pi-fi+quest_FI;;
 800149e:	4b1e      	ldr	r3, [pc, #120]	; (8001518 <Move_robot_coordinates_X_Y_W+0x380>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7fe fff4 	bl	8000490 <__aeabi_f2d>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	a118      	add	r1, pc, #96	; (adr r1, 8001510 <Move_robot_coordinates_X_Y_W+0x378>)
 80014ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014b2:	f7fe fe8d 	bl	80001d0 <__aeabi_dsub>
 80014b6:	4602      	mov	r2, r0
 80014b8:	460b      	mov	r3, r1
 80014ba:	4614      	mov	r4, r2
 80014bc:	461d      	mov	r5, r3
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <Move_robot_coordinates_X_Y_W+0x384>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe ffe4 	bl	8000490 <__aeabi_f2d>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4620      	mov	r0, r4
 80014ce:	4629      	mov	r1, r5
 80014d0:	f7fe fe80 	bl	80001d4 <__adddf3>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4610      	mov	r0, r2
 80014da:	4619      	mov	r1, r3
 80014dc:	f7ff faf2 	bl	8000ac4 <__aeabi_d2f>
 80014e0:	4603      	mov	r3, r0
 80014e2:	4a10      	ldr	r2, [pc, #64]	; (8001524 <Move_robot_coordinates_X_Y_W+0x38c>)
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	e32f      	b.n	8001b48 <Move_robot_coordinates_X_Y_W+0x9b0>

		 }
		 else {
			 flaging = 4;
 80014e8:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <Move_robot_coordinates_X_Y_W+0x388>)
 80014ea:	2204      	movs	r2, #4
 80014ec:	701a      	strb	r2, [r3, #0]
			 delta_fi = fi-quest_FI;
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <Move_robot_coordinates_X_Y_W+0x380>)
 80014f0:	ed93 7a00 	vldr	s14, [r3]
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <Move_robot_coordinates_X_Y_W+0x384>)
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <Move_robot_coordinates_X_Y_W+0x38c>)
 8001500:	edc3 7a00 	vstr	s15, [r3]
		 }
	 }
	while(((gipotinus>=0.005)||delta_fi>=0.02)){
 8001504:	e320      	b.n	8001b48 <Move_robot_coordinates_X_Y_W+0x9b0>
 8001506:	bf00      	nop
 8001508:	54442d18 	.word	0x54442d18
 800150c:	400921fb 	.word	0x400921fb
 8001510:	54442d18 	.word	0x54442d18
 8001514:	401921fb 	.word	0x401921fb
 8001518:	20000068 	.word	0x20000068
 800151c:	2000029c 	.word	0x2000029c
 8001520:	20000388 	.word	0x20000388
 8001524:	20000228 	.word	0x20000228
	convert_xy_UV[0][0]=cos(fi);
 8001528:	4b9f      	ldr	r3, [pc, #636]	; (80017a8 <Move_robot_coordinates_X_Y_W+0x610>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe ffaf 	bl	8000490 <__aeabi_f2d>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	ec43 2b10 	vmov	d0, r2, r3
 800153a:	f006 fa3d 	bl	80079b8 <cos>
 800153e:	ec53 2b10 	vmov	r2, r3, d0
 8001542:	4610      	mov	r0, r2
 8001544:	4619      	mov	r1, r3
 8001546:	f7ff fabd 	bl	8000ac4 <__aeabi_d2f>
 800154a:	4603      	mov	r3, r0
 800154c:	4a97      	ldr	r2, [pc, #604]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 800154e:	6013      	str	r3, [r2, #0]
    convert_xy_UV[0][1]=sin(fi);
 8001550:	4b95      	ldr	r3, [pc, #596]	; (80017a8 <Move_robot_coordinates_X_Y_W+0x610>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f7fe ff9b 	bl	8000490 <__aeabi_f2d>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	ec43 2b10 	vmov	d0, r2, r3
 8001562:	f006 fa7d 	bl	8007a60 <sin>
 8001566:	ec53 2b10 	vmov	r2, r3, d0
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff faa9 	bl	8000ac4 <__aeabi_d2f>
 8001572:	4603      	mov	r3, r0
 8001574:	4a8d      	ldr	r2, [pc, #564]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 8001576:	6053      	str	r3, [r2, #4]
	convert_xy_UV[0][2]=0;
 8001578:	4b8c      	ldr	r3, [pc, #560]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
	convert_xy_UV[1][0]=-sin(fi);
 8001580:	4b89      	ldr	r3, [pc, #548]	; (80017a8 <Move_robot_coordinates_X_Y_W+0x610>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f7fe ff83 	bl	8000490 <__aeabi_f2d>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	ec43 2b10 	vmov	d0, r2, r3
 8001592:	f006 fa65 	bl	8007a60 <sin>
 8001596:	ec53 2b10 	vmov	r2, r3, d0
 800159a:	4610      	mov	r0, r2
 800159c:	4619      	mov	r1, r3
 800159e:	f7ff fa91 	bl	8000ac4 <__aeabi_d2f>
 80015a2:	4603      	mov	r3, r0
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eef1 7a67 	vneg.f32	s15, s15
 80015ac:	4b7f      	ldr	r3, [pc, #508]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 80015ae:	edc3 7a03 	vstr	s15, [r3, #12]
	convert_xy_UV[1][1]=cos(fi);
 80015b2:	4b7d      	ldr	r3, [pc, #500]	; (80017a8 <Move_robot_coordinates_X_Y_W+0x610>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ff6a 	bl	8000490 <__aeabi_f2d>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	ec43 2b10 	vmov	d0, r2, r3
 80015c4:	f006 f9f8 	bl	80079b8 <cos>
 80015c8:	ec53 2b10 	vmov	r2, r3, d0
 80015cc:	4610      	mov	r0, r2
 80015ce:	4619      	mov	r1, r3
 80015d0:	f7ff fa78 	bl	8000ac4 <__aeabi_d2f>
 80015d4:	4603      	mov	r3, r0
 80015d6:	4a75      	ldr	r2, [pc, #468]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 80015d8:	6113      	str	r3, [r2, #16]
	convert_xy_UV[1][2]=0;
 80015da:	4b74      	ldr	r3, [pc, #464]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
	convert_xy_UV[2][0]=position_x;
 80015e2:	4b73      	ldr	r3, [pc, #460]	; (80017b0 <Move_robot_coordinates_X_Y_W+0x618>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a71      	ldr	r2, [pc, #452]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 80015e8:	6193      	str	r3, [r2, #24]
	convert_xy_UV[2][1]=position_y;
 80015ea:	4b72      	ldr	r3, [pc, #456]	; (80017b4 <Move_robot_coordinates_X_Y_W+0x61c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a6f      	ldr	r2, [pc, #444]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 80015f0:	61d3      	str	r3, [r2, #28]
	convert_xy_UV[2][2]=1;
 80015f2:	4b6e      	ldr	r3, [pc, #440]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 80015f4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015f8:	621a      	str	r2, [r3, #32]
	matrixInverse(&convert_xy_UV[0][0],3,&inverse_converte_xy_UV[0][0]);
 80015fa:	4a6f      	ldr	r2, [pc, #444]	; (80017b8 <Move_robot_coordinates_X_Y_W+0x620>)
 80015fc:	2103      	movs	r1, #3
 80015fe:	486b      	ldr	r0, [pc, #428]	; (80017ac <Move_robot_coordinates_X_Y_W+0x614>)
 8001600:	f001 f83e 	bl	8002680 <matrixInverse>
	matrixMultiplyM2M(&quest_xy[0][0],1,3,&inverse_converte_xy_UV[0][0],3,3,&quest_UV[0][0]);
 8001604:	4b6d      	ldr	r3, [pc, #436]	; (80017bc <Move_robot_coordinates_X_Y_W+0x624>)
 8001606:	9302      	str	r3, [sp, #8]
 8001608:	2303      	movs	r3, #3
 800160a:	9301      	str	r3, [sp, #4]
 800160c:	2303      	movs	r3, #3
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	4b69      	ldr	r3, [pc, #420]	; (80017b8 <Move_robot_coordinates_X_Y_W+0x620>)
 8001612:	2203      	movs	r2, #3
 8001614:	2101      	movs	r1, #1
 8001616:	486a      	ldr	r0, [pc, #424]	; (80017c0 <Move_robot_coordinates_X_Y_W+0x628>)
 8001618:	f000 fe64 	bl	80022e4 <matrixMultiplyM2M>
	gipotinus =  sqrtf((quest_UV[0][0]*quest_UV[0][0])+(quest_UV[0][1]*quest_UV[0][1]) );
 800161c:	4b67      	ldr	r3, [pc, #412]	; (80017bc <Move_robot_coordinates_X_Y_W+0x624>)
 800161e:	ed93 7a00 	vldr	s14, [r3]
 8001622:	4b66      	ldr	r3, [pc, #408]	; (80017bc <Move_robot_coordinates_X_Y_W+0x624>)
 8001624:	edd3 7a00 	vldr	s15, [r3]
 8001628:	ee27 7a27 	vmul.f32	s14, s14, s15
 800162c:	4b63      	ldr	r3, [pc, #396]	; (80017bc <Move_robot_coordinates_X_Y_W+0x624>)
 800162e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001632:	4b62      	ldr	r3, [pc, #392]	; (80017bc <Move_robot_coordinates_X_Y_W+0x624>)
 8001634:	edd3 7a01 	vldr	s15, [r3, #4]
 8001638:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800163c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	f006 fa64 	bl	8007b10 <sqrtf>
 8001648:	eef0 7a40 	vmov.f32	s15, s0
 800164c:	4b5d      	ldr	r3, [pc, #372]	; (80017c4 <Move_robot_coordinates_X_Y_W+0x62c>)
 800164e:	edc3 7a00 	vstr	s15, [r3]
	if (gipotinus > 0.005){
 8001652:	4b5c      	ldr	r3, [pc, #368]	; (80017c4 <Move_robot_coordinates_X_Y_W+0x62c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ff1a 	bl	8000490 <__aeabi_f2d>
 800165c:	a34a      	add	r3, pc, #296	; (adr r3, 8001788 <Move_robot_coordinates_X_Y_W+0x5f0>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7ff f9fd 	bl	8000a60 <__aeabi_dcmpgt>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	f000 8174 	beq.w	8001956 <Move_robot_coordinates_X_Y_W+0x7be>
		if (gipotinus < 0.15){
 800166e:	4b55      	ldr	r3, [pc, #340]	; (80017c4 <Move_robot_coordinates_X_Y_W+0x62c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f7fe ff0c 	bl	8000490 <__aeabi_f2d>
 8001678:	a345      	add	r3, pc, #276	; (adr r3, 8001790 <Move_robot_coordinates_X_Y_W+0x5f8>)
 800167a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167e:	f7ff f9d1 	bl	8000a24 <__aeabi_dcmplt>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 80a5 	beq.w	80017d4 <Move_robot_coordinates_X_Y_W+0x63c>
			target_speed[0] = quest_UV[0][0]/gipotinus*V*(0.4+(0.6*gipotinus)/0.25);
 800168a:	4b4c      	ldr	r3, [pc, #304]	; (80017bc <Move_robot_coordinates_X_Y_W+0x624>)
 800168c:	edd3 6a00 	vldr	s13, [r3]
 8001690:	4b4c      	ldr	r3, [pc, #304]	; (80017c4 <Move_robot_coordinates_X_Y_W+0x62c>)
 8001692:	edd3 7a00 	vldr	s15, [r3]
 8001696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800169a:	4b4b      	ldr	r3, [pc, #300]	; (80017c8 <Move_robot_coordinates_X_Y_W+0x630>)
 800169c:	edd3 7a00 	vldr	s15, [r3]
 80016a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a4:	ee17 0a90 	vmov	r0, s15
 80016a8:	f7fe fef2 	bl	8000490 <__aeabi_f2d>
 80016ac:	4604      	mov	r4, r0
 80016ae:	460d      	mov	r5, r1
 80016b0:	4b44      	ldr	r3, [pc, #272]	; (80017c4 <Move_robot_coordinates_X_Y_W+0x62c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe feeb 	bl	8000490 <__aeabi_f2d>
 80016ba:	a337      	add	r3, pc, #220	; (adr r3, 8001798 <Move_robot_coordinates_X_Y_W+0x600>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	f7fe ff3e 	bl	8000540 <__aeabi_dmul>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	4b3e      	ldr	r3, [pc, #248]	; (80017cc <Move_robot_coordinates_X_Y_W+0x634>)
 80016d2:	f7ff f85f 	bl	8000794 <__aeabi_ddiv>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	a330      	add	r3, pc, #192	; (adr r3, 80017a0 <Move_robot_coordinates_X_Y_W+0x608>)
 80016e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e4:	f7fe fd76 	bl	80001d4 <__adddf3>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	4620      	mov	r0, r4
 80016ee:	4629      	mov	r1, r5
 80016f0:	f7fe ff26 	bl	8000540 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff f9e2 	bl	8000ac4 <__aeabi_d2f>
 8001700:	4603      	mov	r3, r0
 8001702:	4a33      	ldr	r2, [pc, #204]	; (80017d0 <Move_robot_coordinates_X_Y_W+0x638>)
 8001704:	6013      	str	r3, [r2, #0]
			target_speed[1] = quest_UV[0][1]/gipotinus*V*(0.4+(0.6*gipotinus)/0.25);
 8001706:	4b2d      	ldr	r3, [pc, #180]	; (80017bc <Move_robot_coordinates_X_Y_W+0x624>)
 8001708:	edd3 6a01 	vldr	s13, [r3, #4]
 800170c:	4b2d      	ldr	r3, [pc, #180]	; (80017c4 <Move_robot_coordinates_X_Y_W+0x62c>)
 800170e:	edd3 7a00 	vldr	s15, [r3]
 8001712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001716:	4b2c      	ldr	r3, [pc, #176]	; (80017c8 <Move_robot_coordinates_X_Y_W+0x630>)
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001720:	ee17 0a90 	vmov	r0, s15
 8001724:	f7fe feb4 	bl	8000490 <__aeabi_f2d>
 8001728:	4604      	mov	r4, r0
 800172a:	460d      	mov	r5, r1
 800172c:	4b25      	ldr	r3, [pc, #148]	; (80017c4 <Move_robot_coordinates_X_Y_W+0x62c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fead 	bl	8000490 <__aeabi_f2d>
 8001736:	a318      	add	r3, pc, #96	; (adr r3, 8001798 <Move_robot_coordinates_X_Y_W+0x600>)
 8001738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173c:	f7fe ff00 	bl	8000540 <__aeabi_dmul>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	4b1f      	ldr	r3, [pc, #124]	; (80017cc <Move_robot_coordinates_X_Y_W+0x634>)
 800174e:	f7ff f821 	bl	8000794 <__aeabi_ddiv>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	a311      	add	r3, pc, #68	; (adr r3, 80017a0 <Move_robot_coordinates_X_Y_W+0x608>)
 800175c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001760:	f7fe fd38 	bl	80001d4 <__adddf3>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4620      	mov	r0, r4
 800176a:	4629      	mov	r1, r5
 800176c:	f7fe fee8 	bl	8000540 <__aeabi_dmul>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	4610      	mov	r0, r2
 8001776:	4619      	mov	r1, r3
 8001778:	f7ff f9a4 	bl	8000ac4 <__aeabi_d2f>
 800177c:	4603      	mov	r3, r0
 800177e:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <Move_robot_coordinates_X_Y_W+0x638>)
 8001780:	6053      	str	r3, [r2, #4]
 8001782:	e0f0      	b.n	8001966 <Move_robot_coordinates_X_Y_W+0x7ce>
 8001784:	f3af 8000 	nop.w
 8001788:	47ae147b 	.word	0x47ae147b
 800178c:	3f747ae1 	.word	0x3f747ae1
 8001790:	33333333 	.word	0x33333333
 8001794:	3fc33333 	.word	0x3fc33333
 8001798:	33333333 	.word	0x33333333
 800179c:	3fe33333 	.word	0x3fe33333
 80017a0:	9999999a 	.word	0x9999999a
 80017a4:	3fd99999 	.word	0x3fd99999
 80017a8:	20000068 	.word	0x20000068
 80017ac:	20000250 	.word	0x20000250
 80017b0:	200003bc 	.word	0x200003bc
 80017b4:	200003c0 	.word	0x200003c0
 80017b8:	20000274 	.word	0x20000274
 80017bc:	20000244 	.word	0x20000244
 80017c0:	20000238 	.word	0x20000238
 80017c4:	20000298 	.word	0x20000298
 80017c8:	20000060 	.word	0x20000060
 80017cc:	3fd00000 	.word	0x3fd00000
 80017d0:	200001e4 	.word	0x200001e4
		}
		else if(distante-gipotinus<0.15){
 80017d4:	4ba8      	ldr	r3, [pc, #672]	; (8001a78 <Move_robot_coordinates_X_Y_W+0x8e0>)
 80017d6:	ed93 7a00 	vldr	s14, [r3]
 80017da:	4ba8      	ldr	r3, [pc, #672]	; (8001a7c <Move_robot_coordinates_X_Y_W+0x8e4>)
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017e4:	ee17 0a90 	vmov	r0, s15
 80017e8:	f7fe fe52 	bl	8000490 <__aeabi_f2d>
 80017ec:	a398      	add	r3, pc, #608	; (adr r3, 8001a50 <Move_robot_coordinates_X_Y_W+0x8b8>)
 80017ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f2:	f7ff f917 	bl	8000a24 <__aeabi_dcmplt>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	f000 808b 	beq.w	8001914 <Move_robot_coordinates_X_Y_W+0x77c>

			target_speed[0] = quest_UV[0][0]/gipotinus*V*(0.4+(0.6*(distante-gipotinus))/0.25);
 80017fe:	4ba0      	ldr	r3, [pc, #640]	; (8001a80 <Move_robot_coordinates_X_Y_W+0x8e8>)
 8001800:	edd3 6a00 	vldr	s13, [r3]
 8001804:	4b9d      	ldr	r3, [pc, #628]	; (8001a7c <Move_robot_coordinates_X_Y_W+0x8e4>)
 8001806:	edd3 7a00 	vldr	s15, [r3]
 800180a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800180e:	4b9d      	ldr	r3, [pc, #628]	; (8001a84 <Move_robot_coordinates_X_Y_W+0x8ec>)
 8001810:	edd3 7a00 	vldr	s15, [r3]
 8001814:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001818:	ee17 0a90 	vmov	r0, s15
 800181c:	f7fe fe38 	bl	8000490 <__aeabi_f2d>
 8001820:	4604      	mov	r4, r0
 8001822:	460d      	mov	r5, r1
 8001824:	4b94      	ldr	r3, [pc, #592]	; (8001a78 <Move_robot_coordinates_X_Y_W+0x8e0>)
 8001826:	ed93 7a00 	vldr	s14, [r3]
 800182a:	4b94      	ldr	r3, [pc, #592]	; (8001a7c <Move_robot_coordinates_X_Y_W+0x8e4>)
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001834:	ee17 0a90 	vmov	r0, s15
 8001838:	f7fe fe2a 	bl	8000490 <__aeabi_f2d>
 800183c:	a386      	add	r3, pc, #536	; (adr r3, 8001a58 <Move_robot_coordinates_X_Y_W+0x8c0>)
 800183e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001842:	f7fe fe7d 	bl	8000540 <__aeabi_dmul>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4610      	mov	r0, r2
 800184c:	4619      	mov	r1, r3
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	4b8d      	ldr	r3, [pc, #564]	; (8001a88 <Move_robot_coordinates_X_Y_W+0x8f0>)
 8001854:	f7fe ff9e 	bl	8000794 <__aeabi_ddiv>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4610      	mov	r0, r2
 800185e:	4619      	mov	r1, r3
 8001860:	a37f      	add	r3, pc, #508	; (adr r3, 8001a60 <Move_robot_coordinates_X_Y_W+0x8c8>)
 8001862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001866:	f7fe fcb5 	bl	80001d4 <__adddf3>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4620      	mov	r0, r4
 8001870:	4629      	mov	r1, r5
 8001872:	f7fe fe65 	bl	8000540 <__aeabi_dmul>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	f7ff f921 	bl	8000ac4 <__aeabi_d2f>
 8001882:	4603      	mov	r3, r0
 8001884:	4a81      	ldr	r2, [pc, #516]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001886:	6013      	str	r3, [r2, #0]
			target_speed[1] = quest_UV[0][1]/gipotinus*V*(0.4+(0.6*(distante-gipotinus))/0.25);
 8001888:	4b7d      	ldr	r3, [pc, #500]	; (8001a80 <Move_robot_coordinates_X_Y_W+0x8e8>)
 800188a:	edd3 6a01 	vldr	s13, [r3, #4]
 800188e:	4b7b      	ldr	r3, [pc, #492]	; (8001a7c <Move_robot_coordinates_X_Y_W+0x8e4>)
 8001890:	edd3 7a00 	vldr	s15, [r3]
 8001894:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001898:	4b7a      	ldr	r3, [pc, #488]	; (8001a84 <Move_robot_coordinates_X_Y_W+0x8ec>)
 800189a:	edd3 7a00 	vldr	s15, [r3]
 800189e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a2:	ee17 0a90 	vmov	r0, s15
 80018a6:	f7fe fdf3 	bl	8000490 <__aeabi_f2d>
 80018aa:	4604      	mov	r4, r0
 80018ac:	460d      	mov	r5, r1
 80018ae:	4b72      	ldr	r3, [pc, #456]	; (8001a78 <Move_robot_coordinates_X_Y_W+0x8e0>)
 80018b0:	ed93 7a00 	vldr	s14, [r3]
 80018b4:	4b71      	ldr	r3, [pc, #452]	; (8001a7c <Move_robot_coordinates_X_Y_W+0x8e4>)
 80018b6:	edd3 7a00 	vldr	s15, [r3]
 80018ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018be:	ee17 0a90 	vmov	r0, s15
 80018c2:	f7fe fde5 	bl	8000490 <__aeabi_f2d>
 80018c6:	a364      	add	r3, pc, #400	; (adr r3, 8001a58 <Move_robot_coordinates_X_Y_W+0x8c0>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe fe38 	bl	8000540 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b6a      	ldr	r3, [pc, #424]	; (8001a88 <Move_robot_coordinates_X_Y_W+0x8f0>)
 80018de:	f7fe ff59 	bl	8000794 <__aeabi_ddiv>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4610      	mov	r0, r2
 80018e8:	4619      	mov	r1, r3
 80018ea:	a35d      	add	r3, pc, #372	; (adr r3, 8001a60 <Move_robot_coordinates_X_Y_W+0x8c8>)
 80018ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f0:	f7fe fc70 	bl	80001d4 <__adddf3>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4620      	mov	r0, r4
 80018fa:	4629      	mov	r1, r5
 80018fc:	f7fe fe20 	bl	8000540 <__aeabi_dmul>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f8dc 	bl	8000ac4 <__aeabi_d2f>
 800190c:	4603      	mov	r3, r0
 800190e:	4a5f      	ldr	r2, [pc, #380]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001910:	6053      	str	r3, [r2, #4]
 8001912:	e028      	b.n	8001966 <Move_robot_coordinates_X_Y_W+0x7ce>

		}
		else{
			target_speed[0] = quest_UV[0][0]/gipotinus*V;
 8001914:	4b5a      	ldr	r3, [pc, #360]	; (8001a80 <Move_robot_coordinates_X_Y_W+0x8e8>)
 8001916:	edd3 6a00 	vldr	s13, [r3]
 800191a:	4b58      	ldr	r3, [pc, #352]	; (8001a7c <Move_robot_coordinates_X_Y_W+0x8e4>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001924:	4b57      	ldr	r3, [pc, #348]	; (8001a84 <Move_robot_coordinates_X_Y_W+0x8ec>)
 8001926:	edd3 7a00 	vldr	s15, [r3]
 800192a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800192e:	4b57      	ldr	r3, [pc, #348]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001930:	edc3 7a00 	vstr	s15, [r3]
			target_speed[1] = quest_UV[0][1]/gipotinus*V;
 8001934:	4b52      	ldr	r3, [pc, #328]	; (8001a80 <Move_robot_coordinates_X_Y_W+0x8e8>)
 8001936:	edd3 6a01 	vldr	s13, [r3, #4]
 800193a:	4b50      	ldr	r3, [pc, #320]	; (8001a7c <Move_robot_coordinates_X_Y_W+0x8e4>)
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001944:	4b4f      	ldr	r3, [pc, #316]	; (8001a84 <Move_robot_coordinates_X_Y_W+0x8ec>)
 8001946:	edd3 7a00 	vldr	s15, [r3]
 800194a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194e:	4b4f      	ldr	r3, [pc, #316]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001950:	edc3 7a01 	vstr	s15, [r3, #4]
 8001954:	e007      	b.n	8001966 <Move_robot_coordinates_X_Y_W+0x7ce>
		}
	}
	else{
		target_speed[0] = 0.0;
 8001956:	4b4d      	ldr	r3, [pc, #308]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
		target_speed[1] = 0.0;
 800195e:	4b4b      	ldr	r3, [pc, #300]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	605a      	str	r2, [r3, #4]
	}
	if(fi>=(2*pi))fi = fi-2*pi;
 8001966:	4b4a      	ldr	r3, [pc, #296]	; (8001a90 <Move_robot_coordinates_X_Y_W+0x8f8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fd90 	bl	8000490 <__aeabi_f2d>
 8001970:	a33d      	add	r3, pc, #244	; (adr r3, 8001a68 <Move_robot_coordinates_X_Y_W+0x8d0>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	f7ff f869 	bl	8000a4c <__aeabi_dcmpge>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d012      	beq.n	80019a6 <Move_robot_coordinates_X_Y_W+0x80e>
 8001980:	4b43      	ldr	r3, [pc, #268]	; (8001a90 <Move_robot_coordinates_X_Y_W+0x8f8>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fd83 	bl	8000490 <__aeabi_f2d>
 800198a:	a337      	add	r3, pc, #220	; (adr r3, 8001a68 <Move_robot_coordinates_X_Y_W+0x8d0>)
 800198c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001990:	f7fe fc1e 	bl	80001d0 <__aeabi_dsub>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4610      	mov	r0, r2
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff f892 	bl	8000ac4 <__aeabi_d2f>
 80019a0:	4603      	mov	r3, r0
 80019a2:	4a3b      	ldr	r2, [pc, #236]	; (8001a90 <Move_robot_coordinates_X_Y_W+0x8f8>)
 80019a4:	6013      	str	r3, [r2, #0]

		  	  if(fi<0.0) fi = fi+2*pi;
 80019a6:	4b3a      	ldr	r3, [pc, #232]	; (8001a90 <Move_robot_coordinates_X_Y_W+0x8f8>)
 80019a8:	edd3 7a00 	vldr	s15, [r3]
 80019ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b4:	d512      	bpl.n	80019dc <Move_robot_coordinates_X_Y_W+0x844>
 80019b6:	4b36      	ldr	r3, [pc, #216]	; (8001a90 <Move_robot_coordinates_X_Y_W+0x8f8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7fe fd68 	bl	8000490 <__aeabi_f2d>
 80019c0:	a329      	add	r3, pc, #164	; (adr r3, 8001a68 <Move_robot_coordinates_X_Y_W+0x8d0>)
 80019c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c6:	f7fe fc05 	bl	80001d4 <__adddf3>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	f7ff f877 	bl	8000ac4 <__aeabi_d2f>
 80019d6:	4603      	mov	r3, r0
 80019d8:	4a2d      	ldr	r2, [pc, #180]	; (8001a90 <Move_robot_coordinates_X_Y_W+0x8f8>)
 80019da:	6013      	str	r3, [r2, #0]

		  	if (delta_fi>0.02){
 80019dc:	4b2d      	ldr	r3, [pc, #180]	; (8001a94 <Move_robot_coordinates_X_Y_W+0x8fc>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fd55 	bl	8000490 <__aeabi_f2d>
 80019e6:	a322      	add	r3, pc, #136	; (adr r3, 8001a70 <Move_robot_coordinates_X_Y_W+0x8d8>)
 80019e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ec:	f7ff f838 	bl	8000a60 <__aeabi_dcmpgt>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d054      	beq.n	8001aa0 <Move_robot_coordinates_X_Y_W+0x908>
		  		switch(flaging){
 80019f6:	4b28      	ldr	r3, [pc, #160]	; (8001a98 <Move_robot_coordinates_X_Y_W+0x900>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	2b03      	cmp	r3, #3
 80019fe:	d853      	bhi.n	8001aa8 <Move_robot_coordinates_X_Y_W+0x910>
 8001a00:	a201      	add	r2, pc, #4	; (adr r2, 8001a08 <Move_robot_coordinates_X_Y_W+0x870>)
 8001a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a06:	bf00      	nop
 8001a08:	08001a19 	.word	0x08001a19
 8001a0c:	08001a21 	.word	0x08001a21
 8001a10:	08001a31 	.word	0x08001a31
 8001a14:	08001a41 	.word	0x08001a41
		  			case(1):target_speed[2] = W;
 8001a18:	4b20      	ldr	r3, [pc, #128]	; (8001a9c <Move_robot_coordinates_X_Y_W+0x904>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a1b      	ldr	r2, [pc, #108]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001a1e:	6093      	str	r3, [r2, #8]
		  			case(2):target_speed[2] = -W;
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <Move_robot_coordinates_X_Y_W+0x904>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	eef1 7a67 	vneg.f32	s15, s15
 8001a2a:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001a2c:	edc3 7a02 	vstr	s15, [r3, #8]
		  			case(3):target_speed[2] = -W;
 8001a30:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <Move_robot_coordinates_X_Y_W+0x904>)
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	eef1 7a67 	vneg.f32	s15, s15
 8001a3a:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001a3c:	edc3 7a02 	vstr	s15, [r3, #8]
		  			case(4):target_speed[2] = W;
 8001a40:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <Move_robot_coordinates_X_Y_W+0x904>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a11      	ldr	r2, [pc, #68]	; (8001a8c <Move_robot_coordinates_X_Y_W+0x8f4>)
 8001a46:	6093      	str	r3, [r2, #8]
 8001a48:	e02e      	b.n	8001aa8 <Move_robot_coordinates_X_Y_W+0x910>
 8001a4a:	bf00      	nop
 8001a4c:	f3af 8000 	nop.w
 8001a50:	33333333 	.word	0x33333333
 8001a54:	3fc33333 	.word	0x3fc33333
 8001a58:	33333333 	.word	0x33333333
 8001a5c:	3fe33333 	.word	0x3fe33333
 8001a60:	9999999a 	.word	0x9999999a
 8001a64:	3fd99999 	.word	0x3fd99999
 8001a68:	54442d18 	.word	0x54442d18
 8001a6c:	401921fb 	.word	0x401921fb
 8001a70:	47ae147b 	.word	0x47ae147b
 8001a74:	3f947ae1 	.word	0x3f947ae1
 8001a78:	200002a0 	.word	0x200002a0
 8001a7c:	20000298 	.word	0x20000298
 8001a80:	20000244 	.word	0x20000244
 8001a84:	20000060 	.word	0x20000060
 8001a88:	3fd00000 	.word	0x3fd00000
 8001a8c:	200001e4 	.word	0x200001e4
 8001a90:	20000068 	.word	0x20000068
 8001a94:	20000228 	.word	0x20000228
 8001a98:	20000388 	.word	0x20000388
 8001a9c:	20000064 	.word	0x20000064
		  		}

		  		  }
		  		else target_speed[2] = 0.0;
 8001aa0:	4b4b      	ldr	r3, [pc, #300]	; (8001bd0 <Move_robot_coordinates_X_Y_W+0xa38>)
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]


		  	matrixMultiplyM2M(&target_speed[0],1,3,&robot_matrix[0][0],3,4,&speed_wheels[0]);
 8001aa8:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <Move_robot_coordinates_X_Y_W+0xa3c>)
 8001aaa:	9302      	str	r3, [sp, #8]
 8001aac:	2304      	movs	r3, #4
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	4b48      	ldr	r3, [pc, #288]	; (8001bd8 <Move_robot_coordinates_X_Y_W+0xa40>)
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4845      	ldr	r0, [pc, #276]	; (8001bd0 <Move_robot_coordinates_X_Y_W+0xa38>)
 8001abc:	f000 fc12 	bl	80022e4 <matrixMultiplyM2M>
		  	now_speead[0] = result_speed_1;
 8001ac0:	4b46      	ldr	r3, [pc, #280]	; (8001bdc <Move_robot_coordinates_X_Y_W+0xa44>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a46      	ldr	r2, [pc, #280]	; (8001be0 <Move_robot_coordinates_X_Y_W+0xa48>)
 8001ac6:	6013      	str	r3, [r2, #0]
		  	now_speead[1] = result_speed_2;
 8001ac8:	4b46      	ldr	r3, [pc, #280]	; (8001be4 <Move_robot_coordinates_X_Y_W+0xa4c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a44      	ldr	r2, [pc, #272]	; (8001be0 <Move_robot_coordinates_X_Y_W+0xa48>)
 8001ace:	6053      	str	r3, [r2, #4]
		  	now_speead[2] = result_speed_3;
 8001ad0:	4b45      	ldr	r3, [pc, #276]	; (8001be8 <Move_robot_coordinates_X_Y_W+0xa50>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a42      	ldr	r2, [pc, #264]	; (8001be0 <Move_robot_coordinates_X_Y_W+0xa48>)
 8001ad6:	6093      	str	r3, [r2, #8]
		  	read_speed[0] = result_speed_0;
 8001ad8:	4b44      	ldr	r3, [pc, #272]	; (8001bec <Move_robot_coordinates_X_Y_W+0xa54>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a44      	ldr	r2, [pc, #272]	; (8001bf0 <Move_robot_coordinates_X_Y_W+0xa58>)
 8001ade:	6013      	str	r3, [r2, #0]
		  	read_speed[1] = result_speed_1;
 8001ae0:	4b3e      	ldr	r3, [pc, #248]	; (8001bdc <Move_robot_coordinates_X_Y_W+0xa44>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a42      	ldr	r2, [pc, #264]	; (8001bf0 <Move_robot_coordinates_X_Y_W+0xa58>)
 8001ae6:	6053      	str	r3, [r2, #4]
		  	read_speed[2] = result_speed_2;
 8001ae8:	4b3e      	ldr	r3, [pc, #248]	; (8001be4 <Move_robot_coordinates_X_Y_W+0xa4c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a40      	ldr	r2, [pc, #256]	; (8001bf0 <Move_robot_coordinates_X_Y_W+0xa58>)
 8001aee:	6093      	str	r3, [r2, #8]
		  	read_speed[3] = result_speed_3;
 8001af0:	4b3d      	ldr	r3, [pc, #244]	; (8001be8 <Move_robot_coordinates_X_Y_W+0xa50>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a3e      	ldr	r2, [pc, #248]	; (8001bf0 <Move_robot_coordinates_X_Y_W+0xa58>)
 8001af6:	60d3      	str	r3, [r2, #12]
		  	matrixMultiplyM2M(&read_speed[0],1,4,&axes_robot_matrix_inverse[0][0],4,3,&robot_speed[0]);
 8001af8:	4b3e      	ldr	r3, [pc, #248]	; (8001bf4 <Move_robot_coordinates_X_Y_W+0xa5c>)
 8001afa:	9302      	str	r3, [sp, #8]
 8001afc:	2303      	movs	r3, #3
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2304      	movs	r3, #4
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	4b3c      	ldr	r3, [pc, #240]	; (8001bf8 <Move_robot_coordinates_X_Y_W+0xa60>)
 8001b06:	2204      	movs	r2, #4
 8001b08:	2101      	movs	r1, #1
 8001b0a:	4839      	ldr	r0, [pc, #228]	; (8001bf0 <Move_robot_coordinates_X_Y_W+0xa58>)
 8001b0c:	f000 fbea 	bl	80022e4 <matrixMultiplyM2M>

		  	Wheel_1.target = speed_wheels[0];
 8001b10:	4b30      	ldr	r3, [pc, #192]	; (8001bd4 <Move_robot_coordinates_X_Y_W+0xa3c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a39      	ldr	r2, [pc, #228]	; (8001bfc <Move_robot_coordinates_X_Y_W+0xa64>)
 8001b16:	6113      	str	r3, [r2, #16]
		  	Wheel_2.target = speed_wheels[1];
 8001b18:	4b2e      	ldr	r3, [pc, #184]	; (8001bd4 <Move_robot_coordinates_X_Y_W+0xa3c>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	4a38      	ldr	r2, [pc, #224]	; (8001c00 <Move_robot_coordinates_X_Y_W+0xa68>)
 8001b1e:	6113      	str	r3, [r2, #16]
		  	Wheel_3.target = speed_wheels[2];
 8001b20:	4b2c      	ldr	r3, [pc, #176]	; (8001bd4 <Move_robot_coordinates_X_Y_W+0xa3c>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	4a37      	ldr	r2, [pc, #220]	; (8001c04 <Move_robot_coordinates_X_Y_W+0xa6c>)
 8001b26:	6113      	str	r3, [r2, #16]
		  	Wheel_4.target = speed_wheels[3];
 8001b28:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <Move_robot_coordinates_X_Y_W+0xa3c>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	4a36      	ldr	r2, [pc, #216]	; (8001c08 <Move_robot_coordinates_X_Y_W+0xa70>)
 8001b2e:	6113      	str	r3, [r2, #16]
	  		  speed_U = robot_speed[0];
 8001b30:	4b30      	ldr	r3, [pc, #192]	; (8001bf4 <Move_robot_coordinates_X_Y_W+0xa5c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a35      	ldr	r2, [pc, #212]	; (8001c0c <Move_robot_coordinates_X_Y_W+0xa74>)
 8001b36:	6013      	str	r3, [r2, #0]
		  		  speed_V = robot_speed[1];
 8001b38:	4b2e      	ldr	r3, [pc, #184]	; (8001bf4 <Move_robot_coordinates_X_Y_W+0xa5c>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4a34      	ldr	r2, [pc, #208]	; (8001c10 <Move_robot_coordinates_X_Y_W+0xa78>)
 8001b3e:	6013      	str	r3, [r2, #0]
		  		  speed_W = robot_speed[2];
 8001b40:	4b2c      	ldr	r3, [pc, #176]	; (8001bf4 <Move_robot_coordinates_X_Y_W+0xa5c>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	4a33      	ldr	r2, [pc, #204]	; (8001c14 <Move_robot_coordinates_X_Y_W+0xa7c>)
 8001b46:	6013      	str	r3, [r2, #0]
	while(((gipotinus>=0.005)||delta_fi>=0.02)){
 8001b48:	4b33      	ldr	r3, [pc, #204]	; (8001c18 <Move_robot_coordinates_X_Y_W+0xa80>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7fe fc9f 	bl	8000490 <__aeabi_f2d>
 8001b52:	a31b      	add	r3, pc, #108	; (adr r3, 8001bc0 <Move_robot_coordinates_X_Y_W+0xa28>)
 8001b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b58:	f7fe ff78 	bl	8000a4c <__aeabi_dcmpge>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f47f ace2 	bne.w	8001528 <Move_robot_coordinates_X_Y_W+0x390>
 8001b64:	4b2d      	ldr	r3, [pc, #180]	; (8001c1c <Move_robot_coordinates_X_Y_W+0xa84>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7fe fc91 	bl	8000490 <__aeabi_f2d>
 8001b6e:	a316      	add	r3, pc, #88	; (adr r3, 8001bc8 <Move_robot_coordinates_X_Y_W+0xa30>)
 8001b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b74:	f7fe ff6a 	bl	8000a4c <__aeabi_dcmpge>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f47f acd4 	bne.w	8001528 <Move_robot_coordinates_X_Y_W+0x390>

	}


	speed_U = 0;
 8001b80:	4b22      	ldr	r3, [pc, #136]	; (8001c0c <Move_robot_coordinates_X_Y_W+0xa74>)
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
	speed_V = 0;
 8001b88:	4b21      	ldr	r3, [pc, #132]	; (8001c10 <Move_robot_coordinates_X_Y_W+0xa78>)
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
	speed_W = 0;
 8001b90:	4b20      	ldr	r3, [pc, #128]	; (8001c14 <Move_robot_coordinates_X_Y_W+0xa7c>)
 8001b92:	f04f 0200 	mov.w	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
  	Wheel_1.target = 0;
 8001b98:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <Move_robot_coordinates_X_Y_W+0xa64>)
 8001b9a:	f04f 0200 	mov.w	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  	Wheel_2.target = 0;
 8001ba0:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <Move_robot_coordinates_X_Y_W+0xa68>)
 8001ba2:	f04f 0200 	mov.w	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  	Wheel_3.target = 0;
 8001ba8:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <Move_robot_coordinates_X_Y_W+0xa6c>)
 8001baa:	f04f 0200 	mov.w	r2, #0
 8001bae:	611a      	str	r2, [r3, #16]
  	Wheel_4.target = 0;
 8001bb0:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <Move_robot_coordinates_X_Y_W+0xa70>)
 8001bb2:	f04f 0200 	mov.w	r2, #0
 8001bb6:	611a      	str	r2, [r3, #16]

}
 8001bb8:	bf00      	nop
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc0:	47ae147b 	.word	0x47ae147b
 8001bc4:	3f747ae1 	.word	0x3f747ae1
 8001bc8:	47ae147b 	.word	0x47ae147b
 8001bcc:	3f947ae1 	.word	0x3f947ae1
 8001bd0:	200001e4 	.word	0x200001e4
 8001bd4:	200001f0 	.word	0x200001f0
 8001bd8:	20000000 	.word	0x20000000
 8001bdc:	20000390 	.word	0x20000390
 8001be0:	20000200 	.word	0x20000200
 8001be4:	20000394 	.word	0x20000394
 8001be8:	20000398 	.word	0x20000398
 8001bec:	2000038c 	.word	0x2000038c
 8001bf0:	2000020c 	.word	0x2000020c
 8001bf4:	2000021c 	.word	0x2000021c
 8001bf8:	20000030 	.word	0x20000030
 8001bfc:	200000e4 	.word	0x200000e4
 8001c00:	20000124 	.word	0x20000124
 8001c04:	20000164 	.word	0x20000164
 8001c08:	200001a4 	.word	0x200001a4
 8001c0c:	2000022c 	.word	0x2000022c
 8001c10:	20000230 	.word	0x20000230
 8001c14:	20000234 	.word	0x20000234
 8001c18:	20000298 	.word	0x20000298
 8001c1c:	20000228 	.word	0x20000228

08001c20 <HAL_UART_RxCpltCallback>:
				i++;
			}
		}
	}
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]

	if (rx_data[0] == '%') {
 8001c28:	4b5d      	ldr	r3, [pc, #372]	; (8001da0 <HAL_UART_RxCpltCallback+0x180>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b25      	cmp	r3, #37	; 0x25
 8001c2e:	d10b      	bne.n	8001c48 <HAL_UART_RxCpltCallback+0x28>
		check_sum = 0;
 8001c30:	4b5c      	ldr	r3, [pc, #368]	; (8001da4 <HAL_UART_RxCpltCallback+0x184>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
		write_data = 1;
 8001c36:	4b5c      	ldr	r3, [pc, #368]	; (8001da8 <HAL_UART_RxCpltCallback+0x188>)
 8001c38:	2201      	movs	r2, #1
 8001c3a:	701a      	strb	r2, [r3, #0]
		ind_data = 0;
 8001c3c:	4b5b      	ldr	r3, [pc, #364]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	701a      	strb	r2, [r3, #0]
		size_data = 0;
 8001c42:	4b5b      	ldr	r3, [pc, #364]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	701a      	strb	r2, [r3, #0]
	}

	if (write_data) {
 8001c48:	4b57      	ldr	r3, [pc, #348]	; (8001da8 <HAL_UART_RxCpltCallback+0x188>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d040      	beq.n	8001cd2 <HAL_UART_RxCpltCallback+0xb2>


		temp_data[ind_data] = rx_data[0];
 8001c50:	4b56      	ldr	r3, [pc, #344]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b52      	ldr	r3, [pc, #328]	; (8001da0 <HAL_UART_RxCpltCallback+0x180>)
 8001c58:	7819      	ldrb	r1, [r3, #0]
 8001c5a:	4b56      	ldr	r3, [pc, #344]	; (8001db4 <HAL_UART_RxCpltCallback+0x194>)
 8001c5c:	5499      	strb	r1, [r3, r2]

		if (ind_data == 3){
 8001c5e:	4b53      	ldr	r3, [pc, #332]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b03      	cmp	r3, #3
 8001c64:	d11c      	bne.n	8001ca0 <HAL_UART_RxCpltCallback+0x80>
			size_data = (temp_data[1] - 48) * 100 + (temp_data[2] - 48) * 10 + (temp_data[3] - 48);
 8001c66:	4b53      	ldr	r3, [pc, #332]	; (8001db4 <HAL_UART_RxCpltCallback+0x194>)
 8001c68:	785b      	ldrb	r3, [r3, #1]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	0092      	lsls	r2, r2, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	461a      	mov	r2, r3
 8001c72:	0091      	lsls	r1, r2, #2
 8001c74:	461a      	mov	r2, r3
 8001c76:	460b      	mov	r3, r1
 8001c78:	4413      	add	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4b4d      	ldr	r3, [pc, #308]	; (8001db4 <HAL_UART_RxCpltCallback+0x194>)
 8001c80:	789b      	ldrb	r3, [r3, #2]
 8001c82:	4619      	mov	r1, r3
 8001c84:	0089      	lsls	r1, r1, #2
 8001c86:	440b      	add	r3, r1
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	4b48      	ldr	r3, [pc, #288]	; (8001db4 <HAL_UART_RxCpltCallback+0x194>)
 8001c92:	78db      	ldrb	r3, [r3, #3]
 8001c94:	4413      	add	r3, r2
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	3330      	adds	r3, #48	; 0x30
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	4b44      	ldr	r3, [pc, #272]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001c9e:	701a      	strb	r2, [r3, #0]
		}
		if (ind_data <= size_data - 4 || ind_data <= 3) {
 8001ca0:	4b43      	ldr	r3, [pc, #268]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	3b03      	subs	r3, #3
 8001ca6:	4a41      	ldr	r2, [pc, #260]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001ca8:	7812      	ldrb	r2, [r2, #0]
 8001caa:	4293      	cmp	r3, r2
 8001cac:	dc03      	bgt.n	8001cb6 <HAL_UART_RxCpltCallback+0x96>
 8001cae:	4b3f      	ldr	r3, [pc, #252]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b03      	cmp	r3, #3
 8001cb4:	d807      	bhi.n	8001cc6 <HAL_UART_RxCpltCallback+0xa6>
			check_sum += rx_data[0];
 8001cb6:	4b3a      	ldr	r3, [pc, #232]	; (8001da0 <HAL_UART_RxCpltCallback+0x180>)
 8001cb8:	781a      	ldrb	r2, [r3, #0]
 8001cba:	4b3a      	ldr	r3, [pc, #232]	; (8001da4 <HAL_UART_RxCpltCallback+0x184>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4b38      	ldr	r3, [pc, #224]	; (8001da4 <HAL_UART_RxCpltCallback+0x184>)
 8001cc4:	701a      	strb	r2, [r3, #0]
		}


		ind_data++;
 8001cc6:	4b39      	ldr	r3, [pc, #228]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	4b37      	ldr	r3, [pc, #220]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001cd0:	701a      	strb	r2, [r3, #0]
	}
	if (ind_data >= 99) {
 8001cd2:	4b36      	ldr	r3, [pc, #216]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b62      	cmp	r3, #98	; 0x62
 8001cd8:	d90b      	bls.n	8001cf2 <HAL_UART_RxCpltCallback+0xd2>
		check_sum = 0;
 8001cda:	4b32      	ldr	r3, [pc, #200]	; (8001da4 <HAL_UART_RxCpltCallback+0x184>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	701a      	strb	r2, [r3, #0]
		write_data = 0;
 8001ce0:	4b31      	ldr	r3, [pc, #196]	; (8001da8 <HAL_UART_RxCpltCallback+0x188>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
		ind_data = 0;
 8001ce6:	4b31      	ldr	r3, [pc, #196]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
		size_data = 0;
 8001cec:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	701a      	strb	r2, [r3, #0]
	}
	if (ind_data == size_data) {
 8001cf2:	4b2e      	ldr	r3, [pc, #184]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001cf4:	781a      	ldrb	r2, [r3, #0]
 8001cf6:	4b2e      	ldr	r3, [pc, #184]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d101      	bne.n	8001d02 <HAL_UART_RxCpltCallback+0xe2>
		HAL_GetTick();
 8001cfe:	f002 f99d 	bl	800403c <HAL_GetTick>
	}
	if (rx_data[0] == '\r') {
 8001d02:	4b27      	ldr	r3, [pc, #156]	; (8001da0 <HAL_UART_RxCpltCallback+0x180>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b0d      	cmp	r3, #13
 8001d08:	d145      	bne.n	8001d96 <HAL_UART_RxCpltCallback+0x176>

		//size_data = (temp_data[1] - 48) * 100 + (temp_data[2] - 48) * 10 + (temp_data[3] - 48);
		uint8_t check_sum_data = (temp_data[size_data - 3] - 48) * 100 + (temp_data[size_data - 2] - 48) * 10 + (temp_data[size_data - 1] - 48);
 8001d0a:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	3b03      	subs	r3, #3
 8001d10:	4a28      	ldr	r2, [pc, #160]	; (8001db4 <HAL_UART_RxCpltCallback+0x194>)
 8001d12:	5cd3      	ldrb	r3, [r2, r3]
 8001d14:	461a      	mov	r2, r3
 8001d16:	0092      	lsls	r2, r2, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	0091      	lsls	r1, r2, #2
 8001d1e:	461a      	mov	r2, r3
 8001d20:	460b      	mov	r3, r1
 8001d22:	4413      	add	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	4b21      	ldr	r3, [pc, #132]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	3b02      	subs	r3, #2
 8001d2e:	4921      	ldr	r1, [pc, #132]	; (8001db4 <HAL_UART_RxCpltCallback+0x194>)
 8001d30:	5ccb      	ldrb	r3, [r1, r3]
 8001d32:	4619      	mov	r1, r3
 8001d34:	0089      	lsls	r1, r1, #2
 8001d36:	440b      	add	r3, r1
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	4413      	add	r3, r2
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	4b1b      	ldr	r3, [pc, #108]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	3b01      	subs	r3, #1
 8001d46:	491b      	ldr	r1, [pc, #108]	; (8001db4 <HAL_UART_RxCpltCallback+0x194>)
 8001d48:	5ccb      	ldrb	r3, [r1, r3]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	3330      	adds	r3, #48	; 0x30
 8001d50:	73fb      	strb	r3, [r7, #15]
		write_data = 0;
 8001d52:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <HAL_UART_RxCpltCallback+0x188>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	701a      	strb	r2, [r3, #0]
		if (check_sum == check_sum_data && ind_data == size_data + 1) {
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_UART_RxCpltCallback+0x184>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	7bfa      	ldrb	r2, [r7, #15]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d119      	bne.n	8001d96 <HAL_UART_RxCpltCallback+0x176>
 8001d62:	4b12      	ldr	r3, [pc, #72]	; (8001dac <HAL_UART_RxCpltCallback+0x18c>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d111      	bne.n	8001d96 <HAL_UART_RxCpltCallback+0x176>
			timer = HAL_GetTick();
 8001d72:	f002 f963 	bl	800403c <HAL_GetTick>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4a0f      	ldr	r2, [pc, #60]	; (8001db8 <HAL_UART_RxCpltCallback+0x198>)
 8001d7a:	6013      	str	r3, [r2, #0]
			memcpy(data, &temp_data[5], size_data);
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	461a      	mov	r2, r3
 8001d82:	490e      	ldr	r1, [pc, #56]	; (8001dbc <HAL_UART_RxCpltCallback+0x19c>)
 8001d84:	480e      	ldr	r0, [pc, #56]	; (8001dc0 <HAL_UART_RxCpltCallback+0x1a0>)
 8001d86:	f005 fe09 	bl	800799c <memcpy>
			data[size_data - 8] = '\r';
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <HAL_UART_RxCpltCallback+0x190>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	3b08      	subs	r3, #8
 8001d90:	4a0b      	ldr	r2, [pc, #44]	; (8001dc0 <HAL_UART_RxCpltCallback+0x1a0>)
 8001d92:	210d      	movs	r1, #13
 8001d94:	54d1      	strb	r1, [r2, r3]
		}
	}
}
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200002a4 	.word	0x200002a4
 8001da4:	20000373 	.word	0x20000373
 8001da8:	20000372 	.word	0x20000372
 8001dac:	20000371 	.word	0x20000371
 8001db0:	20000370 	.word	0x20000370
 8001db4:	200002a8 	.word	0x200002a8
 8001db8:	20000374 	.word	0x20000374
 8001dbc:	200002ad 	.word	0x200002ad
 8001dc0:	2000030c 	.word	0x2000030c

08001dc4 <convert_typedef>:
	else
	{
		autonom_flag = false;
	}
}
void convert_typedef(void){
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0

	Wheel_1.motor = 0;
 8001dc8:	4b36      	ldr	r3, [pc, #216]	; (8001ea4 <convert_typedef+0xe0>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Wheel_1.target = 0.0;
 8001dd0:	4b34      	ldr	r3, [pc, #208]	; (8001ea4 <convert_typedef+0xe0>)
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
	Wheel_1.current = 0;
 8001dd8:	4b32      	ldr	r3, [pc, #200]	; (8001ea4 <convert_typedef+0xe0>)
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	615a      	str	r2, [r3, #20]
	Wheel_1.Kp = 14;
 8001de0:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <convert_typedef+0xe0>)
 8001de2:	4a31      	ldr	r2, [pc, #196]	; (8001ea8 <convert_typedef+0xe4>)
 8001de4:	629a      	str	r2, [r3, #40]	; 0x28
	Wheel_1.Ki = 1;
 8001de6:	4b2f      	ldr	r3, [pc, #188]	; (8001ea4 <convert_typedef+0xe0>)
 8001de8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001dec:	62da      	str	r2, [r3, #44]	; 0x2c
	Wheel_1.Kd = 0.1;
 8001dee:	4b2d      	ldr	r3, [pc, #180]	; (8001ea4 <convert_typedef+0xe0>)
 8001df0:	4a2e      	ldr	r2, [pc, #184]	; (8001eac <convert_typedef+0xe8>)
 8001df2:	631a      	str	r2, [r3, #48]	; 0x30
	Wheel_1.wh_L = 0.0;
 8001df4:	4b2b      	ldr	r3, [pc, #172]	; (8001ea4 <convert_typedef+0xe0>)
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	639a      	str	r2, [r3, #56]	; 0x38

	Wheel_2.motor = 1;
 8001dfc:	4b2c      	ldr	r3, [pc, #176]	; (8001eb0 <convert_typedef+0xec>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Wheel_2.target = 0.0;
 8001e04:	4b2a      	ldr	r3, [pc, #168]	; (8001eb0 <convert_typedef+0xec>)
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	611a      	str	r2, [r3, #16]
	Wheel_2.current = 0;
 8001e0c:	4b28      	ldr	r3, [pc, #160]	; (8001eb0 <convert_typedef+0xec>)
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	615a      	str	r2, [r3, #20]
	Wheel_2.Kp = 14;
 8001e14:	4b26      	ldr	r3, [pc, #152]	; (8001eb0 <convert_typedef+0xec>)
 8001e16:	4a24      	ldr	r2, [pc, #144]	; (8001ea8 <convert_typedef+0xe4>)
 8001e18:	629a      	str	r2, [r3, #40]	; 0x28
	Wheel_2.Ki = 1;
 8001e1a:	4b25      	ldr	r3, [pc, #148]	; (8001eb0 <convert_typedef+0xec>)
 8001e1c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e20:	62da      	str	r2, [r3, #44]	; 0x2c
	Wheel_2.Kd = 0.1;
 8001e22:	4b23      	ldr	r3, [pc, #140]	; (8001eb0 <convert_typedef+0xec>)
 8001e24:	4a21      	ldr	r2, [pc, #132]	; (8001eac <convert_typedef+0xe8>)
 8001e26:	631a      	str	r2, [r3, #48]	; 0x30
	Wheel_2.wh_L = 0.0;
 8001e28:	4b21      	ldr	r3, [pc, #132]	; (8001eb0 <convert_typedef+0xec>)
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	639a      	str	r2, [r3, #56]	; 0x38

	Wheel_3.motor = 2;
 8001e30:	4b20      	ldr	r3, [pc, #128]	; (8001eb4 <convert_typedef+0xf0>)
 8001e32:	2202      	movs	r2, #2
 8001e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Wheel_3.target = 0.0;
 8001e38:	4b1e      	ldr	r3, [pc, #120]	; (8001eb4 <convert_typedef+0xf0>)
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
	Wheel_3.current = 0;
 8001e40:	4b1c      	ldr	r3, [pc, #112]	; (8001eb4 <convert_typedef+0xf0>)
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	615a      	str	r2, [r3, #20]
	Wheel_3.Kp = 14;
 8001e48:	4b1a      	ldr	r3, [pc, #104]	; (8001eb4 <convert_typedef+0xf0>)
 8001e4a:	4a17      	ldr	r2, [pc, #92]	; (8001ea8 <convert_typedef+0xe4>)
 8001e4c:	629a      	str	r2, [r3, #40]	; 0x28
	Wheel_3.Ki = 1;
 8001e4e:	4b19      	ldr	r3, [pc, #100]	; (8001eb4 <convert_typedef+0xf0>)
 8001e50:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e54:	62da      	str	r2, [r3, #44]	; 0x2c
	Wheel_3.Kd = 0.1;
 8001e56:	4b17      	ldr	r3, [pc, #92]	; (8001eb4 <convert_typedef+0xf0>)
 8001e58:	4a14      	ldr	r2, [pc, #80]	; (8001eac <convert_typedef+0xe8>)
 8001e5a:	631a      	str	r2, [r3, #48]	; 0x30
	Wheel_3.wh_L = 0.0;
 8001e5c:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <convert_typedef+0xf0>)
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	639a      	str	r2, [r3, #56]	; 0x38

	Wheel_4.motor = 3;
 8001e64:	4b14      	ldr	r3, [pc, #80]	; (8001eb8 <convert_typedef+0xf4>)
 8001e66:	2203      	movs	r2, #3
 8001e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Wheel_4.target = 0.0;
 8001e6c:	4b12      	ldr	r3, [pc, #72]	; (8001eb8 <convert_typedef+0xf4>)
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
	Wheel_4.current = 0;
 8001e74:	4b10      	ldr	r3, [pc, #64]	; (8001eb8 <convert_typedef+0xf4>)
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	615a      	str	r2, [r3, #20]
	Wheel_4.Kp = 14;
 8001e7c:	4b0e      	ldr	r3, [pc, #56]	; (8001eb8 <convert_typedef+0xf4>)
 8001e7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <convert_typedef+0xe4>)
 8001e80:	629a      	str	r2, [r3, #40]	; 0x28
	Wheel_4.Ki = 1;
 8001e82:	4b0d      	ldr	r3, [pc, #52]	; (8001eb8 <convert_typedef+0xf4>)
 8001e84:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e88:	62da      	str	r2, [r3, #44]	; 0x2c
	Wheel_4.Kd = 0.1;
 8001e8a:	4b0b      	ldr	r3, [pc, #44]	; (8001eb8 <convert_typedef+0xf4>)
 8001e8c:	4a07      	ldr	r2, [pc, #28]	; (8001eac <convert_typedef+0xe8>)
 8001e8e:	631a      	str	r2, [r3, #48]	; 0x30
	Wheel_4.wh_L = 0.0;
 8001e90:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <convert_typedef+0xf4>)
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	200000e4 	.word	0x200000e4
 8001ea8:	41600000 	.word	0x41600000
 8001eac:	3dcccccd 	.word	0x3dcccccd
 8001eb0:	20000124 	.word	0x20000124
 8001eb4:	20000164 	.word	0x20000164
 8001eb8:	200001a4 	.word	0x200001a4

08001ebc <set_voltage>:
		  chain_control(position);
	  }

	}
}
void set_voltage(uint8_t motor , float duty) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	ed87 0a00 	vstr	s0, [r7]
 8001ec8:	71fb      	strb	r3, [r7, #7]
 if(duty > 1.0) duty = 1.0;
 8001eca:	edd7 7a00 	vldr	s15, [r7]
 8001ece:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ed2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eda:	dd02      	ble.n	8001ee2 <set_voltage+0x26>
 8001edc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001ee0:	603b      	str	r3, [r7, #0]
 if(duty < -1.0) duty = -1.0;
 8001ee2:	edd7 7a00 	vldr	s15, [r7]
 8001ee6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef2:	d501      	bpl.n	8001ef8 <set_voltage+0x3c>
 8001ef4:	4b8e      	ldr	r3, [pc, #568]	; (8002130 <set_voltage+0x274>)
 8001ef6:	603b      	str	r3, [r7, #0]
 switch(motor) {
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	f200 8114 	bhi.w	8002128 <set_voltage+0x26c>
 8001f00:	a201      	add	r2, pc, #4	; (adr r2, 8001f08 <set_voltage+0x4c>)
 8001f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f06:	bf00      	nop
 8001f08:	08001f19 	.word	0x08001f19
 8001f0c:	08001f9b 	.word	0x08001f9b
 8001f10:	08002021 	.word	0x08002021
 8001f14:	080020a3 	.word	0x080020a3
 case 0:
	 if(duty >= 0.0)  {
 8001f18:	edd7 7a00 	vldr	s15, [r7]
 8001f1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f24:	db1b      	blt.n	8001f5e <set_voltage+0xa2>
		 TIM4->CCR1 = ((int32_t)(TIM4->ARR * duty));   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001f26:	4b83      	ldr	r3, [pc, #524]	; (8002134 <set_voltage+0x278>)
 8001f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2a:	ee07 3a90 	vmov	s15, r3
 8001f2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f32:	edd7 7a00 	vldr	s15, [r7]
 8001f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f3e:	4b7d      	ldr	r3, [pc, #500]	; (8002134 <set_voltage+0x278>)
 8001f40:	ee17 2a90 	vmov	r2, s15
 8001f44:	635a      	str	r2, [r3, #52]	; 0x34
 8001f46:	2200      	movs	r2, #0
 8001f48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f4c:	487a      	ldr	r0, [pc, #488]	; (8002138 <set_voltage+0x27c>)
 8001f4e:	f002 ff31 	bl	8004db4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	2180      	movs	r1, #128	; 0x80
 8001f56:	4879      	ldr	r0, [pc, #484]	; (800213c <set_voltage+0x280>)
 8001f58:	f002 ff2c 	bl	8004db4 <HAL_GPIO_WritePin>
  }
	 else {   TIM4->CCR1 = ((int32_t)(-(TIM4->ARR * duty)));
	 	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
	 	 HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
	 }
  break;
 8001f5c:	e0e4      	b.n	8002128 <set_voltage+0x26c>
	 else {   TIM4->CCR1 = ((int32_t)(-(TIM4->ARR * duty)));
 8001f5e:	4b75      	ldr	r3, [pc, #468]	; (8002134 <set_voltage+0x278>)
 8001f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f62:	ee07 3a90 	vmov	s15, r3
 8001f66:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f6a:	edd7 7a00 	vldr	s15, [r7]
 8001f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f72:	eef1 7a67 	vneg.f32	s15, s15
 8001f76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f7a:	4b6e      	ldr	r3, [pc, #440]	; (8002134 <set_voltage+0x278>)
 8001f7c:	ee17 2a90 	vmov	r2, s15
 8001f80:	635a      	str	r2, [r3, #52]	; 0x34
	 	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001f82:	2201      	movs	r2, #1
 8001f84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f88:	486b      	ldr	r0, [pc, #428]	; (8002138 <set_voltage+0x27c>)
 8001f8a:	f002 ff13 	bl	8004db4 <HAL_GPIO_WritePin>
	 	 HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	2180      	movs	r1, #128	; 0x80
 8001f92:	486a      	ldr	r0, [pc, #424]	; (800213c <set_voltage+0x280>)
 8001f94:	f002 ff0e 	bl	8004db4 <HAL_GPIO_WritePin>
  break;
 8001f98:	e0c6      	b.n	8002128 <set_voltage+0x26c>
  case 1:
	  if(duty >= 0.0)  {
 8001f9a:	edd7 7a00 	vldr	s15, [r7]
 8001f9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa6:	db1c      	blt.n	8001fe2 <set_voltage+0x126>
		  TIM4->CCR2 = ((int32_t)(TIM4->ARR * duty));   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001fa8:	4b62      	ldr	r3, [pc, #392]	; (8002134 <set_voltage+0x278>)
 8001faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fac:	ee07 3a90 	vmov	s15, r3
 8001fb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fb4:	edd7 7a00 	vldr	s15, [r7]
 8001fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc0:	4b5c      	ldr	r3, [pc, #368]	; (8002134 <set_voltage+0x278>)
 8001fc2:	ee17 2a90 	vmov	r2, s15
 8001fc6:	639a      	str	r2, [r3, #56]	; 0x38
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fce:	485a      	ldr	r0, [pc, #360]	; (8002138 <set_voltage+0x27c>)
 8001fd0:	f002 fef0 	bl	8004db4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fda:	4859      	ldr	r0, [pc, #356]	; (8002140 <set_voltage+0x284>)
 8001fdc:	f002 feea 	bl	8004db4 <HAL_GPIO_WritePin>
  }
	  else {   TIM4->CCR2 = ((int32_t)(-(TIM4->ARR * duty)));
	  	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
	  }
  break;
 8001fe0:	e0a2      	b.n	8002128 <set_voltage+0x26c>
	  else {   TIM4->CCR2 = ((int32_t)(-(TIM4->ARR * duty)));
 8001fe2:	4b54      	ldr	r3, [pc, #336]	; (8002134 <set_voltage+0x278>)
 8001fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fee:	edd7 7a00 	vldr	s15, [r7]
 8001ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ff6:	eef1 7a67 	vneg.f32	s15, s15
 8001ffa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ffe:	4b4d      	ldr	r3, [pc, #308]	; (8002134 <set_voltage+0x278>)
 8002000:	ee17 2a90 	vmov	r2, s15
 8002004:	639a      	str	r2, [r3, #56]	; 0x38
	  	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8002006:	2201      	movs	r2, #1
 8002008:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800200c:	484a      	ldr	r0, [pc, #296]	; (8002138 <set_voltage+0x27c>)
 800200e:	f002 fed1 	bl	8004db4 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002018:	4849      	ldr	r0, [pc, #292]	; (8002140 <set_voltage+0x284>)
 800201a:	f002 fecb 	bl	8004db4 <HAL_GPIO_WritePin>
  break;
 800201e:	e083      	b.n	8002128 <set_voltage+0x26c>
  case 2:
	  if(duty >= 0.0)  {
 8002020:	edd7 7a00 	vldr	s15, [r7]
 8002024:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202c:	db1b      	blt.n	8002066 <set_voltage+0x1aa>
		  TIM4->CCR3 = ((int32_t)(TIM4->ARR * duty));   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 800202e:	4b41      	ldr	r3, [pc, #260]	; (8002134 <set_voltage+0x278>)
 8002030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002032:	ee07 3a90 	vmov	s15, r3
 8002036:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800203a:	edd7 7a00 	vldr	s15, [r7]
 800203e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002046:	4b3b      	ldr	r3, [pc, #236]	; (8002134 <set_voltage+0x278>)
 8002048:	ee17 2a90 	vmov	r2, s15
 800204c:	63da      	str	r2, [r3, #60]	; 0x3c
 800204e:	2200      	movs	r2, #0
 8002050:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002054:	4839      	ldr	r0, [pc, #228]	; (800213c <set_voltage+0x280>)
 8002056:	f002 fead 	bl	8004db4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_2, GPIO_PIN_SET);
 800205a:	2201      	movs	r2, #1
 800205c:	2104      	movs	r1, #4
 800205e:	4837      	ldr	r0, [pc, #220]	; (800213c <set_voltage+0x280>)
 8002060:	f002 fea8 	bl	8004db4 <HAL_GPIO_WritePin>
  }
	  else {   TIM4->CCR3 = ((int32_t)(-(TIM4->ARR * duty)));
	  	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
	  	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
	  }
  break;
 8002064:	e060      	b.n	8002128 <set_voltage+0x26c>
	  else {   TIM4->CCR3 = ((int32_t)(-(TIM4->ARR * duty)));
 8002066:	4b33      	ldr	r3, [pc, #204]	; (8002134 <set_voltage+0x278>)
 8002068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206a:	ee07 3a90 	vmov	s15, r3
 800206e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002072:	edd7 7a00 	vldr	s15, [r7]
 8002076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800207a:	eef1 7a67 	vneg.f32	s15, s15
 800207e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002082:	4b2c      	ldr	r3, [pc, #176]	; (8002134 <set_voltage+0x278>)
 8002084:	ee17 2a90 	vmov	r2, s15
 8002088:	63da      	str	r2, [r3, #60]	; 0x3c
	  	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 800208a:	2201      	movs	r2, #1
 800208c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002090:	482a      	ldr	r0, [pc, #168]	; (800213c <set_voltage+0x280>)
 8002092:	f002 fe8f 	bl	8004db4 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8002096:	2200      	movs	r2, #0
 8002098:	2104      	movs	r1, #4
 800209a:	4828      	ldr	r0, [pc, #160]	; (800213c <set_voltage+0x280>)
 800209c:	f002 fe8a 	bl	8004db4 <HAL_GPIO_WritePin>
  break;
 80020a0:	e042      	b.n	8002128 <set_voltage+0x26c>
  case 3:
	  if(duty >= 0.0)  {
 80020a2:	edd7 7a00 	vldr	s15, [r7]
 80020a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ae:	db1c      	blt.n	80020ea <set_voltage+0x22e>
		  TIM4->CCR4 = ((int32_t)(TIM4->ARR * duty));   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80020b0:	4b20      	ldr	r3, [pc, #128]	; (8002134 <set_voltage+0x278>)
 80020b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b4:	ee07 3a90 	vmov	s15, r3
 80020b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020bc:	edd7 7a00 	vldr	s15, [r7]
 80020c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020c8:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <set_voltage+0x278>)
 80020ca:	ee17 2a90 	vmov	r2, s15
 80020ce:	641a      	str	r2, [r3, #64]	; 0x40
 80020d0:	2200      	movs	r2, #0
 80020d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020d6:	4819      	ldr	r0, [pc, #100]	; (800213c <set_voltage+0x280>)
 80020d8:	f002 fe6c 	bl	8004db4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80020dc:	2201      	movs	r2, #1
 80020de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020e2:	4817      	ldr	r0, [pc, #92]	; (8002140 <set_voltage+0x284>)
 80020e4:	f002 fe66 	bl	8004db4 <HAL_GPIO_WritePin>
  }
	  else {   TIM4->CCR4 = ((int32_t)(-(TIM4->ARR * duty)));
	  	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
	  }
  break;
 80020e8:	e01d      	b.n	8002126 <set_voltage+0x26a>
	  else {   TIM4->CCR4 = ((int32_t)(-(TIM4->ARR * duty)));
 80020ea:	4b12      	ldr	r3, [pc, #72]	; (8002134 <set_voltage+0x278>)
 80020ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ee:	ee07 3a90 	vmov	s15, r3
 80020f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020f6:	edd7 7a00 	vldr	s15, [r7]
 80020fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020fe:	eef1 7a67 	vneg.f32	s15, s15
 8002102:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002106:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <set_voltage+0x278>)
 8002108:	ee17 2a90 	vmov	r2, s15
 800210c:	641a      	str	r2, [r3, #64]	; 0x40
	  	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 800210e:	2201      	movs	r2, #1
 8002110:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002114:	4809      	ldr	r0, [pc, #36]	; (800213c <set_voltage+0x280>)
 8002116:	f002 fe4d 	bl	8004db4 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800211a:	2200      	movs	r2, #0
 800211c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002120:	4807      	ldr	r0, [pc, #28]	; (8002140 <set_voltage+0x284>)
 8002122:	f002 fe47 	bl	8004db4 <HAL_GPIO_WritePin>
  break;
 8002126:	bf00      	nop
 }
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	bf800000 	.word	0xbf800000
 8002134:	40000800 	.word	0x40000800
 8002138:	40020800 	.word	0x40020800
 800213c:	40021000 	.word	0x40021000
 8002140:	40020400 	.word	0x40020400

08002144 <PID_Controller>:
void PID_Controller(PID *reg){
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]

	reg->error = reg->target - reg->current;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	edd3 7a05 	vldr	s15, [r3, #20]
 8002158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	edc3 7a06 	vstr	s15, [r3, #24]

	reg->sum_error += reg->error;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	ed93 7a07 	vldr	s14, [r3, #28]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	edd3 7a06 	vldr	s15, [r3, #24]
 800216e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	edc3 7a07 	vstr	s15, [r3, #28]
    if(reg->sum_error > 1) reg->sum_error = 1;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	edd3 7a07 	vldr	s15, [r3, #28]
 800217e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002182:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800218a:	dd03      	ble.n	8002194 <PID_Controller+0x50>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002192:	61da      	str	r2, [r3, #28]
    if(reg->sum_error < -1) reg->sum_error = -1;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	edd3 7a07 	vldr	s15, [r3, #28]
 800219a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800219e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a6:	d502      	bpl.n	80021ae <PID_Controller+0x6a>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a28      	ldr	r2, [pc, #160]	; (800224c <PID_Controller+0x108>)
 80021ac:	61da      	str	r2, [r3, #28]

    reg->P  = reg->Kp * reg->error;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80021ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	edc3 7a00 	vstr	s15, [r3]
    reg->I  = reg->Ki * reg->sum_error;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	edd3 7a07 	vldr	s15, [r3, #28]
 80021d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	edc3 7a01 	vstr	s15, [r3, #4]
    reg->dif_error = reg->error - reg->old_error;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	ed93 7a06 	vldr	s14, [r3, #24]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80021e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	edc3 7a08 	vstr	s15, [r3, #32]
    reg->D  = reg->Kd * reg->dif_error;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	edd3 7a08 	vldr	s15, [r3, #32]
 80021fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	edc3 7a02 	vstr	s15, [r3, #8]
    reg->output  = reg->P  + reg->I  + reg->D ;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	ed93 7a00 	vldr	s14, [r3]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002212:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	edd3 7a02 	vldr	s15, [r3, #8]
 800221c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    set_voltage(  reg->motor , reg->output );
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002232:	eeb0 0a67 	vmov.f32	s0, s15
 8002236:	4610      	mov	r0, r2
 8002238:	f7ff fe40 	bl	8001ebc <set_voltage>
    reg->old_error = reg->error;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	699a      	ldr	r2, [r3, #24]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	635a      	str	r2, [r3, #52]	; 0x34
 }
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	bf800000 	.word	0xbf800000

08002250 <matrixSetCell>:
    for(i = 0; i < rows; i++)
        for(j = 0; j < columns; j++)
          *(new_m+columns*i+j) = *(m+columns*i+j);
}
void matrixSetCell(float *m, char rows, char columns, char row, char column, float val)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	4608      	mov	r0, r1
 800225a:	4611      	mov	r1, r2
 800225c:	461a      	mov	r2, r3
 800225e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002262:	4603      	mov	r3, r0
 8002264:	72fb      	strb	r3, [r7, #11]
 8002266:	460b      	mov	r3, r1
 8002268:	72bb      	strb	r3, [r7, #10]
 800226a:	4613      	mov	r3, r2
 800226c:	727b      	strb	r3, [r7, #9]
  *(m+columns*(row-1)+column-1) = val;
 800226e:	7abb      	ldrb	r3, [r7, #10]
 8002270:	7a7a      	ldrb	r2, [r7, #9]
 8002272:	3a01      	subs	r2, #1
 8002274:	fb02 f303 	mul.w	r3, r2, r3
 8002278:	461a      	mov	r2, r3
 800227a:	7e3b      	ldrb	r3, [r7, #24]
 800227c:	4413      	add	r3, r2
 800227e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002282:	3b01      	subs	r3, #1
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	4413      	add	r3, r2
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	601a      	str	r2, [r3, #0]
}
 800228e:	bf00      	nop
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <matrixGetCell>:
for(i = 0; i < rows; i++)
   for(j = 0; j < columns; j++)
      *(m+columns*i+j) = val;
}
float matrixGetCell(float *m, char rows, char columns, char row, char column)
{
 800229a:	b480      	push	{r7}
 800229c:	b083      	sub	sp, #12
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
 80022a2:	4608      	mov	r0, r1
 80022a4:	4611      	mov	r1, r2
 80022a6:	461a      	mov	r2, r3
 80022a8:	4603      	mov	r3, r0
 80022aa:	70fb      	strb	r3, [r7, #3]
 80022ac:	460b      	mov	r3, r1
 80022ae:	70bb      	strb	r3, [r7, #2]
 80022b0:	4613      	mov	r3, r2
 80022b2:	707b      	strb	r3, [r7, #1]
  return *(m+columns*(row-1)+column-1);
 80022b4:	78bb      	ldrb	r3, [r7, #2]
 80022b6:	787a      	ldrb	r2, [r7, #1]
 80022b8:	3a01      	subs	r2, #1
 80022ba:	fb02 f303 	mul.w	r3, r2, r3
 80022be:	461a      	mov	r2, r3
 80022c0:	7c3b      	ldrb	r3, [r7, #16]
 80022c2:	4413      	add	r3, r2
 80022c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022c8:	3b01      	subs	r3, #1
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	4413      	add	r3, r2
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	ee07 3a90 	vmov	s15, r3
}
 80022d6:	eeb0 0a67 	vmov.f32	s0, s15
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <matrixMultiplyM2M>:
void matrixMultiplyM2M(float *m1, char rows1, char columns1, float *m2, char rows2, char columns2, float *new_m)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b087      	sub	sp, #28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	607b      	str	r3, [r7, #4]
 80022ee:	460b      	mov	r3, r1
 80022f0:	72fb      	strb	r3, [r7, #11]
 80022f2:	4613      	mov	r3, r2
 80022f4:	72bb      	strb	r3, [r7, #10]
float Sum;
char i,j,k;

  if (columns1 != rows2)
 80022f6:	7aba      	ldrb	r2, [r7, #10]
 80022f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d004      	beq.n	800230a <matrixMultiplyM2M+0x26>
      *new_m = 0;
 8002300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002302:	f04f 0200 	mov.w	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
            for(k = 0; k < columns1; k++)
                Sum+= (*(m1+columns1*i+k)) * (*(m2+columns2*k+j));
            *(new_m+columns2*i+j) = Sum;
        }
    }
}
 8002308:	e04f      	b.n	80023aa <matrixMultiplyM2M+0xc6>
      for(i = 0; i < rows1; i++)
 800230a:	2300      	movs	r3, #0
 800230c:	74fb      	strb	r3, [r7, #19]
 800230e:	e048      	b.n	80023a2 <matrixMultiplyM2M+0xbe>
        for (j = 0; j < columns2; j++)
 8002310:	2300      	movs	r3, #0
 8002312:	74bb      	strb	r3, [r7, #18]
 8002314:	e03d      	b.n	8002392 <matrixMultiplyM2M+0xae>
            Sum = 0;
 8002316:	f04f 0300 	mov.w	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
            for(k = 0; k < columns1; k++)
 800231c:	2300      	movs	r3, #0
 800231e:	747b      	strb	r3, [r7, #17]
 8002320:	e023      	b.n	800236a <matrixMultiplyM2M+0x86>
                Sum+= (*(m1+columns1*i+k)) * (*(m2+columns2*k+j));
 8002322:	7abb      	ldrb	r3, [r7, #10]
 8002324:	7cfa      	ldrb	r2, [r7, #19]
 8002326:	fb02 f303 	mul.w	r3, r2, r3
 800232a:	461a      	mov	r2, r3
 800232c:	7c7b      	ldrb	r3, [r7, #17]
 800232e:	4413      	add	r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4413      	add	r3, r2
 8002336:	ed93 7a00 	vldr	s14, [r3]
 800233a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800233e:	7c7a      	ldrb	r2, [r7, #17]
 8002340:	fb02 f303 	mul.w	r3, r2, r3
 8002344:	461a      	mov	r2, r3
 8002346:	7cbb      	ldrb	r3, [r7, #18]
 8002348:	4413      	add	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	4413      	add	r3, r2
 8002350:	edd3 7a00 	vldr	s15, [r3]
 8002354:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002358:	ed97 7a05 	vldr	s14, [r7, #20]
 800235c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002360:	edc7 7a05 	vstr	s15, [r7, #20]
            for(k = 0; k < columns1; k++)
 8002364:	7c7b      	ldrb	r3, [r7, #17]
 8002366:	3301      	adds	r3, #1
 8002368:	747b      	strb	r3, [r7, #17]
 800236a:	7c7a      	ldrb	r2, [r7, #17]
 800236c:	7abb      	ldrb	r3, [r7, #10]
 800236e:	429a      	cmp	r2, r3
 8002370:	d3d7      	bcc.n	8002322 <matrixMultiplyM2M+0x3e>
            *(new_m+columns2*i+j) = Sum;
 8002372:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002376:	7cfa      	ldrb	r2, [r7, #19]
 8002378:	fb02 f303 	mul.w	r3, r2, r3
 800237c:	461a      	mov	r2, r3
 800237e:	7cbb      	ldrb	r3, [r7, #18]
 8002380:	4413      	add	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002386:	4413      	add	r3, r2
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	601a      	str	r2, [r3, #0]
        for (j = 0; j < columns2; j++)
 800238c:	7cbb      	ldrb	r3, [r7, #18]
 800238e:	3301      	adds	r3, #1
 8002390:	74bb      	strb	r3, [r7, #18]
 8002392:	7cba      	ldrb	r2, [r7, #18]
 8002394:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002398:	429a      	cmp	r2, r3
 800239a:	d3bc      	bcc.n	8002316 <matrixMultiplyM2M+0x32>
      for(i = 0; i < rows1; i++)
 800239c:	7cfb      	ldrb	r3, [r7, #19]
 800239e:	3301      	adds	r3, #1
 80023a0:	74fb      	strb	r3, [r7, #19]
 80023a2:	7cfa      	ldrb	r2, [r7, #19]
 80023a4:	7afb      	ldrb	r3, [r7, #11]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d3b2      	bcc.n	8002310 <matrixMultiplyM2M+0x2c>
}
 80023aa:	bf00      	nop
 80023ac:	371c      	adds	r7, #28
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <matrixTranspose>:
      for (j = 0; j < columns; j++)
        *(new_m+i*columns+j) = (*(m1+i*columns+j)) - (*(m2+i*columns+j));
  }
}
void matrixTranspose(float *m, char rows, char columns, float *new_m)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b087      	sub	sp, #28
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	60f8      	str	r0, [r7, #12]
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	72fb      	strb	r3, [r7, #11]
 80023c4:	4613      	mov	r3, r2
 80023c6:	72bb      	strb	r3, [r7, #10]
char i,j;
for(i = 0; i < rows; i++)
 80023c8:	2300      	movs	r3, #0
 80023ca:	75fb      	strb	r3, [r7, #23]
 80023cc:	e022      	b.n	8002414 <matrixTranspose+0x5e>
  for (j = 0; j < columns; j++)
 80023ce:	2300      	movs	r3, #0
 80023d0:	75bb      	strb	r3, [r7, #22]
 80023d2:	e018      	b.n	8002406 <matrixTranspose+0x50>
    *(new_m+j*rows+i) = *(m+i*columns+j);
 80023d4:	7dfb      	ldrb	r3, [r7, #23]
 80023d6:	7aba      	ldrb	r2, [r7, #10]
 80023d8:	fb02 f303 	mul.w	r3, r2, r3
 80023dc:	461a      	mov	r2, r3
 80023de:	7dbb      	ldrb	r3, [r7, #22]
 80023e0:	4413      	add	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	441a      	add	r2, r3
 80023e8:	7dbb      	ldrb	r3, [r7, #22]
 80023ea:	7af9      	ldrb	r1, [r7, #11]
 80023ec:	fb01 f303 	mul.w	r3, r1, r3
 80023f0:	4619      	mov	r1, r3
 80023f2:	7dfb      	ldrb	r3, [r7, #23]
 80023f4:	440b      	add	r3, r1
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	440b      	add	r3, r1
 80023fc:	6812      	ldr	r2, [r2, #0]
 80023fe:	601a      	str	r2, [r3, #0]
  for (j = 0; j < columns; j++)
 8002400:	7dbb      	ldrb	r3, [r7, #22]
 8002402:	3301      	adds	r3, #1
 8002404:	75bb      	strb	r3, [r7, #22]
 8002406:	7dba      	ldrb	r2, [r7, #22]
 8002408:	7abb      	ldrb	r3, [r7, #10]
 800240a:	429a      	cmp	r2, r3
 800240c:	d3e2      	bcc.n	80023d4 <matrixTranspose+0x1e>
for(i = 0; i < rows; i++)
 800240e:	7dfb      	ldrb	r3, [r7, #23]
 8002410:	3301      	adds	r3, #1
 8002412:	75fb      	strb	r3, [r7, #23]
 8002414:	7dfa      	ldrb	r2, [r7, #23]
 8002416:	7afb      	ldrb	r3, [r7, #11]
 8002418:	429a      	cmp	r2, r3
 800241a:	d3d8      	bcc.n	80023ce <matrixTranspose+0x18>
}
 800241c:	bf00      	nop
 800241e:	bf00      	nop
 8002420:	371c      	adds	r7, #28
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <matrixCofactor>:
void matrixCofactor(float *m, char size, float *new_m)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b0ec      	sub	sp, #432	; 0x1b0
 800242e:	af00      	add	r7, sp, #0
 8002430:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002434:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002438:	6018      	str	r0, [r3, #0]
 800243a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800243e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002448:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 800244c:	460a      	mov	r2, r1
 800244e:	701a      	strb	r2, [r3, #0]
//float *buf1 = malloc(sizeof(float) * (size-1) * (size-1));
  float bufxx[10][10];
  float *buf1=(float*)bufxx;
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
char i=0,j=0,k=0,l=0, c=0, d=0;
 8002458:	2300      	movs	r3, #0
 800245a:	f887 31af 	strb.w	r3, [r7, #431]	; 0x1af
 800245e:	2300      	movs	r3, #0
 8002460:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
 8002464:	2300      	movs	r3, #0
 8002466:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
 800246a:	2300      	movs	r3, #0
 800246c:	f887 31ac 	strb.w	r3, [r7, #428]	; 0x1ac
 8002470:	2300      	movs	r3, #0
 8002472:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
 8002476:	2300      	movs	r3, #0
 8002478:	f887 31aa 	strb.w	r3, [r7, #426]	; 0x1aa
signed char sign;

while (i<size)
 800247c:	e0f0      	b.n	8002660 <matrixCofactor+0x236>
  {
    j = 0;
 800247e:	2300      	movs	r3, #0
 8002480:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
    while (j<size)
 8002484:	e0dd      	b.n	8002642 <matrixCofactor+0x218>
      {
        k = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
        c = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
        if (((i+j)%2) == 0)
 8002492:	f897 21af 	ldrb.w	r2, [r7, #431]	; 0x1af
 8002496:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 800249a:	4413      	add	r3, r2
 800249c:	b2db      	uxtb	r3, r3
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d103      	bne.n	80024ae <matrixCofactor+0x84>
          sign = 1;
 80024a6:	2301      	movs	r3, #1
 80024a8:	f887 31a9 	strb.w	r3, [r7, #425]	; 0x1a9
 80024ac:	e066      	b.n	800257c <matrixCofactor+0x152>
        else
          sign = -1;
 80024ae:	23ff      	movs	r3, #255	; 0xff
 80024b0:	f887 31a9 	strb.w	r3, [r7, #425]	; 0x1a9


        while (k<(size-1))
 80024b4:	e062      	b.n	800257c <matrixCofactor+0x152>
          {
            if (c == i)
 80024b6:	f897 21ab 	ldrb.w	r2, [r7, #427]	; 0x1ab
 80024ba:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 80024be:	429a      	cmp	r2, r3
 80024c0:	d104      	bne.n	80024cc <matrixCofactor+0xa2>
              c++;
 80024c2:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 80024c6:	3301      	adds	r3, #1
 80024c8:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
            l = 0;
 80024cc:	2300      	movs	r3, #0
 80024ce:	f887 31ac 	strb.w	r3, [r7, #428]	; 0x1ac
            d = 0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	f887 31aa 	strb.w	r3, [r7, #426]	; 0x1aa
            while(l<(size-1))
 80024d8:	e03c      	b.n	8002554 <matrixCofactor+0x12a>
              {
                if (d == j)
 80024da:	f897 21aa 	ldrb.w	r2, [r7, #426]	; 0x1aa
 80024de:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d104      	bne.n	80024f0 <matrixCofactor+0xc6>
                  d++;
 80024e6:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 80024ea:	3301      	adds	r3, #1
 80024ec:	f887 31aa 	strb.w	r3, [r7, #426]	; 0x1aa
                *(buf1+(size-1)*k+l) = *(m+size*c+d);
 80024f0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80024f4:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	f897 21ab 	ldrb.w	r2, [r7, #427]	; 0x1ab
 80024fe:	fb02 f303 	mul.w	r3, r2, r3
 8002502:	461a      	mov	r2, r3
 8002504:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 8002508:	4413      	add	r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8002510:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002514:	6812      	ldr	r2, [r2, #0]
 8002516:	441a      	add	r2, r3
 8002518:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800251c:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	3b01      	subs	r3, #1
 8002524:	f897 11ad 	ldrb.w	r1, [r7, #429]	; 0x1ad
 8002528:	fb01 f303 	mul.w	r3, r1, r3
 800252c:	4619      	mov	r1, r3
 800252e:	f897 31ac 	ldrb.w	r3, [r7, #428]	; 0x1ac
 8002532:	440b      	add	r3, r1
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	f8d7 11a4 	ldr.w	r1, [r7, #420]	; 0x1a4
 800253a:	440b      	add	r3, r1
 800253c:	6812      	ldr	r2, [r2, #0]
 800253e:	601a      	str	r2, [r3, #0]
                l++;
 8002540:	f897 31ac 	ldrb.w	r3, [r7, #428]	; 0x1ac
 8002544:	3301      	adds	r3, #1
 8002546:	f887 31ac 	strb.w	r3, [r7, #428]	; 0x1ac
                d++;
 800254a:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800254e:	3301      	adds	r3, #1
 8002550:	f887 31aa 	strb.w	r3, [r7, #426]	; 0x1aa
            while(l<(size-1))
 8002554:	f897 21ac 	ldrb.w	r2, [r7, #428]	; 0x1ac
 8002558:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800255c:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	3b01      	subs	r3, #1
 8002564:	429a      	cmp	r2, r3
 8002566:	dbb8      	blt.n	80024da <matrixCofactor+0xb0>
              }
            k++;
 8002568:	f897 31ad 	ldrb.w	r3, [r7, #429]	; 0x1ad
 800256c:	3301      	adds	r3, #1
 800256e:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
            c++;
 8002572:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8002576:	3301      	adds	r3, #1
 8002578:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
        while (k<(size-1))
 800257c:	f897 21ad 	ldrb.w	r2, [r7, #429]	; 0x1ad
 8002580:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002584:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	3b01      	subs	r3, #1
 800258c:	429a      	cmp	r2, r3
 800258e:	db92      	blt.n	80024b6 <matrixCofactor+0x8c>
          }
          matrixDet_LU_Transform(buf1, size - 1,(new_m+size*i+j));
 8002590:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002594:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	3b01      	subs	r3, #1
 800259c:	b2d9      	uxtb	r1, r3
 800259e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80025a2:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	f897 21af 	ldrb.w	r2, [r7, #431]	; 0x1af
 80025ac:	fb02 f303 	mul.w	r3, r2, r3
 80025b0:	461a      	mov	r2, r3
 80025b2:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 80025b6:	4413      	add	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 80025be:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 80025c2:	6812      	ldr	r2, [r2, #0]
 80025c4:	4413      	add	r3, r2
 80025c6:	461a      	mov	r2, r3
 80025c8:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 80025cc:	f000 f8be 	bl	800274c <matrixDet_LU_Transform>
        *(new_m+size*i+j)*=sign;
 80025d0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80025d4:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	f897 21af 	ldrb.w	r2, [r7, #431]	; 0x1af
 80025de:	fb02 f303 	mul.w	r3, r2, r3
 80025e2:	461a      	mov	r2, r3
 80025e4:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 80025e8:	4413      	add	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 80025f0:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 80025f4:	6812      	ldr	r2, [r2, #0]
 80025f6:	4413      	add	r3, r2
 80025f8:	ed93 7a00 	vldr	s14, [r3]
 80025fc:	f997 31a9 	ldrsb.w	r3, [r7, #425]	; 0x1a9
 8002600:	ee07 3a90 	vmov	s15, r3
 8002604:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002608:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800260c:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	f897 21af 	ldrb.w	r2, [r7, #431]	; 0x1af
 8002616:	fb02 f303 	mul.w	r3, r2, r3
 800261a:	461a      	mov	r2, r3
 800261c:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8002628:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	4413      	add	r3, r2
 8002630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002634:	edc3 7a00 	vstr	s15, [r3]
        j++;
 8002638:	f897 31ae 	ldrb.w	r3, [r7, #430]	; 0x1ae
 800263c:	3301      	adds	r3, #1
 800263e:	f887 31ae 	strb.w	r3, [r7, #430]	; 0x1ae
    while (j<size)
 8002642:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002646:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 800264a:	f897 21ae 	ldrb.w	r2, [r7, #430]	; 0x1ae
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	f4ff af18 	bcc.w	8002486 <matrixCofactor+0x5c>
      }
    i++;
 8002656:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 800265a:	3301      	adds	r3, #1
 800265c:	f887 31af 	strb.w	r3, [r7, #431]	; 0x1af
while (i<size)
 8002660:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002664:	f2a3 13a5 	subw	r3, r3, #421	; 0x1a5
 8002668:	f897 21af 	ldrb.w	r2, [r7, #431]	; 0x1af
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	429a      	cmp	r2, r3
 8002670:	f4ff af05 	bcc.w	800247e <matrixCofactor+0x54>
  }
}
 8002674:	bf00      	nop
 8002676:	bf00      	nop
 8002678:	f507 77d8 	add.w	r7, r7, #432	; 0x1b0
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <matrixInverse>:
void matrixInverse(float *m, char size, float *new_m)
{
 8002680:	b590      	push	{r4, r7, lr}
 8002682:	b0b3      	sub	sp, #204	; 0xcc
 8002684:	af02      	add	r7, sp, #8
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	460b      	mov	r3, r1
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	72fb      	strb	r3, [r7, #11]
float buf1[4][4];// = malloc(sizeof(float) * size * size);
float buf2 [4][4];//= malloc(sizeof(float) * size * size);
float buf;
float buf3[3][3];
 float det ;
  matrixDet_LU_Transform(m, size,&det);
 800268e:	f107 0210 	add.w	r2, r7, #16
 8002692:	7afb      	ldrb	r3, [r7, #11]
 8002694:	4619      	mov	r1, r3
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f858 	bl	800274c <matrixDet_LU_Transform>
char i,j;

matrixCofactor(m, size, &buf1[0][0]);
 800269c:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80026a0:	7afb      	ldrb	r3, [r7, #11]
 80026a2:	4619      	mov	r1, r3
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f7ff fec0 	bl	800242a <matrixCofactor>
matrixTranspose(&buf1[0][0], size, size, &buf2[0][0]);
 80026aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80026ae:	7afa      	ldrb	r2, [r7, #11]
 80026b0:	7af9      	ldrb	r1, [r7, #11]
 80026b2:	f107 0078 	add.w	r0, r7, #120	; 0x78
 80026b6:	f7ff fe7e 	bl	80023b6 <matrixTranspose>

for (i = 1; i <= size; i++)
 80026ba:	2301      	movs	r3, #1
 80026bc:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 80026c0:	e034      	b.n	800272c <matrixInverse+0xac>
  for (j = 1; j <= size; j++)
 80026c2:	2301      	movs	r3, #1
 80026c4:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 80026c8:	e026      	b.n	8002718 <matrixInverse+0x98>
    {
      buf = matrixGetCell(&buf1[0][0], size, size, i, j)/det;
 80026ca:	f897 40bf 	ldrb.w	r4, [r7, #191]	; 0xbf
 80026ce:	7afa      	ldrb	r2, [r7, #11]
 80026d0:	7af9      	ldrb	r1, [r7, #11]
 80026d2:	f107 0078 	add.w	r0, r7, #120	; 0x78
 80026d6:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	4623      	mov	r3, r4
 80026de:	f7ff fddc 	bl	800229a <matrixGetCell>
 80026e2:	eef0 6a40 	vmov.f32	s13, s0
 80026e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80026ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026ee:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
      matrixSetCell((float*)buf3, size, size, i, j, buf);
 80026f2:	f897 40bf 	ldrb.w	r4, [r7, #191]	; 0xbf
 80026f6:	7afa      	ldrb	r2, [r7, #11]
 80026f8:	7af9      	ldrb	r1, [r7, #11]
 80026fa:	f107 0014 	add.w	r0, r7, #20
 80026fe:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	ed97 0a2e 	vldr	s0, [r7, #184]	; 0xb8
 8002708:	4623      	mov	r3, r4
 800270a:	f7ff fda1 	bl	8002250 <matrixSetCell>
  for (j = 1; j <= size; j++)
 800270e:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 8002712:	3301      	adds	r3, #1
 8002714:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
 8002718:	f897 20be 	ldrb.w	r2, [r7, #190]	; 0xbe
 800271c:	7afb      	ldrb	r3, [r7, #11]
 800271e:	429a      	cmp	r2, r3
 8002720:	d9d3      	bls.n	80026ca <matrixInverse+0x4a>
for (i = 1; i <= size; i++)
 8002722:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8002726:	3301      	adds	r3, #1
 8002728:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 800272c:	f897 20bf 	ldrb.w	r2, [r7, #191]	; 0xbf
 8002730:	7afb      	ldrb	r3, [r7, #11]
 8002732:	429a      	cmp	r2, r3
 8002734:	d9c5      	bls.n	80026c2 <matrixInverse+0x42>
    }
matrixTranspose(&buf3[0][0], size, size, new_m);
 8002736:	7afa      	ldrb	r2, [r7, #11]
 8002738:	7af9      	ldrb	r1, [r7, #11]
 800273a:	f107 0014 	add.w	r0, r7, #20
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f7ff fe39 	bl	80023b6 <matrixTranspose>
}
 8002744:	bf00      	nop
 8002746:	37c4      	adds	r7, #196	; 0xc4
 8002748:	46bd      	mov	sp, r7
 800274a:	bd90      	pop	{r4, r7, pc}

0800274c <matrixDet_LU_Transform>:
void matrixDet_LU_Transform(float *A, char n,float *out) //  ?    ? LU-
{
 800274c:	b480      	push	{r7}
 800274e:	b091      	sub	sp, #68	; 0x44
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	460b      	mov	r3, r1
 8002756:	607a      	str	r2, [r7, #4]
 8002758:	72fb      	strb	r3, [r7, #11]
float temp = 0;//, *LU = malloc(sizeof(float) * n * n);
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	63fb      	str	r3, [r7, #60]	; 0x3c
float LU_ [3][3];
float * LU = (float*)LU_;
 8002760:	f107 0310 	add.w	r3, r7, #16
 8002764:	637b      	str	r3, [r7, #52]	; 0x34
char i,j,k;
for (j = 0; j < n; j++)
 8002766:	2300      	movs	r3, #0
 8002768:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 800276c:	e02d      	b.n	80027ca <matrixDet_LU_Transform+0x7e>
  {
    *(LU+j) = *(A+j);
 800276e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	441a      	add	r2, r3
 8002778:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002780:	440b      	add	r3, r1
 8002782:	6812      	ldr	r2, [r2, #0]
 8002784:	601a      	str	r2, [r3, #0]
    if (j >= 1)
 8002786:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800278a:	2b00      	cmp	r3, #0
 800278c:	d018      	beq.n	80027c0 <matrixDet_LU_Transform+0x74>
      *(LU+j*n) = *(A+j*n)/(*LU);
 800278e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002792:	7afa      	ldrb	r2, [r7, #11]
 8002794:	fb02 f303 	mul.w	r3, r2, r3
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4413      	add	r3, r2
 800279e:	edd3 6a00 	vldr	s13, [r3]
 80027a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027a4:	ed93 7a00 	vldr	s14, [r3]
 80027a8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80027ac:	7afa      	ldrb	r2, [r7, #11]
 80027ae:	fb02 f303 	mul.w	r3, r2, r3
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027b6:	4413      	add	r3, r2
 80027b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027bc:	edc3 7a00 	vstr	s15, [r3]
for (j = 0; j < n; j++)
 80027c0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80027c4:	3301      	adds	r3, #1
 80027c6:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 80027ca:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 80027ce:	7afb      	ldrb	r3, [r7, #11]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d3cc      	bcc.n	800276e <matrixDet_LU_Transform+0x22>
  }
for (i = 1; i < n; i++)
 80027d4:	2301      	movs	r3, #1
 80027d6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80027da:	e0df      	b.n	800299c <matrixDet_LU_Transform+0x250>
  {
    for (j = i; j < n; j++)
 80027dc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80027e0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 80027e4:	e05a      	b.n	800289c <matrixDet_LU_Transform+0x150>
      {
        for (k = 0; k <= (i-1); k++)
 80027e6:	2300      	movs	r3, #0
 80027e8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 80027ec:	e028      	b.n	8002840 <matrixDet_LU_Transform+0xf4>
          temp += (*(LU+n*i+k))*(*(LU+k*n+j));
 80027ee:	7afb      	ldrb	r3, [r7, #11]
 80027f0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80027f4:	fb02 f303 	mul.w	r3, r2, r3
 80027f8:	461a      	mov	r2, r3
 80027fa:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80027fe:	4413      	add	r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002804:	4413      	add	r3, r2
 8002806:	ed93 7a00 	vldr	s14, [r3]
 800280a:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800280e:	7afa      	ldrb	r2, [r7, #11]
 8002810:	fb02 f303 	mul.w	r3, r2, r3
 8002814:	461a      	mov	r2, r3
 8002816:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800281a:	4413      	add	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002820:	4413      	add	r3, r2
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800282e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002832:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        for (k = 0; k <= (i-1); k++)
 8002836:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800283a:	3301      	adds	r3, #1
 800283c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8002840:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8002844:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002848:	429a      	cmp	r2, r3
 800284a:	d8d0      	bhi.n	80027ee <matrixDet_LU_Transform+0xa2>
        *(LU+i*n+j) = *(A+i*n+j) - temp;
 800284c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002850:	7afa      	ldrb	r2, [r7, #11]
 8002852:	fb02 f303 	mul.w	r3, r2, r3
 8002856:	461a      	mov	r2, r3
 8002858:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	4413      	add	r3, r2
 8002864:	ed93 7a00 	vldr	s14, [r3]
 8002868:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800286c:	7afa      	ldrb	r2, [r7, #11]
 800286e:	fb02 f303 	mul.w	r3, r2, r3
 8002872:	461a      	mov	r2, r3
 8002874:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800287e:	4413      	add	r3, r2
 8002880:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002884:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002888:	edc3 7a00 	vstr	s15, [r3]
        temp = 0;
 800288c:	f04f 0300 	mov.w	r3, #0
 8002890:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (j = i; j < n; j++)
 8002892:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002896:	3301      	adds	r3, #1
 8002898:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 800289c:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 80028a0:	7afb      	ldrb	r3, [r7, #11]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d39f      	bcc.n	80027e6 <matrixDet_LU_Transform+0x9a>
      }
    for (j = i+1; j < n; j++)
 80028a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80028aa:	3301      	adds	r3, #1
 80028ac:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 80028b0:	e06a      	b.n	8002988 <matrixDet_LU_Transform+0x23c>
      {
        for (k = 0; k <= (i-1); k++)
 80028b2:	2300      	movs	r3, #0
 80028b4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 80028b8:	e028      	b.n	800290c <matrixDet_LU_Transform+0x1c0>
          temp += (*(LU+j*n+k))*(*(LU+k*n+i));
 80028ba:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80028be:	7afa      	ldrb	r2, [r7, #11]
 80028c0:	fb02 f303 	mul.w	r3, r2, r3
 80028c4:	461a      	mov	r2, r3
 80028c6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80028ca:	4413      	add	r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028d0:	4413      	add	r3, r2
 80028d2:	ed93 7a00 	vldr	s14, [r3]
 80028d6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80028da:	7afa      	ldrb	r2, [r7, #11]
 80028dc:	fb02 f303 	mul.w	r3, r2, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80028e6:	4413      	add	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028ec:	4413      	add	r3, r2
 80028ee:	edd3 7a00 	vldr	s15, [r3]
 80028f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028f6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80028fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028fe:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        for (k = 0; k <= (i-1); k++)
 8002902:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002906:	3301      	adds	r3, #1
 8002908:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800290c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8002910:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002914:	429a      	cmp	r2, r3
 8002916:	d8d0      	bhi.n	80028ba <matrixDet_LU_Transform+0x16e>
        *(LU+j*n+i) = ((*(A+j*n+i)) - temp)/(*(LU+i*n+i));
 8002918:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800291c:	7afa      	ldrb	r2, [r7, #11]
 800291e:	fb02 f303 	mul.w	r3, r2, r3
 8002922:	461a      	mov	r2, r3
 8002924:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002928:	4413      	add	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	4413      	add	r3, r2
 8002930:	ed93 7a00 	vldr	s14, [r3]
 8002934:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002938:	ee77 6a67 	vsub.f32	s13, s14, s15
 800293c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002940:	7afa      	ldrb	r2, [r7, #11]
 8002942:	fb02 f303 	mul.w	r3, r2, r3
 8002946:	461a      	mov	r2, r3
 8002948:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002952:	4413      	add	r3, r2
 8002954:	ed93 7a00 	vldr	s14, [r3]
 8002958:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800295c:	7afa      	ldrb	r2, [r7, #11]
 800295e:	fb02 f303 	mul.w	r3, r2, r3
 8002962:	461a      	mov	r2, r3
 8002964:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002968:	4413      	add	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800296e:	4413      	add	r3, r2
 8002970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002974:	edc3 7a00 	vstr	s15, [r3]
        temp = 0;
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (j = i+1; j < n; j++)
 800297e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002982:	3301      	adds	r3, #1
 8002984:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8002988:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800298c:	7afb      	ldrb	r3, [r7, #11]
 800298e:	429a      	cmp	r2, r3
 8002990:	d38f      	bcc.n	80028b2 <matrixDet_LU_Transform+0x166>
for (i = 1; i < n; i++)
 8002992:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002996:	3301      	adds	r3, #1
 8002998:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800299c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80029a0:	7afb      	ldrb	r3, [r7, #11]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	f4ff af1a 	bcc.w	80027dc <matrixDet_LU_Transform+0x90>
      }
  }
temp = 1;
 80029a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80029ac:	63fb      	str	r3, [r7, #60]	; 0x3c
for (i = 0; i < n; i++)
 80029ae:	2300      	movs	r3, #0
 80029b0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80029b4:	e018      	b.n	80029e8 <matrixDet_LU_Transform+0x29c>
  temp *= *(LU+i*n+i);
 80029b6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80029ba:	7afa      	ldrb	r2, [r7, #11]
 80029bc:	fb02 f303 	mul.w	r3, r2, r3
 80029c0:	461a      	mov	r2, r3
 80029c2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80029c6:	4413      	add	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029cc:	4413      	add	r3, r2
 80029ce:	edd3 7a00 	vldr	s15, [r3]
 80029d2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80029d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029da:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
for (i = 0; i < n; i++)
 80029de:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80029e2:	3301      	adds	r3, #1
 80029e4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80029e8:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80029ec:	7afb      	ldrb	r3, [r7, #11]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d3e1      	bcc.n	80029b6 <matrixDet_LU_Transform+0x26a>
*out=temp;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80029f6:	601a      	str	r2, [r3, #0]
}
 80029f8:	bf00      	nop
 80029fa:	3744      	adds	r7, #68	; 0x44
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
			convert_typedef();
 8002a08:	f7ff f9dc 	bl	8001dc4 <convert_typedef>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a0c:	f001 fab0 	bl	8003f70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a10:	f000 f8a8 	bl	8002b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a14:	f7fe fa44 	bl	8000ea0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a18:	f7fe fa22 	bl	8000e60 <MX_DMA_Init>
  MX_TIM4_Init();
 8002a1c:	f000 fd68 	bl	80034f0 <MX_TIM4_Init>
  MX_TIM3_Init();
 8002a20:	f000 fd12 	bl	8003448 <MX_TIM3_Init>
  MX_TIM1_Init();
 8002a24:	f000 fc64 	bl	80032f0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002a28:	f000 fcba 	bl	80033a0 <MX_TIM2_Init>
  MX_TIM8_Init();
 8002a2c:	f000 fe46 	bl	80036bc <MX_TIM8_Init>
  MX_TIM7_Init();
 8002a30:	f000 fe0e 	bl	8003650 <MX_TIM7_Init>
  MX_TIM6_Init();
 8002a34:	f000 fdd6 	bl	80035e4 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8002a38:	f001 f9c4 	bl	8003dc4 <MX_USART1_UART_Init>
  MX_TIM10_Init();
 8002a3c:	f000 fee8 	bl	8003810 <MX_TIM10_Init>
  MX_TIM11_Init();
 8002a40:	f000 ff0a 	bl	8003858 <MX_TIM11_Init>
  MX_TIM9_Init();
 8002a44:	f000 fe92 	bl	800376c <MX_TIM9_Init>
  MX_TIM12_Init();
 8002a48:	f000 ff2a 	bl	80038a0 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	4832      	ldr	r0, [pc, #200]	; (8002b18 <main+0x114>)
 8002a50:	f002 ff72 	bl	8005938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8002a54:	2104      	movs	r1, #4
 8002a56:	4830      	ldr	r0, [pc, #192]	; (8002b18 <main+0x114>)
 8002a58:	f002 ff6e 	bl	8005938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002a5c:	2108      	movs	r1, #8
 8002a5e:	482e      	ldr	r0, [pc, #184]	; (8002b18 <main+0x114>)
 8002a60:	f002 ff6a 	bl	8005938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002a64:	210c      	movs	r1, #12
 8002a66:	482c      	ldr	r0, [pc, #176]	; (8002b18 <main+0x114>)
 8002a68:	f002 ff66 	bl	8005938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	482b      	ldr	r0, [pc, #172]	; (8002b1c <main+0x118>)
 8002a70:	f002 ff62 	bl	8005938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8002a74:	2104      	movs	r1, #4
 8002a76:	4829      	ldr	r0, [pc, #164]	; (8002b1c <main+0x118>)
 8002a78:	f002 ff5e 	bl	8005938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	4828      	ldr	r0, [pc, #160]	; (8002b20 <main+0x11c>)
 8002a80:	f002 ff5a 	bl	8005938 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8002a84:	213c      	movs	r1, #60	; 0x3c
 8002a86:	4827      	ldr	r0, [pc, #156]	; (8002b24 <main+0x120>)
 8002a88:	f003 f8c4 	bl	8005c14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002a8c:	213c      	movs	r1, #60	; 0x3c
 8002a8e:	4826      	ldr	r0, [pc, #152]	; (8002b28 <main+0x124>)
 8002a90:	f003 f8c0 	bl	8005c14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002a94:	213c      	movs	r1, #60	; 0x3c
 8002a96:	4825      	ldr	r0, [pc, #148]	; (8002b2c <main+0x128>)
 8002a98:	f003 f8bc 	bl	8005c14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8002a9c:	213c      	movs	r1, #60	; 0x3c
 8002a9e:	4824      	ldr	r0, [pc, #144]	; (8002b30 <main+0x12c>)
 8002aa0:	f003 f8b8 	bl	8005c14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8002aa4:	4823      	ldr	r0, [pc, #140]	; (8002b34 <main+0x130>)
 8002aa6:	f002 fe87 	bl	80057b8 <HAL_TIM_Base_Start_IT>



  HAL_UART_Receive_DMA (&huart1, rx_data, 1);
 8002aaa:	2201      	movs	r2, #1
 8002aac:	4922      	ldr	r1, [pc, #136]	; (8002b38 <main+0x134>)
 8002aae:	4823      	ldr	r0, [pc, #140]	; (8002b3c <main+0x138>)
 8002ab0:	f003 fe8d 	bl	80067ce <HAL_UART_Receive_DMA>
  target_speed[0] = 0;
 8002ab4:	4b22      	ldr	r3, [pc, #136]	; (8002b40 <main+0x13c>)
 8002ab6:	f04f 0200 	mov.w	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
  target_speed[1] = 0;
 8002abc:	4b20      	ldr	r3, [pc, #128]	; (8002b40 <main+0x13c>)
 8002abe:	f04f 0200 	mov.w	r2, #0
 8002ac2:	605a      	str	r2, [r3, #4]
  target_speed[2] = 0;
 8002ac4:	4b1e      	ldr	r3, [pc, #120]	; (8002b40 <main+0x13c>)
 8002ac6:	f04f 0200 	mov.w	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
  quest_xy[0][0] = 0;
 8002acc:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <main+0x140>)
 8002ace:	f04f 0200 	mov.w	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
  quest_xy[0][1] = 0;
 8002ad4:	4b1b      	ldr	r3, [pc, #108]	; (8002b44 <main+0x140>)
 8002ad6:	f04f 0200 	mov.w	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]
  quest_xy[0][2] = 1;
 8002adc:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <main+0x140>)
 8002ade:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ae2:	609a      	str	r2, [r3, #8]



  //Move_robot_coordinates_X_Y_W(0.2,1,0.0,2.16,0.0);

  Move_robot_coordinates_X_Y_W(0.25,0.7,-0.06,0.1,0.0);
 8002ae4:	ed9f 2a18 	vldr	s4, [pc, #96]	; 8002b48 <main+0x144>
 8002ae8:	eddf 1a18 	vldr	s3, [pc, #96]	; 8002b4c <main+0x148>
 8002aec:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8002b50 <main+0x14c>
 8002af0:	eddf 0a18 	vldr	s1, [pc, #96]	; 8002b54 <main+0x150>
 8002af4:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 8002af8:	f7fe fb4e 	bl	8001198 <Move_robot_coordinates_X_Y_W>
  Move_robot_coordinates_X_Y_W(0.35,0.75,-0.06,2.16,3.38);
 8002afc:	ed9f 2a16 	vldr	s4, [pc, #88]	; 8002b58 <main+0x154>
 8002b00:	eddf 1a16 	vldr	s3, [pc, #88]	; 8002b5c <main+0x158>
 8002b04:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8002b50 <main+0x14c>
 8002b08:	eef6 0a08 	vmov.f32	s1, #104	; 0x3f400000  0.750
 8002b0c:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8002b60 <main+0x15c>
 8002b10:	f7fe fb42 	bl	8001198 <Move_robot_coordinates_X_Y_W>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002b14:	e7fe      	b.n	8002b14 <main+0x110>
 8002b16:	bf00      	nop
 8002b18:	2000049c 	.word	0x2000049c
 8002b1c:	200005bc 	.word	0x200005bc
 8002b20:	20000694 	.word	0x20000694
 8002b24:	20000574 	.word	0x20000574
 8002b28:	2000040c 	.word	0x2000040c
 8002b2c:	20000454 	.word	0x20000454
 8002b30:	200003c4 	.word	0x200003c4
 8002b34:	200004e4 	.word	0x200004e4
 8002b38:	200002a4 	.word	0x200002a4
 8002b3c:	200006dc 	.word	0x200006dc
 8002b40:	200001e4 	.word	0x200001e4
 8002b44:	20000238 	.word	0x20000238
 8002b48:	00000000 	.word	0x00000000
 8002b4c:	3dcccccd 	.word	0x3dcccccd
 8002b50:	bd75c28f 	.word	0xbd75c28f
 8002b54:	3f333333 	.word	0x3f333333
 8002b58:	405851ec 	.word	0x405851ec
 8002b5c:	400a3d71 	.word	0x400a3d71
 8002b60:	3eb33333 	.word	0x3eb33333

08002b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b094      	sub	sp, #80	; 0x50
 8002b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b6a:	f107 0320 	add.w	r3, r7, #32
 8002b6e:	2230      	movs	r2, #48	; 0x30
 8002b70:	2100      	movs	r1, #0
 8002b72:	4618      	mov	r0, r3
 8002b74:	f004 fee0 	bl	8007938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b78:	f107 030c 	add.w	r3, r7, #12
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	60da      	str	r2, [r3, #12]
 8002b86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60bb      	str	r3, [r7, #8]
 8002b8c:	4b28      	ldr	r3, [pc, #160]	; (8002c30 <SystemClock_Config+0xcc>)
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	4a27      	ldr	r2, [pc, #156]	; (8002c30 <SystemClock_Config+0xcc>)
 8002b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b96:	6413      	str	r3, [r2, #64]	; 0x40
 8002b98:	4b25      	ldr	r3, [pc, #148]	; (8002c30 <SystemClock_Config+0xcc>)
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	607b      	str	r3, [r7, #4]
 8002ba8:	4b22      	ldr	r3, [pc, #136]	; (8002c34 <SystemClock_Config+0xd0>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a21      	ldr	r2, [pc, #132]	; (8002c34 <SystemClock_Config+0xd0>)
 8002bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <SystemClock_Config+0xd0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bbc:	607b      	str	r3, [r7, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bc8:	2310      	movs	r3, #16
 8002bca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002bd4:	2308      	movs	r3, #8
 8002bd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002bd8:	23a8      	movs	r3, #168	; 0xa8
 8002bda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bdc:	2302      	movs	r3, #2
 8002bde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002be0:	2307      	movs	r3, #7
 8002be2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002be4:	f107 0320 	add.w	r3, r7, #32
 8002be8:	4618      	mov	r0, r3
 8002bea:	f002 f8fd 	bl	8004de8 <HAL_RCC_OscConfig>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002bf4:	f000 f820 	bl	8002c38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bf8:	230f      	movs	r3, #15
 8002bfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c10:	f107 030c 	add.w	r3, r7, #12
 8002c14:	2105      	movs	r1, #5
 8002c16:	4618      	mov	r0, r3
 8002c18:	f002 fb5e 	bl	80052d8 <HAL_RCC_ClockConfig>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002c22:	f000 f809 	bl	8002c38 <Error_Handler>
  }
}
 8002c26:	bf00      	nop
 8002c28:	3750      	adds	r7, #80	; 0x50
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40023800 	.word	0x40023800
 8002c34:	40007000 	.word	0x40007000

08002c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c3c:	b672      	cpsid	i
}
 8002c3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c40:	e7fe      	b.n	8002c40 <Error_Handler+0x8>
	...

08002c44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <HAL_MspInit+0x4c>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	4a0f      	ldr	r2, [pc, #60]	; (8002c90 <HAL_MspInit+0x4c>)
 8002c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c58:	6453      	str	r3, [r2, #68]	; 0x44
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <HAL_MspInit+0x4c>)
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c62:	607b      	str	r3, [r7, #4]
 8002c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	603b      	str	r3, [r7, #0]
 8002c6a:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <HAL_MspInit+0x4c>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	4a08      	ldr	r2, [pc, #32]	; (8002c90 <HAL_MspInit+0x4c>)
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c74:	6413      	str	r3, [r2, #64]	; 0x40
 8002c76:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <HAL_MspInit+0x4c>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002c82:	2007      	movs	r0, #7
 8002c84:	f001 fab6 	bl	80041f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c88:	bf00      	nop
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40023800 	.word	0x40023800

08002c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c98:	e7fe      	b.n	8002c98 <NMI_Handler+0x4>

08002c9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c9e:	e7fe      	b.n	8002c9e <HardFault_Handler+0x4>

08002ca0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ca4:	e7fe      	b.n	8002ca4 <MemManage_Handler+0x4>

08002ca6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002caa:	e7fe      	b.n	8002caa <BusFault_Handler+0x4>

08002cac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cb0:	e7fe      	b.n	8002cb0 <UsageFault_Handler+0x4>

08002cb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cc4:	bf00      	nop
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr

08002cce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ce0:	f001 f998 	bl	8004014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ce4:	bf00      	nop
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002cec:	4802      	ldr	r0, [pc, #8]	; (8002cf8 <USART1_IRQHandler+0x10>)
 8002cee:	f003 fd9f 	bl	8006830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	200006dc 	.word	0x200006dc
 8002cfc:	00000000 	.word	0x00000000

08002d00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d00:	b5b0      	push	{r4, r5, r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */


	Enc_Counter_0_now = TIM8->CNT;
 8002d06:	4bb8      	ldr	r3, [pc, #736]	; (8002fe8 <TIM6_DAC_IRQHandler+0x2e8>)
 8002d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0a:	b21a      	sxth	r2, r3
 8002d0c:	4bb7      	ldr	r3, [pc, #732]	; (8002fec <TIM6_DAC_IRQHandler+0x2ec>)
 8002d0e:	801a      	strh	r2, [r3, #0]
	Enc_Counter_1_now = TIM2->CNT;
 8002d10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d16:	b21a      	sxth	r2, r3
 8002d18:	4bb5      	ldr	r3, [pc, #724]	; (8002ff0 <TIM6_DAC_IRQHandler+0x2f0>)
 8002d1a:	801a      	strh	r2, [r3, #0]
	Enc_Counter_2_now = TIM3->CNT;
 8002d1c:	4bb5      	ldr	r3, [pc, #724]	; (8002ff4 <TIM6_DAC_IRQHandler+0x2f4>)
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d20:	b21a      	sxth	r2, r3
 8002d22:	4bb5      	ldr	r3, [pc, #724]	; (8002ff8 <TIM6_DAC_IRQHandler+0x2f8>)
 8002d24:	801a      	strh	r2, [r3, #0]
	Enc_Counter_3_now = TIM1->CNT;
 8002d26:	4bb5      	ldr	r3, [pc, #724]	; (8002ffc <TIM6_DAC_IRQHandler+0x2fc>)
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2a:	b21a      	sxth	r2, r3
 8002d2c:	4bb4      	ldr	r3, [pc, #720]	; (8003000 <TIM6_DAC_IRQHandler+0x300>)
 8002d2e:	801a      	strh	r2, [r3, #0]

	 Enc_Counter_0 = TIM8->CNT;
 8002d30:	4bad      	ldr	r3, [pc, #692]	; (8002fe8 <TIM6_DAC_IRQHandler+0x2e8>)
 8002d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d34:	b21a      	sxth	r2, r3
 8002d36:	4bb3      	ldr	r3, [pc, #716]	; (8003004 <TIM6_DAC_IRQHandler+0x304>)
 8002d38:	801a      	strh	r2, [r3, #0]
	 Enc_Counter_1 = TIM2->CNT;
 8002d3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	b21a      	sxth	r2, r3
 8002d42:	4bb1      	ldr	r3, [pc, #708]	; (8003008 <TIM6_DAC_IRQHandler+0x308>)
 8002d44:	801a      	strh	r2, [r3, #0]
	 Enc_Counter_2 = TIM3->CNT;
 8002d46:	4bab      	ldr	r3, [pc, #684]	; (8002ff4 <TIM6_DAC_IRQHandler+0x2f4>)
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4a:	b21a      	sxth	r2, r3
 8002d4c:	4baf      	ldr	r3, [pc, #700]	; (800300c <TIM6_DAC_IRQHandler+0x30c>)
 8002d4e:	801a      	strh	r2, [r3, #0]
	 Enc_Counter_3 = TIM1->CNT;
 8002d50:	4baa      	ldr	r3, [pc, #680]	; (8002ffc <TIM6_DAC_IRQHandler+0x2fc>)
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	b21a      	sxth	r2, r3
 8002d56:	4bae      	ldr	r3, [pc, #696]	; (8003010 <TIM6_DAC_IRQHandler+0x310>)
 8002d58:	801a      	strh	r2, [r3, #0]

	 result_speed_0 = ((float)Enc_Counter_0) *  pi_Radius_pulse_enc * 100.0;
 8002d5a:	4baa      	ldr	r3, [pc, #680]	; (8003004 <TIM6_DAC_IRQHandler+0x304>)
 8002d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d60:	ee07 3a90 	vmov	s15, r3
 8002d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d68:	ee17 0a90 	vmov	r0, s15
 8002d6c:	f7fd fb90 	bl	8000490 <__aeabi_f2d>
 8002d70:	a397      	add	r3, pc, #604	; (adr r3, 8002fd0 <TIM6_DAC_IRQHandler+0x2d0>)
 8002d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d76:	f7fd fbe3 	bl	8000540 <__aeabi_dmul>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4610      	mov	r0, r2
 8002d80:	4619      	mov	r1, r3
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	4ba3      	ldr	r3, [pc, #652]	; (8003014 <TIM6_DAC_IRQHandler+0x314>)
 8002d88:	f7fd fbda 	bl	8000540 <__aeabi_dmul>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4610      	mov	r0, r2
 8002d92:	4619      	mov	r1, r3
 8002d94:	f7fd fe96 	bl	8000ac4 <__aeabi_d2f>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	4a9f      	ldr	r2, [pc, #636]	; (8003018 <TIM6_DAC_IRQHandler+0x318>)
 8002d9c:	6013      	str	r3, [r2, #0]
	 result_speed_1 = ((float)Enc_Counter_1) *  pi_Radius_pulse_enc * 100.0;
 8002d9e:	4b9a      	ldr	r3, [pc, #616]	; (8003008 <TIM6_DAC_IRQHandler+0x308>)
 8002da0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002da4:	ee07 3a90 	vmov	s15, r3
 8002da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dac:	ee17 0a90 	vmov	r0, s15
 8002db0:	f7fd fb6e 	bl	8000490 <__aeabi_f2d>
 8002db4:	a386      	add	r3, pc, #536	; (adr r3, 8002fd0 <TIM6_DAC_IRQHandler+0x2d0>)
 8002db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dba:	f7fd fbc1 	bl	8000540 <__aeabi_dmul>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	4610      	mov	r0, r2
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	4b92      	ldr	r3, [pc, #584]	; (8003014 <TIM6_DAC_IRQHandler+0x314>)
 8002dcc:	f7fd fbb8 	bl	8000540 <__aeabi_dmul>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4610      	mov	r0, r2
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	f7fd fe74 	bl	8000ac4 <__aeabi_d2f>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	4a8f      	ldr	r2, [pc, #572]	; (800301c <TIM6_DAC_IRQHandler+0x31c>)
 8002de0:	6013      	str	r3, [r2, #0]
	 result_speed_2 = ((float)Enc_Counter_2) *  pi_Radius_pulse_enc * 100.0;
 8002de2:	4b8a      	ldr	r3, [pc, #552]	; (800300c <TIM6_DAC_IRQHandler+0x30c>)
 8002de4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002de8:	ee07 3a90 	vmov	s15, r3
 8002dec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002df0:	ee17 0a90 	vmov	r0, s15
 8002df4:	f7fd fb4c 	bl	8000490 <__aeabi_f2d>
 8002df8:	a375      	add	r3, pc, #468	; (adr r3, 8002fd0 <TIM6_DAC_IRQHandler+0x2d0>)
 8002dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfe:	f7fd fb9f 	bl	8000540 <__aeabi_dmul>
 8002e02:	4602      	mov	r2, r0
 8002e04:	460b      	mov	r3, r1
 8002e06:	4610      	mov	r0, r2
 8002e08:	4619      	mov	r1, r3
 8002e0a:	f04f 0200 	mov.w	r2, #0
 8002e0e:	4b81      	ldr	r3, [pc, #516]	; (8003014 <TIM6_DAC_IRQHandler+0x314>)
 8002e10:	f7fd fb96 	bl	8000540 <__aeabi_dmul>
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	4610      	mov	r0, r2
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	f7fd fe52 	bl	8000ac4 <__aeabi_d2f>
 8002e20:	4603      	mov	r3, r0
 8002e22:	4a7f      	ldr	r2, [pc, #508]	; (8003020 <TIM6_DAC_IRQHandler+0x320>)
 8002e24:	6013      	str	r3, [r2, #0]
	 result_speed_3 = ((float)Enc_Counter_3) *  pi_Radius_pulse_enc * 100.0;
 8002e26:	4b7a      	ldr	r3, [pc, #488]	; (8003010 <TIM6_DAC_IRQHandler+0x310>)
 8002e28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e2c:	ee07 3a90 	vmov	s15, r3
 8002e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e34:	ee17 0a90 	vmov	r0, s15
 8002e38:	f7fd fb2a 	bl	8000490 <__aeabi_f2d>
 8002e3c:	a364      	add	r3, pc, #400	; (adr r3, 8002fd0 <TIM6_DAC_IRQHandler+0x2d0>)
 8002e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e42:	f7fd fb7d 	bl	8000540 <__aeabi_dmul>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	4610      	mov	r0, r2
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f04f 0200 	mov.w	r2, #0
 8002e52:	4b70      	ldr	r3, [pc, #448]	; (8003014 <TIM6_DAC_IRQHandler+0x314>)
 8002e54:	f7fd fb74 	bl	8000540 <__aeabi_dmul>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	4619      	mov	r1, r3
 8002e60:	f7fd fe30 	bl	8000ac4 <__aeabi_d2f>
 8002e64:	4603      	mov	r3, r0
 8002e66:	4a6f      	ldr	r2, [pc, #444]	; (8003024 <TIM6_DAC_IRQHandler+0x324>)
 8002e68:	6013      	str	r3, [r2, #0]

	 TIM8->CNT = 0;
 8002e6a:	4b5f      	ldr	r3, [pc, #380]	; (8002fe8 <TIM6_DAC_IRQHandler+0x2e8>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	625a      	str	r2, [r3, #36]	; 0x24
	 TIM2->CNT = 0;
 8002e70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e74:	2200      	movs	r2, #0
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24
	 TIM3->CNT = 0;
 8002e78:	4b5e      	ldr	r3, [pc, #376]	; (8002ff4 <TIM6_DAC_IRQHandler+0x2f4>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24
	 TIM1->CNT = 0;
 8002e7e:	4b5f      	ldr	r3, [pc, #380]	; (8002ffc <TIM6_DAC_IRQHandler+0x2fc>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	625a      	str	r2, [r3, #36]	; 0x24
	 Wheel_1.current = result_speed_0;
 8002e84:	4b64      	ldr	r3, [pc, #400]	; (8003018 <TIM6_DAC_IRQHandler+0x318>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a67      	ldr	r2, [pc, #412]	; (8003028 <TIM6_DAC_IRQHandler+0x328>)
 8002e8a:	6153      	str	r3, [r2, #20]
		Wheel_2.current = result_speed_1;
 8002e8c:	4b63      	ldr	r3, [pc, #396]	; (800301c <TIM6_DAC_IRQHandler+0x31c>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a66      	ldr	r2, [pc, #408]	; (800302c <TIM6_DAC_IRQHandler+0x32c>)
 8002e92:	6153      	str	r3, [r2, #20]
		Wheel_3.current = result_speed_2;
 8002e94:	4b62      	ldr	r3, [pc, #392]	; (8003020 <TIM6_DAC_IRQHandler+0x320>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a65      	ldr	r2, [pc, #404]	; (8003030 <TIM6_DAC_IRQHandler+0x330>)
 8002e9a:	6153      	str	r3, [r2, #20]
		Wheel_4.current = result_speed_3;
 8002e9c:	4b61      	ldr	r3, [pc, #388]	; (8003024 <TIM6_DAC_IRQHandler+0x324>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a64      	ldr	r2, [pc, #400]	; (8003034 <TIM6_DAC_IRQHandler+0x334>)
 8002ea2:	6153      	str	r3, [r2, #20]


	 PID_Controller(&Wheel_1);
 8002ea4:	4860      	ldr	r0, [pc, #384]	; (8003028 <TIM6_DAC_IRQHandler+0x328>)
 8002ea6:	f7ff f94d 	bl	8002144 <PID_Controller>
	 PID_Controller(&Wheel_2);
 8002eaa:	4860      	ldr	r0, [pc, #384]	; (800302c <TIM6_DAC_IRQHandler+0x32c>)
 8002eac:	f7ff f94a 	bl	8002144 <PID_Controller>
	 PID_Controller(&Wheel_3);
 8002eb0:	485f      	ldr	r0, [pc, #380]	; (8003030 <TIM6_DAC_IRQHandler+0x330>)
 8002eb2:	f7ff f947 	bl	8002144 <PID_Controller>
	 PID_Controller(&Wheel_4);
 8002eb6:	485f      	ldr	r0, [pc, #380]	; (8003034 <TIM6_DAC_IRQHandler+0x334>)
 8002eb8:	f7ff f944 	bl	8002144 <PID_Controller>

	 fi = fi + speed_W * 0.01;
 8002ebc:	4b5e      	ldr	r3, [pc, #376]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7fd fae5 	bl	8000490 <__aeabi_f2d>
 8002ec6:	4604      	mov	r4, r0
 8002ec8:	460d      	mov	r5, r1
 8002eca:	4b5c      	ldr	r3, [pc, #368]	; (800303c <TIM6_DAC_IRQHandler+0x33c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fade 	bl	8000490 <__aeabi_f2d>
 8002ed4:	a340      	add	r3, pc, #256	; (adr r3, 8002fd8 <TIM6_DAC_IRQHandler+0x2d8>)
 8002ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eda:	f7fd fb31 	bl	8000540 <__aeabi_dmul>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4620      	mov	r0, r4
 8002ee4:	4629      	mov	r1, r5
 8002ee6:	f7fd f975 	bl	80001d4 <__adddf3>
 8002eea:	4602      	mov	r2, r0
 8002eec:	460b      	mov	r3, r1
 8002eee:	4610      	mov	r0, r2
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f7fd fde7 	bl	8000ac4 <__aeabi_d2f>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	4a4f      	ldr	r2, [pc, #316]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002efa:	6013      	str	r3, [r2, #0]
	 delta_UV[0][0] = speed_U *0.01;
 8002efc:	4b50      	ldr	r3, [pc, #320]	; (8003040 <TIM6_DAC_IRQHandler+0x340>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fd fac5 	bl	8000490 <__aeabi_f2d>
 8002f06:	a334      	add	r3, pc, #208	; (adr r3, 8002fd8 <TIM6_DAC_IRQHandler+0x2d8>)
 8002f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0c:	f7fd fb18 	bl	8000540 <__aeabi_dmul>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4610      	mov	r0, r2
 8002f16:	4619      	mov	r1, r3
 8002f18:	f7fd fdd4 	bl	8000ac4 <__aeabi_d2f>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	4a49      	ldr	r2, [pc, #292]	; (8003044 <TIM6_DAC_IRQHandler+0x344>)
 8002f20:	6013      	str	r3, [r2, #0]
	 delta_UV[0][1] = speed_V *0.01;
 8002f22:	4b49      	ldr	r3, [pc, #292]	; (8003048 <TIM6_DAC_IRQHandler+0x348>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fd fab2 	bl	8000490 <__aeabi_f2d>
 8002f2c:	a32a      	add	r3, pc, #168	; (adr r3, 8002fd8 <TIM6_DAC_IRQHandler+0x2d8>)
 8002f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f32:	f7fd fb05 	bl	8000540 <__aeabi_dmul>
 8002f36:	4602      	mov	r2, r0
 8002f38:	460b      	mov	r3, r1
 8002f3a:	4610      	mov	r0, r2
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	f7fd fdc1 	bl	8000ac4 <__aeabi_d2f>
 8002f42:	4603      	mov	r3, r0
 8002f44:	4a3f      	ldr	r2, [pc, #252]	; (8003044 <TIM6_DAC_IRQHandler+0x344>)
 8002f46:	6053      	str	r3, [r2, #4]
	 if(fi>=(2*pi)) fi = fi-2*pi;
 8002f48:	4b3b      	ldr	r3, [pc, #236]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fd fa9f 	bl	8000490 <__aeabi_f2d>
 8002f52:	a323      	add	r3, pc, #140	; (adr r3, 8002fe0 <TIM6_DAC_IRQHandler+0x2e0>)
 8002f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f58:	f7fd fd78 	bl	8000a4c <__aeabi_dcmpge>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d012      	beq.n	8002f88 <TIM6_DAC_IRQHandler+0x288>
 8002f62:	4b35      	ldr	r3, [pc, #212]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7fd fa92 	bl	8000490 <__aeabi_f2d>
 8002f6c:	a31c      	add	r3, pc, #112	; (adr r3, 8002fe0 <TIM6_DAC_IRQHandler+0x2e0>)
 8002f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f72:	f7fd f92d 	bl	80001d0 <__aeabi_dsub>
 8002f76:	4602      	mov	r2, r0
 8002f78:	460b      	mov	r3, r1
 8002f7a:	4610      	mov	r0, r2
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f7fd fda1 	bl	8000ac4 <__aeabi_d2f>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4a2c      	ldr	r2, [pc, #176]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002f86:	6013      	str	r3, [r2, #0]
	 if(fi<0.0)	 fi = fi+2*pi;
 8002f88:	4b2b      	ldr	r3, [pc, #172]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002f8a:	edd3 7a00 	vldr	s15, [r3]
 8002f8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f96:	d512      	bpl.n	8002fbe <TIM6_DAC_IRQHandler+0x2be>
 8002f98:	4b27      	ldr	r3, [pc, #156]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7fd fa77 	bl	8000490 <__aeabi_f2d>
 8002fa2:	a30f      	add	r3, pc, #60	; (adr r3, 8002fe0 <TIM6_DAC_IRQHandler+0x2e0>)
 8002fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa8:	f7fd f914 	bl	80001d4 <__adddf3>
 8002fac:	4602      	mov	r2, r0
 8002fae:	460b      	mov	r3, r1
 8002fb0:	4610      	mov	r0, r2
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	f7fd fd86 	bl	8000ac4 <__aeabi_d2f>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	4a1f      	ldr	r2, [pc, #124]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002fbc:	6013      	str	r3, [r2, #0]
	 if(quest_FI>fi){
 8002fbe:	4b23      	ldr	r3, [pc, #140]	; (800304c <TIM6_DAC_IRQHandler+0x34c>)
 8002fc0:	ed93 7a00 	vldr	s14, [r3]
 8002fc4:	4b1c      	ldr	r3, [pc, #112]	; (8003038 <TIM6_DAC_IRQHandler+0x338>)
 8002fc6:	edd3 7a00 	vldr	s15, [r3]
 8002fca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fce:	e03f      	b.n	8003050 <TIM6_DAC_IRQHandler+0x350>
 8002fd0:	ce34e015 	.word	0xce34e015
 8002fd4:	3f16194c 	.word	0x3f16194c
 8002fd8:	47ae147b 	.word	0x47ae147b
 8002fdc:	3f847ae1 	.word	0x3f847ae1
 8002fe0:	54442d18 	.word	0x54442d18
 8002fe4:	401921fb 	.word	0x401921fb
 8002fe8:	40010400 	.word	0x40010400
 8002fec:	20000380 	.word	0x20000380
 8002ff0:	20000382 	.word	0x20000382
 8002ff4:	40000400 	.word	0x40000400
 8002ff8:	20000384 	.word	0x20000384
 8002ffc:	40010000 	.word	0x40010000
 8003000:	20000386 	.word	0x20000386
 8003004:	20000378 	.word	0x20000378
 8003008:	2000037a 	.word	0x2000037a
 800300c:	2000037c 	.word	0x2000037c
 8003010:	2000037e 	.word	0x2000037e
 8003014:	40590000 	.word	0x40590000
 8003018:	2000038c 	.word	0x2000038c
 800301c:	20000390 	.word	0x20000390
 8003020:	20000394 	.word	0x20000394
 8003024:	20000398 	.word	0x20000398
 8003028:	200000e4 	.word	0x200000e4
 800302c:	20000124 	.word	0x20000124
 8003030:	20000164 	.word	0x20000164
 8003034:	200001a4 	.word	0x200001a4
 8003038:	20000068 	.word	0x20000068
 800303c:	20000234 	.word	0x20000234
 8003040:	2000022c 	.word	0x2000022c
 8003044:	200003ac 	.word	0x200003ac
 8003048:	20000230 	.word	0x20000230
 800304c:	2000029c 	.word	0x2000029c
 8003050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003054:	dd4a      	ble.n	80030ec <TIM6_DAC_IRQHandler+0x3ec>
		 if((quest_FI-fi)>pi){
 8003056:	4b8e      	ldr	r3, [pc, #568]	; (8003290 <TIM6_DAC_IRQHandler+0x590>)
 8003058:	ed93 7a00 	vldr	s14, [r3]
 800305c:	4b8d      	ldr	r3, [pc, #564]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 800305e:	edd3 7a00 	vldr	s15, [r3]
 8003062:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003066:	ee17 0a90 	vmov	r0, s15
 800306a:	f7fd fa11 	bl	8000490 <__aeabi_f2d>
 800306e:	a384      	add	r3, pc, #528	; (adr r3, 8003280 <TIM6_DAC_IRQHandler+0x580>)
 8003070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003074:	f7fd fcf4 	bl	8000a60 <__aeabi_dcmpgt>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d027      	beq.n	80030ce <TIM6_DAC_IRQHandler+0x3ce>
			delta_fi = (2*pi-quest_FI+fi);
 800307e:	4b84      	ldr	r3, [pc, #528]	; (8003290 <TIM6_DAC_IRQHandler+0x590>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f7fd fa04 	bl	8000490 <__aeabi_f2d>
 8003088:	4602      	mov	r2, r0
 800308a:	460b      	mov	r3, r1
 800308c:	a17e      	add	r1, pc, #504	; (adr r1, 8003288 <TIM6_DAC_IRQHandler+0x588>)
 800308e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003092:	f7fd f89d 	bl	80001d0 <__aeabi_dsub>
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	4614      	mov	r4, r2
 800309c:	461d      	mov	r5, r3
 800309e:	4b7d      	ldr	r3, [pc, #500]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fd f9f4 	bl	8000490 <__aeabi_f2d>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	4620      	mov	r0, r4
 80030ae:	4629      	mov	r1, r5
 80030b0:	f7fd f890 	bl	80001d4 <__adddf3>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4610      	mov	r0, r2
 80030ba:	4619      	mov	r1, r3
 80030bc:	f7fd fd02 	bl	8000ac4 <__aeabi_d2f>
 80030c0:	4603      	mov	r3, r0
 80030c2:	4a75      	ldr	r2, [pc, #468]	; (8003298 <TIM6_DAC_IRQHandler+0x598>)
 80030c4:	6013      	str	r3, [r2, #0]
			flaging = 1;
 80030c6:	4b75      	ldr	r3, [pc, #468]	; (800329c <TIM6_DAC_IRQHandler+0x59c>)
 80030c8:	2201      	movs	r2, #1
 80030ca:	701a      	strb	r2, [r3, #0]
 80030cc:	e058      	b.n	8003180 <TIM6_DAC_IRQHandler+0x480>
		 }
		 else {

			 delta_fi = (quest_FI - fi);
 80030ce:	4b70      	ldr	r3, [pc, #448]	; (8003290 <TIM6_DAC_IRQHandler+0x590>)
 80030d0:	ed93 7a00 	vldr	s14, [r3]
 80030d4:	4b6f      	ldr	r3, [pc, #444]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 80030d6:	edd3 7a00 	vldr	s15, [r3]
 80030da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030de:	4b6e      	ldr	r3, [pc, #440]	; (8003298 <TIM6_DAC_IRQHandler+0x598>)
 80030e0:	edc3 7a00 	vstr	s15, [r3]
			 flaging = 2;
 80030e4:	4b6d      	ldr	r3, [pc, #436]	; (800329c <TIM6_DAC_IRQHandler+0x59c>)
 80030e6:	2202      	movs	r2, #2
 80030e8:	701a      	strb	r2, [r3, #0]
 80030ea:	e049      	b.n	8003180 <TIM6_DAC_IRQHandler+0x480>
		 }

	 }
	 else{
		 if((fi-quest_FI)>pi){
 80030ec:	4b69      	ldr	r3, [pc, #420]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 80030ee:	ed93 7a00 	vldr	s14, [r3]
 80030f2:	4b67      	ldr	r3, [pc, #412]	; (8003290 <TIM6_DAC_IRQHandler+0x590>)
 80030f4:	edd3 7a00 	vldr	s15, [r3]
 80030f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030fc:	ee17 0a90 	vmov	r0, s15
 8003100:	f7fd f9c6 	bl	8000490 <__aeabi_f2d>
 8003104:	a35e      	add	r3, pc, #376	; (adr r3, 8003280 <TIM6_DAC_IRQHandler+0x580>)
 8003106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310a:	f7fd fca9 	bl	8000a60 <__aeabi_dcmpgt>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d027      	beq.n	8003164 <TIM6_DAC_IRQHandler+0x464>
			 flaging = 3;
 8003114:	4b61      	ldr	r3, [pc, #388]	; (800329c <TIM6_DAC_IRQHandler+0x59c>)
 8003116:	2203      	movs	r2, #3
 8003118:	701a      	strb	r2, [r3, #0]
			delta_fi =  2*pi-fi+quest_FI;;
 800311a:	4b5e      	ldr	r3, [pc, #376]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7fd f9b6 	bl	8000490 <__aeabi_f2d>
 8003124:	4602      	mov	r2, r0
 8003126:	460b      	mov	r3, r1
 8003128:	a157      	add	r1, pc, #348	; (adr r1, 8003288 <TIM6_DAC_IRQHandler+0x588>)
 800312a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800312e:	f7fd f84f 	bl	80001d0 <__aeabi_dsub>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4614      	mov	r4, r2
 8003138:	461d      	mov	r5, r3
 800313a:	4b55      	ldr	r3, [pc, #340]	; (8003290 <TIM6_DAC_IRQHandler+0x590>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4618      	mov	r0, r3
 8003140:	f7fd f9a6 	bl	8000490 <__aeabi_f2d>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4620      	mov	r0, r4
 800314a:	4629      	mov	r1, r5
 800314c:	f7fd f842 	bl	80001d4 <__adddf3>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f7fd fcb4 	bl	8000ac4 <__aeabi_d2f>
 800315c:	4603      	mov	r3, r0
 800315e:	4a4e      	ldr	r2, [pc, #312]	; (8003298 <TIM6_DAC_IRQHandler+0x598>)
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	e00d      	b.n	8003180 <TIM6_DAC_IRQHandler+0x480>

		 }
		 else {
			 flaging = 4;
 8003164:	4b4d      	ldr	r3, [pc, #308]	; (800329c <TIM6_DAC_IRQHandler+0x59c>)
 8003166:	2204      	movs	r2, #4
 8003168:	701a      	strb	r2, [r3, #0]
			 delta_fi = fi-quest_FI;
 800316a:	4b4a      	ldr	r3, [pc, #296]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 800316c:	ed93 7a00 	vldr	s14, [r3]
 8003170:	4b47      	ldr	r3, [pc, #284]	; (8003290 <TIM6_DAC_IRQHandler+0x590>)
 8003172:	edd3 7a00 	vldr	s15, [r3]
 8003176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800317a:	4b47      	ldr	r3, [pc, #284]	; (8003298 <TIM6_DAC_IRQHandler+0x598>)
 800317c:	edc3 7a00 	vstr	s15, [r3]
		 }


	 }

	 UV_convert_xy[0][0] = cos(fi);
 8003180:	4b44      	ldr	r3, [pc, #272]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f7fd f983 	bl	8000490 <__aeabi_f2d>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	ec43 2b10 	vmov	d0, r2, r3
 8003192:	f004 fc11 	bl	80079b8 <cos>
 8003196:	ec53 2b10 	vmov	r2, r3, d0
 800319a:	4610      	mov	r0, r2
 800319c:	4619      	mov	r1, r3
 800319e:	f7fd fc91 	bl	8000ac4 <__aeabi_d2f>
 80031a2:	4603      	mov	r3, r0
 80031a4:	4a3e      	ldr	r2, [pc, #248]	; (80032a0 <TIM6_DAC_IRQHandler+0x5a0>)
 80031a6:	6013      	str	r3, [r2, #0]
	 UV_convert_xy[0][1] = sin(fi);
 80031a8:	4b3a      	ldr	r3, [pc, #232]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fd f96f 	bl	8000490 <__aeabi_f2d>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	ec43 2b10 	vmov	d0, r2, r3
 80031ba:	f004 fc51 	bl	8007a60 <sin>
 80031be:	ec53 2b10 	vmov	r2, r3, d0
 80031c2:	4610      	mov	r0, r2
 80031c4:	4619      	mov	r1, r3
 80031c6:	f7fd fc7d 	bl	8000ac4 <__aeabi_d2f>
 80031ca:	4603      	mov	r3, r0
 80031cc:	4a34      	ldr	r2, [pc, #208]	; (80032a0 <TIM6_DAC_IRQHandler+0x5a0>)
 80031ce:	6053      	str	r3, [r2, #4]
	 UV_convert_xy[1][1] = cos(fi);
 80031d0:	4b30      	ldr	r3, [pc, #192]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fd f95b 	bl	8000490 <__aeabi_f2d>
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	ec43 2b10 	vmov	d0, r2, r3
 80031e2:	f004 fbe9 	bl	80079b8 <cos>
 80031e6:	ec53 2b10 	vmov	r2, r3, d0
 80031ea:	4610      	mov	r0, r2
 80031ec:	4619      	mov	r1, r3
 80031ee:	f7fd fc69 	bl	8000ac4 <__aeabi_d2f>
 80031f2:	4603      	mov	r3, r0
 80031f4:	4a2a      	ldr	r2, [pc, #168]	; (80032a0 <TIM6_DAC_IRQHandler+0x5a0>)
 80031f6:	60d3      	str	r3, [r2, #12]
	 UV_convert_xy[1][0] = -sin(fi);
 80031f8:	4b26      	ldr	r3, [pc, #152]	; (8003294 <TIM6_DAC_IRQHandler+0x594>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fd f947 	bl	8000490 <__aeabi_f2d>
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	ec43 2b10 	vmov	d0, r2, r3
 800320a:	f004 fc29 	bl	8007a60 <sin>
 800320e:	ec53 2b10 	vmov	r2, r3, d0
 8003212:	4610      	mov	r0, r2
 8003214:	4619      	mov	r1, r3
 8003216:	f7fd fc55 	bl	8000ac4 <__aeabi_d2f>
 800321a:	4603      	mov	r3, r0
 800321c:	ee07 3a90 	vmov	s15, r3
 8003220:	eef1 7a67 	vneg.f32	s15, s15
 8003224:	4b1e      	ldr	r3, [pc, #120]	; (80032a0 <TIM6_DAC_IRQHandler+0x5a0>)
 8003226:	edc3 7a02 	vstr	s15, [r3, #8]

	 matrixMultiplyM2M(&delta_UV[0][0],1,2,&UV_convert_xy[0][0],2,2,&delta_XY[0][0]);
 800322a:	4b1e      	ldr	r3, [pc, #120]	; (80032a4 <TIM6_DAC_IRQHandler+0x5a4>)
 800322c:	9302      	str	r3, [sp, #8]
 800322e:	2302      	movs	r3, #2
 8003230:	9301      	str	r3, [sp, #4]
 8003232:	2302      	movs	r3, #2
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	4b1a      	ldr	r3, [pc, #104]	; (80032a0 <TIM6_DAC_IRQHandler+0x5a0>)
 8003238:	2202      	movs	r2, #2
 800323a:	2101      	movs	r1, #1
 800323c:	481a      	ldr	r0, [pc, #104]	; (80032a8 <TIM6_DAC_IRQHandler+0x5a8>)
 800323e:	f7ff f851 	bl	80022e4 <matrixMultiplyM2M>
	 position_x = position_x +  delta_XY[0][0];
 8003242:	4b18      	ldr	r3, [pc, #96]	; (80032a4 <TIM6_DAC_IRQHandler+0x5a4>)
 8003244:	ed93 7a00 	vldr	s14, [r3]
 8003248:	4b18      	ldr	r3, [pc, #96]	; (80032ac <TIM6_DAC_IRQHandler+0x5ac>)
 800324a:	edd3 7a00 	vldr	s15, [r3]
 800324e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003252:	4b16      	ldr	r3, [pc, #88]	; (80032ac <TIM6_DAC_IRQHandler+0x5ac>)
 8003254:	edc3 7a00 	vstr	s15, [r3]
	 position_y = position_y +  delta_XY[0][1];
 8003258:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <TIM6_DAC_IRQHandler+0x5a4>)
 800325a:	ed93 7a01 	vldr	s14, [r3, #4]
 800325e:	4b14      	ldr	r3, [pc, #80]	; (80032b0 <TIM6_DAC_IRQHandler+0x5b0>)
 8003260:	edd3 7a00 	vldr	s15, [r3]
 8003264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003268:	4b11      	ldr	r3, [pc, #68]	; (80032b0 <TIM6_DAC_IRQHandler+0x5b0>)
 800326a:	edc3 7a00 	vstr	s15, [r3]


  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800326e:	4811      	ldr	r0, [pc, #68]	; (80032b4 <TIM6_DAC_IRQHandler+0x5b4>)
 8003270:	f002 fd5e 	bl	8005d30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003274:	bf00      	nop
 8003276:	46bd      	mov	sp, r7
 8003278:	bdb0      	pop	{r4, r5, r7, pc}
 800327a:	bf00      	nop
 800327c:	f3af 8000 	nop.w
 8003280:	54442d18 	.word	0x54442d18
 8003284:	400921fb 	.word	0x400921fb
 8003288:	54442d18 	.word	0x54442d18
 800328c:	401921fb 	.word	0x401921fb
 8003290:	2000029c 	.word	0x2000029c
 8003294:	20000068 	.word	0x20000068
 8003298:	20000228 	.word	0x20000228
 800329c:	20000388 	.word	0x20000388
 80032a0:	2000039c 	.word	0x2000039c
 80032a4:	200003b4 	.word	0x200003b4
 80032a8:	200003ac 	.word	0x200003ac
 80032ac:	200003bc 	.word	0x200003bc
 80032b0:	200003c0 	.word	0x200003c0
 80032b4:	200004e4 	.word	0x200004e4

080032b8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80032bc:	4802      	ldr	r0, [pc, #8]	; (80032c8 <DMA2_Stream2_IRQHandler+0x10>)
 80032be:	f001 f973 	bl	80045a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80032c2:	bf00      	nop
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	20000720 	.word	0x20000720

080032cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032d0:	4b06      	ldr	r3, [pc, #24]	; (80032ec <SystemInit+0x20>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d6:	4a05      	ldr	r2, [pc, #20]	; (80032ec <SystemInit+0x20>)
 80032d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08c      	sub	sp, #48	; 0x30
 80032f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80032f6:	f107 030c 	add.w	r3, r7, #12
 80032fa:	2224      	movs	r2, #36	; 0x24
 80032fc:	2100      	movs	r1, #0
 80032fe:	4618      	mov	r0, r3
 8003300:	f004 fb1a 	bl	8007938 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003304:	1d3b      	adds	r3, r7, #4
 8003306:	2200      	movs	r2, #0
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800330c:	4b22      	ldr	r3, [pc, #136]	; (8003398 <MX_TIM1_Init+0xa8>)
 800330e:	4a23      	ldr	r2, [pc, #140]	; (800339c <MX_TIM1_Init+0xac>)
 8003310:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003312:	4b21      	ldr	r3, [pc, #132]	; (8003398 <MX_TIM1_Init+0xa8>)
 8003314:	2200      	movs	r2, #0
 8003316:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003318:	4b1f      	ldr	r3, [pc, #124]	; (8003398 <MX_TIM1_Init+0xa8>)
 800331a:	2200      	movs	r2, #0
 800331c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800331e:	4b1e      	ldr	r3, [pc, #120]	; (8003398 <MX_TIM1_Init+0xa8>)
 8003320:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003324:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003326:	4b1c      	ldr	r3, [pc, #112]	; (8003398 <MX_TIM1_Init+0xa8>)
 8003328:	2200      	movs	r2, #0
 800332a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800332c:	4b1a      	ldr	r3, [pc, #104]	; (8003398 <MX_TIM1_Init+0xa8>)
 800332e:	2200      	movs	r2, #0
 8003330:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003332:	4b19      	ldr	r3, [pc, #100]	; (8003398 <MX_TIM1_Init+0xa8>)
 8003334:	2200      	movs	r2, #0
 8003336:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003338:	2301      	movs	r3, #1
 800333a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003340:	2301      	movs	r3, #1
 8003342:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003344:	2300      	movs	r3, #0
 8003346:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003348:	2300      	movs	r3, #0
 800334a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800334c:	2300      	movs	r3, #0
 800334e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003350:	2301      	movs	r3, #1
 8003352:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003354:	2300      	movs	r3, #0
 8003356:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003358:	2300      	movs	r3, #0
 800335a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800335c:	f107 030c 	add.w	r3, r7, #12
 8003360:	4619      	mov	r1, r3
 8003362:	480d      	ldr	r0, [pc, #52]	; (8003398 <MX_TIM1_Init+0xa8>)
 8003364:	f002 fbb0 	bl	8005ac8 <HAL_TIM_Encoder_Init>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800336e:	f7ff fc63 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003372:	2300      	movs	r3, #0
 8003374:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003376:	2300      	movs	r3, #0
 8003378:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800337a:	1d3b      	adds	r3, r7, #4
 800337c:	4619      	mov	r1, r3
 800337e:	4806      	ldr	r0, [pc, #24]	; (8003398 <MX_TIM1_Init+0xa8>)
 8003380:	f003 f948 	bl	8006614 <HAL_TIMEx_MasterConfigSynchronization>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800338a:	f7ff fc55 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800338e:	bf00      	nop
 8003390:	3730      	adds	r7, #48	; 0x30
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	200003c4 	.word	0x200003c4
 800339c:	40010000 	.word	0x40010000

080033a0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08c      	sub	sp, #48	; 0x30
 80033a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80033a6:	f107 030c 	add.w	r3, r7, #12
 80033aa:	2224      	movs	r2, #36	; 0x24
 80033ac:	2100      	movs	r1, #0
 80033ae:	4618      	mov	r0, r3
 80033b0:	f004 fac2 	bl	8007938 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033b4:	1d3b      	adds	r3, r7, #4
 80033b6:	2200      	movs	r2, #0
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80033bc:	4b21      	ldr	r3, [pc, #132]	; (8003444 <MX_TIM2_Init+0xa4>)
 80033be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80033c4:	4b1f      	ldr	r3, [pc, #124]	; (8003444 <MX_TIM2_Init+0xa4>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ca:	4b1e      	ldr	r3, [pc, #120]	; (8003444 <MX_TIM2_Init+0xa4>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80033d0:	4b1c      	ldr	r3, [pc, #112]	; (8003444 <MX_TIM2_Init+0xa4>)
 80033d2:	f04f 32ff 	mov.w	r2, #4294967295
 80033d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033d8:	4b1a      	ldr	r3, [pc, #104]	; (8003444 <MX_TIM2_Init+0xa4>)
 80033da:	2200      	movs	r2, #0
 80033dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033de:	4b19      	ldr	r3, [pc, #100]	; (8003444 <MX_TIM2_Init+0xa4>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80033e4:	2301      	movs	r3, #1
 80033e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80033e8:	2300      	movs	r3, #0
 80033ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80033ec:	2301      	movs	r3, #1
 80033ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80033f0:	2300      	movs	r3, #0
 80033f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80033f8:	2300      	movs	r3, #0
 80033fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80033fc:	2301      	movs	r3, #1
 80033fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003400:	2300      	movs	r3, #0
 8003402:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003404:	2300      	movs	r3, #0
 8003406:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003408:	f107 030c 	add.w	r3, r7, #12
 800340c:	4619      	mov	r1, r3
 800340e:	480d      	ldr	r0, [pc, #52]	; (8003444 <MX_TIM2_Init+0xa4>)
 8003410:	f002 fb5a 	bl	8005ac8 <HAL_TIM_Encoder_Init>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800341a:	f7ff fc0d 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800341e:	2300      	movs	r3, #0
 8003420:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003422:	2300      	movs	r3, #0
 8003424:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003426:	1d3b      	adds	r3, r7, #4
 8003428:	4619      	mov	r1, r3
 800342a:	4806      	ldr	r0, [pc, #24]	; (8003444 <MX_TIM2_Init+0xa4>)
 800342c:	f003 f8f2 	bl	8006614 <HAL_TIMEx_MasterConfigSynchronization>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003436:	f7ff fbff 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800343a:	bf00      	nop
 800343c:	3730      	adds	r7, #48	; 0x30
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	2000040c 	.word	0x2000040c

08003448 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b08c      	sub	sp, #48	; 0x30
 800344c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800344e:	f107 030c 	add.w	r3, r7, #12
 8003452:	2224      	movs	r2, #36	; 0x24
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f004 fa6e 	bl	8007938 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800345c:	1d3b      	adds	r3, r7, #4
 800345e:	2200      	movs	r2, #0
 8003460:	601a      	str	r2, [r3, #0]
 8003462:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003464:	4b20      	ldr	r3, [pc, #128]	; (80034e8 <MX_TIM3_Init+0xa0>)
 8003466:	4a21      	ldr	r2, [pc, #132]	; (80034ec <MX_TIM3_Init+0xa4>)
 8003468:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800346a:	4b1f      	ldr	r3, [pc, #124]	; (80034e8 <MX_TIM3_Init+0xa0>)
 800346c:	2200      	movs	r2, #0
 800346e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003470:	4b1d      	ldr	r3, [pc, #116]	; (80034e8 <MX_TIM3_Init+0xa0>)
 8003472:	2200      	movs	r2, #0
 8003474:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003476:	4b1c      	ldr	r3, [pc, #112]	; (80034e8 <MX_TIM3_Init+0xa0>)
 8003478:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800347c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800347e:	4b1a      	ldr	r3, [pc, #104]	; (80034e8 <MX_TIM3_Init+0xa0>)
 8003480:	2200      	movs	r2, #0
 8003482:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003484:	4b18      	ldr	r3, [pc, #96]	; (80034e8 <MX_TIM3_Init+0xa0>)
 8003486:	2200      	movs	r2, #0
 8003488:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800348a:	2301      	movs	r3, #1
 800348c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800348e:	2300      	movs	r3, #0
 8003490:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003492:	2301      	movs	r3, #1
 8003494:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003496:	2300      	movs	r3, #0
 8003498:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800349a:	2300      	movs	r3, #0
 800349c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800349e:	2300      	movs	r3, #0
 80034a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80034a2:	2301      	movs	r3, #1
 80034a4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80034a6:	2300      	movs	r3, #0
 80034a8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80034aa:	2300      	movs	r3, #0
 80034ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80034ae:	f107 030c 	add.w	r3, r7, #12
 80034b2:	4619      	mov	r1, r3
 80034b4:	480c      	ldr	r0, [pc, #48]	; (80034e8 <MX_TIM3_Init+0xa0>)
 80034b6:	f002 fb07 	bl	8005ac8 <HAL_TIM_Encoder_Init>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80034c0:	f7ff fbba 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034c4:	2300      	movs	r3, #0
 80034c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034cc:	1d3b      	adds	r3, r7, #4
 80034ce:	4619      	mov	r1, r3
 80034d0:	4805      	ldr	r0, [pc, #20]	; (80034e8 <MX_TIM3_Init+0xa0>)
 80034d2:	f003 f89f 	bl	8006614 <HAL_TIMEx_MasterConfigSynchronization>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80034dc:	f7ff fbac 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034e0:	bf00      	nop
 80034e2:	3730      	adds	r7, #48	; 0x30
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	20000454 	.word	0x20000454
 80034ec:	40000400 	.word	0x40000400

080034f0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b08a      	sub	sp, #40	; 0x28
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034f6:	f107 0320 	add.w	r3, r7, #32
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003500:	1d3b      	adds	r3, r7, #4
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	605a      	str	r2, [r3, #4]
 8003508:	609a      	str	r2, [r3, #8]
 800350a:	60da      	str	r2, [r3, #12]
 800350c:	611a      	str	r2, [r3, #16]
 800350e:	615a      	str	r2, [r3, #20]
 8003510:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003512:	4b32      	ldr	r3, [pc, #200]	; (80035dc <MX_TIM4_Init+0xec>)
 8003514:	4a32      	ldr	r2, [pc, #200]	; (80035e0 <MX_TIM4_Init+0xf0>)
 8003516:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003518:	4b30      	ldr	r3, [pc, #192]	; (80035dc <MX_TIM4_Init+0xec>)
 800351a:	2200      	movs	r2, #0
 800351c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800351e:	4b2f      	ldr	r3, [pc, #188]	; (80035dc <MX_TIM4_Init+0xec>)
 8003520:	2200      	movs	r2, #0
 8003522:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003524:	4b2d      	ldr	r3, [pc, #180]	; (80035dc <MX_TIM4_Init+0xec>)
 8003526:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800352a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800352c:	4b2b      	ldr	r3, [pc, #172]	; (80035dc <MX_TIM4_Init+0xec>)
 800352e:	2200      	movs	r2, #0
 8003530:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003532:	4b2a      	ldr	r3, [pc, #168]	; (80035dc <MX_TIM4_Init+0xec>)
 8003534:	2200      	movs	r2, #0
 8003536:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003538:	4828      	ldr	r0, [pc, #160]	; (80035dc <MX_TIM4_Init+0xec>)
 800353a:	f002 f9ad 	bl	8005898 <HAL_TIM_PWM_Init>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8003544:	f7ff fb78 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003548:	2300      	movs	r3, #0
 800354a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800354c:	2300      	movs	r3, #0
 800354e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003550:	f107 0320 	add.w	r3, r7, #32
 8003554:	4619      	mov	r1, r3
 8003556:	4821      	ldr	r0, [pc, #132]	; (80035dc <MX_TIM4_Init+0xec>)
 8003558:	f003 f85c 	bl	8006614 <HAL_TIMEx_MasterConfigSynchronization>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8003562:	f7ff fb69 	bl	8002c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003566:	2360      	movs	r3, #96	; 0x60
 8003568:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800356a:	2300      	movs	r3, #0
 800356c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800356e:	2300      	movs	r3, #0
 8003570:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003572:	2300      	movs	r3, #0
 8003574:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003576:	1d3b      	adds	r3, r7, #4
 8003578:	2200      	movs	r2, #0
 800357a:	4619      	mov	r1, r3
 800357c:	4817      	ldr	r0, [pc, #92]	; (80035dc <MX_TIM4_Init+0xec>)
 800357e:	f002 fcdf 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d001      	beq.n	800358c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8003588:	f7ff fb56 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800358c:	1d3b      	adds	r3, r7, #4
 800358e:	2204      	movs	r2, #4
 8003590:	4619      	mov	r1, r3
 8003592:	4812      	ldr	r0, [pc, #72]	; (80035dc <MX_TIM4_Init+0xec>)
 8003594:	f002 fcd4 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800359e:	f7ff fb4b 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80035a2:	1d3b      	adds	r3, r7, #4
 80035a4:	2208      	movs	r2, #8
 80035a6:	4619      	mov	r1, r3
 80035a8:	480c      	ldr	r0, [pc, #48]	; (80035dc <MX_TIM4_Init+0xec>)
 80035aa:	f002 fcc9 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 80035b4:	f7ff fb40 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80035b8:	1d3b      	adds	r3, r7, #4
 80035ba:	220c      	movs	r2, #12
 80035bc:	4619      	mov	r1, r3
 80035be:	4807      	ldr	r0, [pc, #28]	; (80035dc <MX_TIM4_Init+0xec>)
 80035c0:	f002 fcbe 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 80035ca:	f7ff fb35 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80035ce:	4803      	ldr	r0, [pc, #12]	; (80035dc <MX_TIM4_Init+0xec>)
 80035d0:	f000 fb6c 	bl	8003cac <HAL_TIM_MspPostInit>

}
 80035d4:	bf00      	nop
 80035d6:	3728      	adds	r7, #40	; 0x28
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	2000049c 	.word	0x2000049c
 80035e0:	40000800 	.word	0x40000800

080035e4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035ea:	463b      	mov	r3, r7
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80035f2:	4b15      	ldr	r3, [pc, #84]	; (8003648 <MX_TIM6_Init+0x64>)
 80035f4:	4a15      	ldr	r2, [pc, #84]	; (800364c <MX_TIM6_Init+0x68>)
 80035f6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 21;
 80035f8:	4b13      	ldr	r3, [pc, #76]	; (8003648 <MX_TIM6_Init+0x64>)
 80035fa:	2215      	movs	r2, #21
 80035fc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035fe:	4b12      	ldr	r3, [pc, #72]	; (8003648 <MX_TIM6_Init+0x64>)
 8003600:	2200      	movs	r2, #0
 8003602:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 39999;
 8003604:	4b10      	ldr	r3, [pc, #64]	; (8003648 <MX_TIM6_Init+0x64>)
 8003606:	f649 423f 	movw	r2, #39999	; 0x9c3f
 800360a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800360c:	4b0e      	ldr	r3, [pc, #56]	; (8003648 <MX_TIM6_Init+0x64>)
 800360e:	2200      	movs	r2, #0
 8003610:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003612:	480d      	ldr	r0, [pc, #52]	; (8003648 <MX_TIM6_Init+0x64>)
 8003614:	f002 f880 	bl	8005718 <HAL_TIM_Base_Init>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800361e:	f7ff fb0b 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003622:	2300      	movs	r3, #0
 8003624:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003626:	2300      	movs	r3, #0
 8003628:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800362a:	463b      	mov	r3, r7
 800362c:	4619      	mov	r1, r3
 800362e:	4806      	ldr	r0, [pc, #24]	; (8003648 <MX_TIM6_Init+0x64>)
 8003630:	f002 fff0 	bl	8006614 <HAL_TIMEx_MasterConfigSynchronization>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800363a:	f7ff fafd 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	200004e4 	.word	0x200004e4
 800364c:	40001000 	.word	0x40001000

08003650 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003656:	463b      	mov	r3, r7
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800365e:	4b15      	ldr	r3, [pc, #84]	; (80036b4 <MX_TIM7_Init+0x64>)
 8003660:	4a15      	ldr	r2, [pc, #84]	; (80036b8 <MX_TIM7_Init+0x68>)
 8003662:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8003664:	4b13      	ldr	r3, [pc, #76]	; (80036b4 <MX_TIM7_Init+0x64>)
 8003666:	2200      	movs	r2, #0
 8003668:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800366a:	4b12      	ldr	r3, [pc, #72]	; (80036b4 <MX_TIM7_Init+0x64>)
 800366c:	2200      	movs	r2, #0
 800366e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8003670:	4b10      	ldr	r3, [pc, #64]	; (80036b4 <MX_TIM7_Init+0x64>)
 8003672:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003676:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003678:	4b0e      	ldr	r3, [pc, #56]	; (80036b4 <MX_TIM7_Init+0x64>)
 800367a:	2200      	movs	r2, #0
 800367c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800367e:	480d      	ldr	r0, [pc, #52]	; (80036b4 <MX_TIM7_Init+0x64>)
 8003680:	f002 f84a 	bl	8005718 <HAL_TIM_Base_Init>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800368a:	f7ff fad5 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800368e:	2300      	movs	r3, #0
 8003690:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003692:	2300      	movs	r3, #0
 8003694:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003696:	463b      	mov	r3, r7
 8003698:	4619      	mov	r1, r3
 800369a:	4806      	ldr	r0, [pc, #24]	; (80036b4 <MX_TIM7_Init+0x64>)
 800369c:	f002 ffba 	bl	8006614 <HAL_TIMEx_MasterConfigSynchronization>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80036a6:	f7ff fac7 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80036aa:	bf00      	nop
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	2000052c 	.word	0x2000052c
 80036b8:	40001400 	.word	0x40001400

080036bc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08c      	sub	sp, #48	; 0x30
 80036c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80036c2:	f107 030c 	add.w	r3, r7, #12
 80036c6:	2224      	movs	r2, #36	; 0x24
 80036c8:	2100      	movs	r1, #0
 80036ca:	4618      	mov	r0, r3
 80036cc:	f004 f934 	bl	8007938 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036d0:	1d3b      	adds	r3, r7, #4
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80036d8:	4b22      	ldr	r3, [pc, #136]	; (8003764 <MX_TIM8_Init+0xa8>)
 80036da:	4a23      	ldr	r2, [pc, #140]	; (8003768 <MX_TIM8_Init+0xac>)
 80036dc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80036de:	4b21      	ldr	r3, [pc, #132]	; (8003764 <MX_TIM8_Init+0xa8>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036e4:	4b1f      	ldr	r3, [pc, #124]	; (8003764 <MX_TIM8_Init+0xa8>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80036ea:	4b1e      	ldr	r3, [pc, #120]	; (8003764 <MX_TIM8_Init+0xa8>)
 80036ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036f0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036f2:	4b1c      	ldr	r3, [pc, #112]	; (8003764 <MX_TIM8_Init+0xa8>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80036f8:	4b1a      	ldr	r3, [pc, #104]	; (8003764 <MX_TIM8_Init+0xa8>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036fe:	4b19      	ldr	r3, [pc, #100]	; (8003764 <MX_TIM8_Init+0xa8>)
 8003700:	2200      	movs	r2, #0
 8003702:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003704:	2301      	movs	r3, #1
 8003706:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003708:	2300      	movs	r3, #0
 800370a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800370c:	2301      	movs	r3, #1
 800370e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003710:	2300      	movs	r3, #0
 8003712:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003714:	2300      	movs	r3, #0
 8003716:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003718:	2300      	movs	r3, #0
 800371a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800371c:	2301      	movs	r3, #1
 800371e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003720:	2300      	movs	r3, #0
 8003722:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003724:	2300      	movs	r3, #0
 8003726:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003728:	f107 030c 	add.w	r3, r7, #12
 800372c:	4619      	mov	r1, r3
 800372e:	480d      	ldr	r0, [pc, #52]	; (8003764 <MX_TIM8_Init+0xa8>)
 8003730:	f002 f9ca 	bl	8005ac8 <HAL_TIM_Encoder_Init>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800373a:	f7ff fa7d 	bl	8002c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800373e:	2300      	movs	r3, #0
 8003740:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003742:	2300      	movs	r3, #0
 8003744:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003746:	1d3b      	adds	r3, r7, #4
 8003748:	4619      	mov	r1, r3
 800374a:	4806      	ldr	r0, [pc, #24]	; (8003764 <MX_TIM8_Init+0xa8>)
 800374c:	f002 ff62 	bl	8006614 <HAL_TIMEx_MasterConfigSynchronization>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8003756:	f7ff fa6f 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800375a:	bf00      	nop
 800375c:	3730      	adds	r7, #48	; 0x30
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000574 	.word	0x20000574
 8003768:	40010400 	.word	0x40010400

0800376c <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003772:	1d3b      	adds	r3, r7, #4
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	605a      	str	r2, [r3, #4]
 800377a:	609a      	str	r2, [r3, #8]
 800377c:	60da      	str	r2, [r3, #12]
 800377e:	611a      	str	r2, [r3, #16]
 8003780:	615a      	str	r2, [r3, #20]
 8003782:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003784:	4b20      	ldr	r3, [pc, #128]	; (8003808 <MX_TIM9_Init+0x9c>)
 8003786:	4a21      	ldr	r2, [pc, #132]	; (800380c <MX_TIM9_Init+0xa0>)
 8003788:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 3359;
 800378a:	4b1f      	ldr	r3, [pc, #124]	; (8003808 <MX_TIM9_Init+0x9c>)
 800378c:	f640 521f 	movw	r2, #3359	; 0xd1f
 8003790:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003792:	4b1d      	ldr	r3, [pc, #116]	; (8003808 <MX_TIM9_Init+0x9c>)
 8003794:	2200      	movs	r2, #0
 8003796:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 999;
 8003798:	4b1b      	ldr	r3, [pc, #108]	; (8003808 <MX_TIM9_Init+0x9c>)
 800379a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800379e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037a0:	4b19      	ldr	r3, [pc, #100]	; (8003808 <MX_TIM9_Init+0x9c>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037a6:	4b18      	ldr	r3, [pc, #96]	; (8003808 <MX_TIM9_Init+0x9c>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80037ac:	4816      	ldr	r0, [pc, #88]	; (8003808 <MX_TIM9_Init+0x9c>)
 80037ae:	f002 f873 	bl	8005898 <HAL_TIM_PWM_Init>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <MX_TIM9_Init+0x50>
  {
    Error_Handler();
 80037b8:	f7ff fa3e 	bl	8002c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037bc:	2360      	movs	r3, #96	; 0x60
 80037be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037c4:	2300      	movs	r3, #0
 80037c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037c8:	2300      	movs	r3, #0
 80037ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037cc:	1d3b      	adds	r3, r7, #4
 80037ce:	2200      	movs	r2, #0
 80037d0:	4619      	mov	r1, r3
 80037d2:	480d      	ldr	r0, [pc, #52]	; (8003808 <MX_TIM9_Init+0x9c>)
 80037d4:	f002 fbb4 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 80037de:	f7ff fa2b 	bl	8002c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80037e2:	1d3b      	adds	r3, r7, #4
 80037e4:	2204      	movs	r2, #4
 80037e6:	4619      	mov	r1, r3
 80037e8:	4807      	ldr	r0, [pc, #28]	; (8003808 <MX_TIM9_Init+0x9c>)
 80037ea:	f002 fba9 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <MX_TIM9_Init+0x8c>
  {
    Error_Handler();
 80037f4:	f7ff fa20 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80037f8:	4803      	ldr	r0, [pc, #12]	; (8003808 <MX_TIM9_Init+0x9c>)
 80037fa:	f000 fa57 	bl	8003cac <HAL_TIM_MspPostInit>

}
 80037fe:	bf00      	nop
 8003800:	3720      	adds	r7, #32
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	200005bc 	.word	0x200005bc
 800380c:	40014000 	.word	0x40014000

08003810 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003814:	4b0e      	ldr	r3, [pc, #56]	; (8003850 <MX_TIM10_Init+0x40>)
 8003816:	4a0f      	ldr	r2, [pc, #60]	; (8003854 <MX_TIM10_Init+0x44>)
 8003818:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 90;
 800381a:	4b0d      	ldr	r3, [pc, #52]	; (8003850 <MX_TIM10_Init+0x40>)
 800381c:	225a      	movs	r2, #90	; 0x5a
 800381e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003820:	4b0b      	ldr	r3, [pc, #44]	; (8003850 <MX_TIM10_Init+0x40>)
 8003822:	2200      	movs	r2, #0
 8003824:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 39999;
 8003826:	4b0a      	ldr	r3, [pc, #40]	; (8003850 <MX_TIM10_Init+0x40>)
 8003828:	f649 423f 	movw	r2, #39999	; 0x9c3f
 800382c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800382e:	4b08      	ldr	r3, [pc, #32]	; (8003850 <MX_TIM10_Init+0x40>)
 8003830:	2200      	movs	r2, #0
 8003832:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003834:	4b06      	ldr	r3, [pc, #24]	; (8003850 <MX_TIM10_Init+0x40>)
 8003836:	2200      	movs	r2, #0
 8003838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800383a:	4805      	ldr	r0, [pc, #20]	; (8003850 <MX_TIM10_Init+0x40>)
 800383c:	f001 ff6c 	bl	8005718 <HAL_TIM_Base_Init>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8003846:	f7ff f9f7 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000604 	.word	0x20000604
 8003854:	40014400 	.word	0x40014400

08003858 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800385c:	4b0e      	ldr	r3, [pc, #56]	; (8003898 <MX_TIM11_Init+0x40>)
 800385e:	4a0f      	ldr	r2, [pc, #60]	; (800389c <MX_TIM11_Init+0x44>)
 8003860:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 90;
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <MX_TIM11_Init+0x40>)
 8003864:	225a      	movs	r2, #90	; 0x5a
 8003866:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003868:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <MX_TIM11_Init+0x40>)
 800386a:	2200      	movs	r2, #0
 800386c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 39999;
 800386e:	4b0a      	ldr	r3, [pc, #40]	; (8003898 <MX_TIM11_Init+0x40>)
 8003870:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8003874:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003876:	4b08      	ldr	r3, [pc, #32]	; (8003898 <MX_TIM11_Init+0x40>)
 8003878:	2200      	movs	r2, #0
 800387a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800387c:	4b06      	ldr	r3, [pc, #24]	; (8003898 <MX_TIM11_Init+0x40>)
 800387e:	2200      	movs	r2, #0
 8003880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003882:	4805      	ldr	r0, [pc, #20]	; (8003898 <MX_TIM11_Init+0x40>)
 8003884:	f001 ff48 	bl	8005718 <HAL_TIM_Base_Init>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800388e:	f7ff f9d3 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8003892:	bf00      	nop
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	2000064c 	.word	0x2000064c
 800389c:	40014800 	.word	0x40014800

080038a0 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80038a6:	1d3b      	adds	r3, r7, #4
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	605a      	str	r2, [r3, #4]
 80038ae:	609a      	str	r2, [r3, #8]
 80038b0:	60da      	str	r2, [r3, #12]
 80038b2:	611a      	str	r2, [r3, #16]
 80038b4:	615a      	str	r2, [r3, #20]
 80038b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80038b8:	4b1a      	ldr	r3, [pc, #104]	; (8003924 <MX_TIM12_Init+0x84>)
 80038ba:	4a1b      	ldr	r2, [pc, #108]	; (8003928 <MX_TIM12_Init+0x88>)
 80038bc:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80038be:	4b19      	ldr	r3, [pc, #100]	; (8003924 <MX_TIM12_Init+0x84>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038c4:	4b17      	ldr	r3, [pc, #92]	; (8003924 <MX_TIM12_Init+0x84>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80038ca:	4b16      	ldr	r3, [pc, #88]	; (8003924 <MX_TIM12_Init+0x84>)
 80038cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80038d0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d2:	4b14      	ldr	r3, [pc, #80]	; (8003924 <MX_TIM12_Init+0x84>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038d8:	4b12      	ldr	r3, [pc, #72]	; (8003924 <MX_TIM12_Init+0x84>)
 80038da:	2200      	movs	r2, #0
 80038dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80038de:	4811      	ldr	r0, [pc, #68]	; (8003924 <MX_TIM12_Init+0x84>)
 80038e0:	f001 ffda 	bl	8005898 <HAL_TIM_PWM_Init>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80038ea:	f7ff f9a5 	bl	8002c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038ee:	2360      	movs	r3, #96	; 0x60
 80038f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038fa:	2300      	movs	r3, #0
 80038fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038fe:	1d3b      	adds	r3, r7, #4
 8003900:	2200      	movs	r2, #0
 8003902:	4619      	mov	r1, r3
 8003904:	4807      	ldr	r0, [pc, #28]	; (8003924 <MX_TIM12_Init+0x84>)
 8003906:	f002 fb1b 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8003910:	f7ff f992 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003914:	4803      	ldr	r0, [pc, #12]	; (8003924 <MX_TIM12_Init+0x84>)
 8003916:	f000 f9c9 	bl	8003cac <HAL_TIM_MspPostInit>

}
 800391a:	bf00      	nop
 800391c:	3720      	adds	r7, #32
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000694 	.word	0x20000694
 8003928:	40001800 	.word	0x40001800

0800392c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b090      	sub	sp, #64	; 0x40
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003934:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	605a      	str	r2, [r3, #4]
 800393e:	609a      	str	r2, [r3, #8]
 8003940:	60da      	str	r2, [r3, #12]
 8003942:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a74      	ldr	r2, [pc, #464]	; (8003b1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d12d      	bne.n	80039aa <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	62bb      	str	r3, [r7, #40]	; 0x28
 8003952:	4b73      	ldr	r3, [pc, #460]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003956:	4a72      	ldr	r2, [pc, #456]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003958:	f043 0301 	orr.w	r3, r3, #1
 800395c:	6453      	str	r3, [r2, #68]	; 0x44
 800395e:	4b70      	ldr	r3, [pc, #448]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	62bb      	str	r3, [r7, #40]	; 0x28
 8003968:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	627b      	str	r3, [r7, #36]	; 0x24
 800396e:	4b6c      	ldr	r3, [pc, #432]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	4a6b      	ldr	r2, [pc, #428]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003974:	f043 0310 	orr.w	r3, r3, #16
 8003978:	6313      	str	r3, [r2, #48]	; 0x30
 800397a:	4b69      	ldr	r3, [pc, #420]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	f003 0310 	and.w	r3, r3, #16
 8003982:	627b      	str	r3, [r7, #36]	; 0x24
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_4_A_Pin|ENC_4_B_Pin;
 8003986:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800398a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398c:	2302      	movs	r3, #2
 800398e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003990:	2301      	movs	r3, #1
 8003992:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003994:	2300      	movs	r3, #0
 8003996:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003998:	2301      	movs	r3, #1
 800399a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800399c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039a0:	4619      	mov	r1, r3
 80039a2:	4860      	ldr	r0, [pc, #384]	; (8003b24 <HAL_TIM_Encoder_MspInit+0x1f8>)
 80039a4:	f001 f86a 	bl	8004a7c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80039a8:	e0b3      	b.n	8003b12 <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM2)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039b2:	d14b      	bne.n	8003a4c <HAL_TIM_Encoder_MspInit+0x120>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80039b4:	2300      	movs	r3, #0
 80039b6:	623b      	str	r3, [r7, #32]
 80039b8:	4b59      	ldr	r3, [pc, #356]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039bc:	4a58      	ldr	r2, [pc, #352]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	6413      	str	r3, [r2, #64]	; 0x40
 80039c4:	4b56      	ldr	r3, [pc, #344]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	623b      	str	r3, [r7, #32]
 80039ce:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039d0:	2300      	movs	r3, #0
 80039d2:	61fb      	str	r3, [r7, #28]
 80039d4:	4b52      	ldr	r3, [pc, #328]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d8:	4a51      	ldr	r2, [pc, #324]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039da:	f043 0301 	orr.w	r3, r3, #1
 80039de:	6313      	str	r3, [r2, #48]	; 0x30
 80039e0:	4b4f      	ldr	r3, [pc, #316]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	61fb      	str	r3, [r7, #28]
 80039ea:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ec:	2300      	movs	r3, #0
 80039ee:	61bb      	str	r3, [r7, #24]
 80039f0:	4b4b      	ldr	r3, [pc, #300]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f4:	4a4a      	ldr	r2, [pc, #296]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039f6:	f043 0302 	orr.w	r3, r3, #2
 80039fa:	6313      	str	r3, [r2, #48]	; 0x30
 80039fc:	4b48      	ldr	r3, [pc, #288]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	61bb      	str	r3, [r7, #24]
 8003a06:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENC_2_A_Pin;
 8003a08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a0e:	2302      	movs	r3, #2
 8003a10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a12:	2301      	movs	r3, #1
 8003a14:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a16:	2300      	movs	r3, #0
 8003a18:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ENC_2_A_GPIO_Port, &GPIO_InitStruct);
 8003a1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a22:	4619      	mov	r1, r3
 8003a24:	4840      	ldr	r0, [pc, #256]	; (8003b28 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8003a26:	f001 f829 	bl	8004a7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_2_B_Pin;
 8003a2a:	2308      	movs	r3, #8
 8003a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2e:	2302      	movs	r3, #2
 8003a30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a32:	2301      	movs	r3, #1
 8003a34:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a36:	2300      	movs	r3, #0
 8003a38:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ENC_2_B_GPIO_Port, &GPIO_InitStruct);
 8003a3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a42:	4619      	mov	r1, r3
 8003a44:	4839      	ldr	r0, [pc, #228]	; (8003b2c <HAL_TIM_Encoder_MspInit+0x200>)
 8003a46:	f001 f819 	bl	8004a7c <HAL_GPIO_Init>
}
 8003a4a:	e062      	b.n	8003b12 <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM3)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a37      	ldr	r2, [pc, #220]	; (8003b30 <HAL_TIM_Encoder_MspInit+0x204>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d12c      	bne.n	8003ab0 <HAL_TIM_Encoder_MspInit+0x184>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
 8003a5a:	4b31      	ldr	r3, [pc, #196]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	4a30      	ldr	r2, [pc, #192]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003a60:	f043 0302 	orr.w	r3, r3, #2
 8003a64:	6413      	str	r3, [r2, #64]	; 0x40
 8003a66:	4b2e      	ldr	r3, [pc, #184]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	617b      	str	r3, [r7, #20]
 8003a70:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	4b2a      	ldr	r3, [pc, #168]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	4a29      	ldr	r2, [pc, #164]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	6313      	str	r3, [r2, #48]	; 0x30
 8003a82:	4b27      	ldr	r3, [pc, #156]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	613b      	str	r3, [r7, #16]
 8003a8c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC_3_A_Pin|ENC_3_B_Pin;
 8003a8e:	23c0      	movs	r3, #192	; 0xc0
 8003a90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a92:	2302      	movs	r3, #2
 8003a94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a96:	2301      	movs	r3, #1
 8003a98:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	481f      	ldr	r0, [pc, #124]	; (8003b28 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8003aaa:	f000 ffe7 	bl	8004a7c <HAL_GPIO_Init>
}
 8003aae:	e030      	b.n	8003b12 <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(tim_encoderHandle->Instance==TIM8)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a1f      	ldr	r2, [pc, #124]	; (8003b34 <HAL_TIM_Encoder_MspInit+0x208>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d12b      	bne.n	8003b12 <HAL_TIM_Encoder_MspInit+0x1e6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	4b18      	ldr	r3, [pc, #96]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac2:	4a17      	ldr	r2, [pc, #92]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003ac4:	f043 0302 	orr.w	r3, r3, #2
 8003ac8:	6453      	str	r3, [r2, #68]	; 0x44
 8003aca:	4b15      	ldr	r3, [pc, #84]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60bb      	str	r3, [r7, #8]
 8003ada:	4b11      	ldr	r3, [pc, #68]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	4a10      	ldr	r2, [pc, #64]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003ae0:	f043 0304 	orr.w	r3, r3, #4
 8003ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ae6:	4b0e      	ldr	r3, [pc, #56]	; (8003b20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_1_A_Pin|ENC_1_B_Pin;
 8003af2:	23c0      	movs	r3, #192	; 0xc0
 8003af4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003af6:	2302      	movs	r3, #2
 8003af8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003afa:	2301      	movs	r3, #1
 8003afc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003afe:	2300      	movs	r3, #0
 8003b00:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003b02:	2303      	movs	r3, #3
 8003b04:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	480a      	ldr	r0, [pc, #40]	; (8003b38 <HAL_TIM_Encoder_MspInit+0x20c>)
 8003b0e:	f000 ffb5 	bl	8004a7c <HAL_GPIO_Init>
}
 8003b12:	bf00      	nop
 8003b14:	3740      	adds	r7, #64	; 0x40
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	40010000 	.word	0x40010000
 8003b20:	40023800 	.word	0x40023800
 8003b24:	40021000 	.word	0x40021000
 8003b28:	40020000 	.word	0x40020000
 8003b2c:	40020400 	.word	0x40020400
 8003b30:	40000400 	.word	0x40000400
 8003b34:	40010400 	.word	0x40010400
 8003b38:	40020800 	.word	0x40020800

08003b3c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b087      	sub	sp, #28
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a1f      	ldr	r2, [pc, #124]	; (8003bc8 <HAL_TIM_PWM_MspInit+0x8c>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d10e      	bne.n	8003b6c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b4e:	2300      	movs	r3, #0
 8003b50:	617b      	str	r3, [r7, #20]
 8003b52:	4b1e      	ldr	r3, [pc, #120]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	4a1d      	ldr	r2, [pc, #116]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003b58:	f043 0304 	orr.w	r3, r3, #4
 8003b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b5e:	4b1b      	ldr	r3, [pc, #108]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	617b      	str	r3, [r7, #20]
 8003b68:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8003b6a:	e026      	b.n	8003bba <HAL_TIM_PWM_MspInit+0x7e>
  else if(tim_pwmHandle->Instance==TIM9)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a17      	ldr	r2, [pc, #92]	; (8003bd0 <HAL_TIM_PWM_MspInit+0x94>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d10e      	bne.n	8003b94 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	613b      	str	r3, [r7, #16]
 8003b7a:	4b14      	ldr	r3, [pc, #80]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7e:	4a13      	ldr	r2, [pc, #76]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b84:	6453      	str	r3, [r2, #68]	; 0x44
 8003b86:	4b11      	ldr	r3, [pc, #68]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b8e:	613b      	str	r3, [r7, #16]
 8003b90:	693b      	ldr	r3, [r7, #16]
}
 8003b92:	e012      	b.n	8003bba <HAL_TIM_PWM_MspInit+0x7e>
  else if(tim_pwmHandle->Instance==TIM12)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a0e      	ldr	r2, [pc, #56]	; (8003bd4 <HAL_TIM_PWM_MspInit+0x98>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d10d      	bne.n	8003bba <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	4b0a      	ldr	r3, [pc, #40]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba6:	4a09      	ldr	r2, [pc, #36]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003ba8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bac:	6413      	str	r3, [r2, #64]	; 0x40
 8003bae:	4b07      	ldr	r3, [pc, #28]	; (8003bcc <HAL_TIM_PWM_MspInit+0x90>)
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
}
 8003bba:	bf00      	nop
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40000800 	.word	0x40000800
 8003bcc:	40023800 	.word	0x40023800
 8003bd0:	40014000 	.word	0x40014000
 8003bd4:	40001800 	.word	0x40001800

08003bd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a2c      	ldr	r2, [pc, #176]	; (8003c98 <HAL_TIM_Base_MspInit+0xc0>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d116      	bne.n	8003c18 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
 8003bee:	4b2b      	ldr	r3, [pc, #172]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf2:	4a2a      	ldr	r2, [pc, #168]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003bf4:	f043 0310 	orr.w	r3, r3, #16
 8003bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8003bfa:	4b28      	ldr	r3, [pc, #160]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	f003 0310 	and.w	r3, r3, #16
 8003c02:	617b      	str	r3, [r7, #20]
 8003c04:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003c06:	2200      	movs	r2, #0
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2036      	movs	r0, #54	; 0x36
 8003c0c:	f000 fafd 	bl	800420a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c10:	2036      	movs	r0, #54	; 0x36
 8003c12:	f000 fb16 	bl	8004242 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8003c16:	e03a      	b.n	8003c8e <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM7)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a20      	ldr	r2, [pc, #128]	; (8003ca0 <HAL_TIM_Base_MspInit+0xc8>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d10e      	bne.n	8003c40 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c22:	2300      	movs	r3, #0
 8003c24:	613b      	str	r3, [r7, #16]
 8003c26:	4b1d      	ldr	r3, [pc, #116]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	4a1c      	ldr	r2, [pc, #112]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c2c:	f043 0320 	orr.w	r3, r3, #32
 8003c30:	6413      	str	r3, [r2, #64]	; 0x40
 8003c32:	4b1a      	ldr	r3, [pc, #104]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	f003 0320 	and.w	r3, r3, #32
 8003c3a:	613b      	str	r3, [r7, #16]
 8003c3c:	693b      	ldr	r3, [r7, #16]
}
 8003c3e:	e026      	b.n	8003c8e <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM10)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a17      	ldr	r2, [pc, #92]	; (8003ca4 <HAL_TIM_Base_MspInit+0xcc>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d10e      	bne.n	8003c68 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	4b13      	ldr	r3, [pc, #76]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c52:	4a12      	ldr	r2, [pc, #72]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c58:	6453      	str	r3, [r2, #68]	; 0x44
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	68fb      	ldr	r3, [r7, #12]
}
 8003c66:	e012      	b.n	8003c8e <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM11)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a0e      	ldr	r2, [pc, #56]	; (8003ca8 <HAL_TIM_Base_MspInit+0xd0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d10d      	bne.n	8003c8e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003c72:	2300      	movs	r3, #0
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7a:	4a08      	ldr	r2, [pc, #32]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c80:	6453      	str	r3, [r2, #68]	; 0x44
 8003c82:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <HAL_TIM_Base_MspInit+0xc4>)
 8003c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c8a:	60bb      	str	r3, [r7, #8]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
}
 8003c8e:	bf00      	nop
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40001000 	.word	0x40001000
 8003c9c:	40023800 	.word	0x40023800
 8003ca0:	40001400 	.word	0x40001400
 8003ca4:	40014400 	.word	0x40014400
 8003ca8:	40014800 	.word	0x40014800

08003cac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08a      	sub	sp, #40	; 0x28
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb4:	f107 0314 	add.w	r3, r7, #20
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	605a      	str	r2, [r3, #4]
 8003cbe:	609a      	str	r2, [r3, #8]
 8003cc0:	60da      	str	r2, [r3, #12]
 8003cc2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a37      	ldr	r2, [pc, #220]	; (8003da8 <HAL_TIM_MspPostInit+0xfc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d11f      	bne.n	8003d0e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cce:	2300      	movs	r3, #0
 8003cd0:	613b      	str	r3, [r7, #16]
 8003cd2:	4b36      	ldr	r3, [pc, #216]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd6:	4a35      	ldr	r2, [pc, #212]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003cd8:	f043 0308 	orr.w	r3, r3, #8
 8003cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cde:	4b33      	ldr	r3, [pc, #204]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	613b      	str	r3, [r7, #16]
 8003ce8:	693b      	ldr	r3, [r7, #16]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = pwm1_MT_Pin|pwm2_MT_Pin|pwm3_MT_Pin|pwm4_MT_Pin;
 8003cea:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d00:	f107 0314 	add.w	r3, r7, #20
 8003d04:	4619      	mov	r1, r3
 8003d06:	482a      	ldr	r0, [pc, #168]	; (8003db0 <HAL_TIM_MspPostInit+0x104>)
 8003d08:	f000 feb8 	bl	8004a7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003d0c:	e047      	b.n	8003d9e <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM9)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a28      	ldr	r2, [pc, #160]	; (8003db4 <HAL_TIM_MspPostInit+0x108>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d11e      	bne.n	8003d56 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	4b23      	ldr	r3, [pc, #140]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d20:	4a22      	ldr	r2, [pc, #136]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003d22:	f043 0310 	orr.w	r3, r3, #16
 8003d26:	6313      	str	r3, [r2, #48]	; 0x30
 8003d28:	4b20      	ldr	r3, [pc, #128]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2c:	f003 0310 	and.w	r3, r3, #16
 8003d30:	60fb      	str	r3, [r7, #12]
 8003d32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = servo_2_Pin|servo_1_Pin;
 8003d34:	2360      	movs	r3, #96	; 0x60
 8003d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d38:	2302      	movs	r3, #2
 8003d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d40:	2300      	movs	r3, #0
 8003d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003d44:	2303      	movs	r3, #3
 8003d46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d48:	f107 0314 	add.w	r3, r7, #20
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	481a      	ldr	r0, [pc, #104]	; (8003db8 <HAL_TIM_MspPostInit+0x10c>)
 8003d50:	f000 fe94 	bl	8004a7c <HAL_GPIO_Init>
}
 8003d54:	e023      	b.n	8003d9e <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM12)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a18      	ldr	r2, [pc, #96]	; (8003dbc <HAL_TIM_MspPostInit+0x110>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d11e      	bne.n	8003d9e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d60:	2300      	movs	r3, #0
 8003d62:	60bb      	str	r3, [r7, #8]
 8003d64:	4b11      	ldr	r3, [pc, #68]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d68:	4a10      	ldr	r2, [pc, #64]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003d6a:	f043 0302 	orr.w	r3, r3, #2
 8003d6e:	6313      	str	r3, [r2, #48]	; 0x30
 8003d70:	4b0e      	ldr	r3, [pc, #56]	; (8003dac <HAL_TIM_MspPostInit+0x100>)
 8003d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	60bb      	str	r3, [r7, #8]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = pwm5_MT_Pin;
 8003d7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d82:	2302      	movs	r3, #2
 8003d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003d8e:	2309      	movs	r3, #9
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(pwm5_MT_GPIO_Port, &GPIO_InitStruct);
 8003d92:	f107 0314 	add.w	r3, r7, #20
 8003d96:	4619      	mov	r1, r3
 8003d98:	4809      	ldr	r0, [pc, #36]	; (8003dc0 <HAL_TIM_MspPostInit+0x114>)
 8003d9a:	f000 fe6f 	bl	8004a7c <HAL_GPIO_Init>
}
 8003d9e:	bf00      	nop
 8003da0:	3728      	adds	r7, #40	; 0x28
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40000800 	.word	0x40000800
 8003dac:	40023800 	.word	0x40023800
 8003db0:	40020c00 	.word	0x40020c00
 8003db4:	40014000 	.word	0x40014000
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40001800 	.word	0x40001800
 8003dc0:	40020400 	.word	0x40020400

08003dc4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003dc8:	4b11      	ldr	r3, [pc, #68]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003dca:	4a12      	ldr	r2, [pc, #72]	; (8003e14 <MX_USART1_UART_Init+0x50>)
 8003dcc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003dce:	4b10      	ldr	r3, [pc, #64]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003dd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003dd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003dd6:	4b0e      	ldr	r3, [pc, #56]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ddc:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003de2:	4b0b      	ldr	r3, [pc, #44]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003de8:	4b09      	ldr	r3, [pc, #36]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003dea:	220c      	movs	r2, #12
 8003dec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dee:	4b08      	ldr	r3, [pc, #32]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003df4:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dfa:	4805      	ldr	r0, [pc, #20]	; (8003e10 <MX_USART1_UART_Init+0x4c>)
 8003dfc:	f002 fc9a 	bl	8006734 <HAL_UART_Init>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003e06:	f7fe ff17 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	200006dc 	.word	0x200006dc
 8003e14:	40011000 	.word	0x40011000

08003e18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08a      	sub	sp, #40	; 0x28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e20:	f107 0314 	add.w	r3, r7, #20
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	609a      	str	r2, [r3, #8]
 8003e2c:	60da      	str	r2, [r3, #12]
 8003e2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a34      	ldr	r2, [pc, #208]	; (8003f08 <HAL_UART_MspInit+0xf0>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d162      	bne.n	8003f00 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	613b      	str	r3, [r7, #16]
 8003e3e:	4b33      	ldr	r3, [pc, #204]	; (8003f0c <HAL_UART_MspInit+0xf4>)
 8003e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e42:	4a32      	ldr	r2, [pc, #200]	; (8003f0c <HAL_UART_MspInit+0xf4>)
 8003e44:	f043 0310 	orr.w	r3, r3, #16
 8003e48:	6453      	str	r3, [r2, #68]	; 0x44
 8003e4a:	4b30      	ldr	r3, [pc, #192]	; (8003f0c <HAL_UART_MspInit+0xf4>)
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	613b      	str	r3, [r7, #16]
 8003e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e56:	2300      	movs	r3, #0
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	4b2c      	ldr	r3, [pc, #176]	; (8003f0c <HAL_UART_MspInit+0xf4>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	4a2b      	ldr	r2, [pc, #172]	; (8003f0c <HAL_UART_MspInit+0xf4>)
 8003e60:	f043 0302 	orr.w	r3, r3, #2
 8003e64:	6313      	str	r3, [r2, #48]	; 0x30
 8003e66:	4b29      	ldr	r3, [pc, #164]	; (8003f0c <HAL_UART_MspInit+0xf4>)
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e72:	23c0      	movs	r3, #192	; 0xc0
 8003e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e76:	2302      	movs	r3, #2
 8003e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e82:	2307      	movs	r3, #7
 8003e84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e86:	f107 0314 	add.w	r3, r7, #20
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	4820      	ldr	r0, [pc, #128]	; (8003f10 <HAL_UART_MspInit+0xf8>)
 8003e8e:	f000 fdf5 	bl	8004a7c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003e92:	4b20      	ldr	r3, [pc, #128]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003e94:	4a20      	ldr	r2, [pc, #128]	; (8003f18 <HAL_UART_MspInit+0x100>)
 8003e96:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003e98:	4b1e      	ldr	r3, [pc, #120]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003e9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e9e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ea0:	4b1c      	ldr	r3, [pc, #112]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ea6:	4b1b      	ldr	r3, [pc, #108]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003eac:	4b19      	ldr	r3, [pc, #100]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003eae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003eb2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003eb4:	4b17      	ldr	r3, [pc, #92]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003eba:	4b16      	ldr	r3, [pc, #88]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003ec0:	4b14      	ldr	r3, [pc, #80]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003ec2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ec6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ec8:	4b12      	ldr	r3, [pc, #72]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ece:	4b11      	ldr	r3, [pc, #68]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003ed4:	480f      	ldr	r0, [pc, #60]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003ed6:	f000 f9cf 	bl	8004278 <HAL_DMA_Init>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003ee0:	f7fe feaa 	bl	8002c38 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a0b      	ldr	r2, [pc, #44]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003ee8:	639a      	str	r2, [r3, #56]	; 0x38
 8003eea:	4a0a      	ldr	r2, [pc, #40]	; (8003f14 <HAL_UART_MspInit+0xfc>)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	2025      	movs	r0, #37	; 0x25
 8003ef6:	f000 f988 	bl	800420a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003efa:	2025      	movs	r0, #37	; 0x25
 8003efc:	f000 f9a1 	bl	8004242 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003f00:	bf00      	nop
 8003f02:	3728      	adds	r7, #40	; 0x28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40011000 	.word	0x40011000
 8003f0c:	40023800 	.word	0x40023800
 8003f10:	40020400 	.word	0x40020400
 8003f14:	20000720 	.word	0x20000720
 8003f18:	40026440 	.word	0x40026440

08003f1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f20:	480d      	ldr	r0, [pc, #52]	; (8003f58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003f22:	490e      	ldr	r1, [pc, #56]	; (8003f5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003f24:	4a0e      	ldr	r2, [pc, #56]	; (8003f60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003f26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f28:	e002      	b.n	8003f30 <LoopCopyDataInit>

08003f2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f2e:	3304      	adds	r3, #4

08003f30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f34:	d3f9      	bcc.n	8003f2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f36:	4a0b      	ldr	r2, [pc, #44]	; (8003f64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003f38:	4c0b      	ldr	r4, [pc, #44]	; (8003f68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003f3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f3c:	e001      	b.n	8003f42 <LoopFillZerobss>

08003f3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f40:	3204      	adds	r2, #4

08003f42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f44:	d3fb      	bcc.n	8003f3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003f46:	f7ff f9c1 	bl	80032cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f4a:	f003 fd03 	bl	8007954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f4e:	f7fe fd59 	bl	8002a04 <main>
  bx  lr    
 8003f52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f5c:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8003f60:	08008d48 	.word	0x08008d48
  ldr r2, =_sbss
 8003f64:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8003f68:	200008bc 	.word	0x200008bc

08003f6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f6c:	e7fe      	b.n	8003f6c <ADC_IRQHandler>
	...

08003f70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f74:	4b0e      	ldr	r3, [pc, #56]	; (8003fb0 <HAL_Init+0x40>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a0d      	ldr	r2, [pc, #52]	; (8003fb0 <HAL_Init+0x40>)
 8003f7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f80:	4b0b      	ldr	r3, [pc, #44]	; (8003fb0 <HAL_Init+0x40>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a0a      	ldr	r2, [pc, #40]	; (8003fb0 <HAL_Init+0x40>)
 8003f86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f8c:	4b08      	ldr	r3, [pc, #32]	; (8003fb0 <HAL_Init+0x40>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a07      	ldr	r2, [pc, #28]	; (8003fb0 <HAL_Init+0x40>)
 8003f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f98:	2003      	movs	r0, #3
 8003f9a:	f000 f92b 	bl	80041f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f9e:	2000      	movs	r0, #0
 8003fa0:	f000 f808 	bl	8003fb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fa4:	f7fe fe4e 	bl	8002c44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40023c00 	.word	0x40023c00

08003fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fbc:	4b12      	ldr	r3, [pc, #72]	; (8004008 <HAL_InitTick+0x54>)
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	4b12      	ldr	r3, [pc, #72]	; (800400c <HAL_InitTick+0x58>)
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 f943 	bl	800425e <HAL_SYSTICK_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e00e      	b.n	8004000 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2b0f      	cmp	r3, #15
 8003fe6:	d80a      	bhi.n	8003ffe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fe8:	2200      	movs	r2, #0
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff0:	f000 f90b 	bl	800420a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ff4:	4a06      	ldr	r2, [pc, #24]	; (8004010 <HAL_InitTick+0x5c>)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e000      	b.n	8004000 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
}
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	2000006c 	.word	0x2000006c
 800400c:	20000074 	.word	0x20000074
 8004010:	20000070 	.word	0x20000070

08004014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004018:	4b06      	ldr	r3, [pc, #24]	; (8004034 <HAL_IncTick+0x20>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	461a      	mov	r2, r3
 800401e:	4b06      	ldr	r3, [pc, #24]	; (8004038 <HAL_IncTick+0x24>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4413      	add	r3, r2
 8004024:	4a04      	ldr	r2, [pc, #16]	; (8004038 <HAL_IncTick+0x24>)
 8004026:	6013      	str	r3, [r2, #0]
}
 8004028:	bf00      	nop
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	20000074 	.word	0x20000074
 8004038:	20000780 	.word	0x20000780

0800403c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  return uwTick;
 8004040:	4b03      	ldr	r3, [pc, #12]	; (8004050 <HAL_GetTick+0x14>)
 8004042:	681b      	ldr	r3, [r3, #0]
}
 8004044:	4618      	mov	r0, r3
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	20000780 	.word	0x20000780

08004054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004064:	4b0c      	ldr	r3, [pc, #48]	; (8004098 <__NVIC_SetPriorityGrouping+0x44>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004070:	4013      	ands	r3, r2
 8004072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800407c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004086:	4a04      	ldr	r2, [pc, #16]	; (8004098 <__NVIC_SetPriorityGrouping+0x44>)
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	60d3      	str	r3, [r2, #12]
}
 800408c:	bf00      	nop
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr
 8004098:	e000ed00 	.word	0xe000ed00

0800409c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040a0:	4b04      	ldr	r3, [pc, #16]	; (80040b4 <__NVIC_GetPriorityGrouping+0x18>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	0a1b      	lsrs	r3, r3, #8
 80040a6:	f003 0307 	and.w	r3, r3, #7
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	e000ed00 	.word	0xe000ed00

080040b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	4603      	mov	r3, r0
 80040c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	db0b      	blt.n	80040e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040ca:	79fb      	ldrb	r3, [r7, #7]
 80040cc:	f003 021f 	and.w	r2, r3, #31
 80040d0:	4907      	ldr	r1, [pc, #28]	; (80040f0 <__NVIC_EnableIRQ+0x38>)
 80040d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d6:	095b      	lsrs	r3, r3, #5
 80040d8:	2001      	movs	r0, #1
 80040da:	fa00 f202 	lsl.w	r2, r0, r2
 80040de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80040e2:	bf00      	nop
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	e000e100 	.word	0xe000e100

080040f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	6039      	str	r1, [r7, #0]
 80040fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004104:	2b00      	cmp	r3, #0
 8004106:	db0a      	blt.n	800411e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	b2da      	uxtb	r2, r3
 800410c:	490c      	ldr	r1, [pc, #48]	; (8004140 <__NVIC_SetPriority+0x4c>)
 800410e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004112:	0112      	lsls	r2, r2, #4
 8004114:	b2d2      	uxtb	r2, r2
 8004116:	440b      	add	r3, r1
 8004118:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800411c:	e00a      	b.n	8004134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	b2da      	uxtb	r2, r3
 8004122:	4908      	ldr	r1, [pc, #32]	; (8004144 <__NVIC_SetPriority+0x50>)
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	f003 030f 	and.w	r3, r3, #15
 800412a:	3b04      	subs	r3, #4
 800412c:	0112      	lsls	r2, r2, #4
 800412e:	b2d2      	uxtb	r2, r2
 8004130:	440b      	add	r3, r1
 8004132:	761a      	strb	r2, [r3, #24]
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	e000e100 	.word	0xe000e100
 8004144:	e000ed00 	.word	0xe000ed00

08004148 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004148:	b480      	push	{r7}
 800414a:	b089      	sub	sp, #36	; 0x24
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f003 0307 	and.w	r3, r3, #7
 800415a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	f1c3 0307 	rsb	r3, r3, #7
 8004162:	2b04      	cmp	r3, #4
 8004164:	bf28      	it	cs
 8004166:	2304      	movcs	r3, #4
 8004168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	3304      	adds	r3, #4
 800416e:	2b06      	cmp	r3, #6
 8004170:	d902      	bls.n	8004178 <NVIC_EncodePriority+0x30>
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	3b03      	subs	r3, #3
 8004176:	e000      	b.n	800417a <NVIC_EncodePriority+0x32>
 8004178:	2300      	movs	r3, #0
 800417a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800417c:	f04f 32ff 	mov.w	r2, #4294967295
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	43da      	mvns	r2, r3
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	401a      	ands	r2, r3
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004190:	f04f 31ff 	mov.w	r1, #4294967295
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	fa01 f303 	lsl.w	r3, r1, r3
 800419a:	43d9      	mvns	r1, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041a0:	4313      	orrs	r3, r2
         );
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3724      	adds	r7, #36	; 0x24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
	...

080041b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	3b01      	subs	r3, #1
 80041bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80041c0:	d301      	bcc.n	80041c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041c2:	2301      	movs	r3, #1
 80041c4:	e00f      	b.n	80041e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041c6:	4a0a      	ldr	r2, [pc, #40]	; (80041f0 <SysTick_Config+0x40>)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3b01      	subs	r3, #1
 80041cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041ce:	210f      	movs	r1, #15
 80041d0:	f04f 30ff 	mov.w	r0, #4294967295
 80041d4:	f7ff ff8e 	bl	80040f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041d8:	4b05      	ldr	r3, [pc, #20]	; (80041f0 <SysTick_Config+0x40>)
 80041da:	2200      	movs	r2, #0
 80041dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041de:	4b04      	ldr	r3, [pc, #16]	; (80041f0 <SysTick_Config+0x40>)
 80041e0:	2207      	movs	r2, #7
 80041e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	e000e010 	.word	0xe000e010

080041f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f7ff ff29 	bl	8004054 <__NVIC_SetPriorityGrouping>
}
 8004202:	bf00      	nop
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800420a:	b580      	push	{r7, lr}
 800420c:	b086      	sub	sp, #24
 800420e:	af00      	add	r7, sp, #0
 8004210:	4603      	mov	r3, r0
 8004212:	60b9      	str	r1, [r7, #8]
 8004214:	607a      	str	r2, [r7, #4]
 8004216:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800421c:	f7ff ff3e 	bl	800409c <__NVIC_GetPriorityGrouping>
 8004220:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	68b9      	ldr	r1, [r7, #8]
 8004226:	6978      	ldr	r0, [r7, #20]
 8004228:	f7ff ff8e 	bl	8004148 <NVIC_EncodePriority>
 800422c:	4602      	mov	r2, r0
 800422e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004232:	4611      	mov	r1, r2
 8004234:	4618      	mov	r0, r3
 8004236:	f7ff ff5d 	bl	80040f4 <__NVIC_SetPriority>
}
 800423a:	bf00      	nop
 800423c:	3718      	adds	r7, #24
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b082      	sub	sp, #8
 8004246:	af00      	add	r7, sp, #0
 8004248:	4603      	mov	r3, r0
 800424a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800424c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004250:	4618      	mov	r0, r3
 8004252:	f7ff ff31 	bl	80040b8 <__NVIC_EnableIRQ>
}
 8004256:	bf00      	nop
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b082      	sub	sp, #8
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7ff ffa2 	bl	80041b0 <SysTick_Config>
 800426c:	4603      	mov	r3, r0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004280:	2300      	movs	r3, #0
 8004282:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004284:	f7ff feda 	bl	800403c <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e099      	b.n	80043c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0201 	bic.w	r2, r2, #1
 80042b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042b4:	e00f      	b.n	80042d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042b6:	f7ff fec1 	bl	800403c <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	2b05      	cmp	r3, #5
 80042c2:	d908      	bls.n	80042d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2203      	movs	r2, #3
 80042ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e078      	b.n	80043c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0301 	and.w	r3, r3, #1
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e8      	bne.n	80042b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	4b38      	ldr	r3, [pc, #224]	; (80043d0 <HAL_DMA_Init+0x158>)
 80042f0:	4013      	ands	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004302:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800430e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800431a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a1b      	ldr	r3, [r3, #32]
 8004320:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	4313      	orrs	r3, r2
 8004326:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	2b04      	cmp	r3, #4
 800432e:	d107      	bne.n	8004340 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004338:	4313      	orrs	r3, r2
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4313      	orrs	r3, r2
 800433e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f023 0307 	bic.w	r3, r3, #7
 8004356:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	4313      	orrs	r3, r2
 8004360:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	2b04      	cmp	r3, #4
 8004368:	d117      	bne.n	800439a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	4313      	orrs	r3, r2
 8004372:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00e      	beq.n	800439a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 fb01 	bl	8004984 <DMA_CheckFifoParam>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2240      	movs	r2, #64	; 0x40
 800438c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004396:	2301      	movs	r3, #1
 8004398:	e016      	b.n	80043c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 fab8 	bl	8004918 <DMA_CalcBaseAndBitshift>
 80043a8:	4603      	mov	r3, r0
 80043aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b0:	223f      	movs	r2, #63	; 0x3f
 80043b2:	409a      	lsls	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3718      	adds	r7, #24
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	f010803f 	.word	0xf010803f

080043d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
 80043e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043e2:	2300      	movs	r3, #0
 80043e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d101      	bne.n	80043fa <HAL_DMA_Start_IT+0x26>
 80043f6:	2302      	movs	r3, #2
 80043f8:	e040      	b.n	800447c <HAL_DMA_Start_IT+0xa8>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b01      	cmp	r3, #1
 800440c:	d12f      	bne.n	800446e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2202      	movs	r2, #2
 8004412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	68b9      	ldr	r1, [r7, #8]
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 fa4a 	bl	80048bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800442c:	223f      	movs	r2, #63	; 0x3f
 800442e:	409a      	lsls	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0216 	orr.w	r2, r2, #22
 8004442:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004448:	2b00      	cmp	r3, #0
 800444a:	d007      	beq.n	800445c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f042 0208 	orr.w	r2, r2, #8
 800445a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0201 	orr.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	e005      	b.n	800447a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004476:	2302      	movs	r3, #2
 8004478:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800447a:	7dfb      	ldrb	r3, [r7, #23]
}
 800447c:	4618      	mov	r0, r3
 800447e:	3718      	adds	r7, #24
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004490:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004492:	f7ff fdd3 	bl	800403c <HAL_GetTick>
 8004496:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d008      	beq.n	80044b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2280      	movs	r2, #128	; 0x80
 80044a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e052      	b.n	800455c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0216 	bic.w	r2, r2, #22
 80044c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695a      	ldr	r2, [r3, #20]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d103      	bne.n	80044e6 <HAL_DMA_Abort+0x62>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d007      	beq.n	80044f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0208 	bic.w	r2, r2, #8
 80044f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0201 	bic.w	r2, r2, #1
 8004504:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004506:	e013      	b.n	8004530 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004508:	f7ff fd98 	bl	800403c <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	2b05      	cmp	r3, #5
 8004514:	d90c      	bls.n	8004530 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2203      	movs	r2, #3
 8004520:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e015      	b.n	800455c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1e4      	bne.n	8004508 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004542:	223f      	movs	r2, #63	; 0x3f
 8004544:	409a      	lsls	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b02      	cmp	r3, #2
 8004576:	d004      	beq.n	8004582 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2280      	movs	r2, #128	; 0x80
 800457c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e00c      	b.n	800459c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2205      	movs	r2, #5
 8004586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f022 0201 	bic.w	r2, r2, #1
 8004598:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045b4:	4b8e      	ldr	r3, [pc, #568]	; (80047f0 <HAL_DMA_IRQHandler+0x248>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a8e      	ldr	r2, [pc, #568]	; (80047f4 <HAL_DMA_IRQHandler+0x24c>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	0a9b      	lsrs	r3, r3, #10
 80045c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d2:	2208      	movs	r2, #8
 80045d4:	409a      	lsls	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4013      	ands	r3, r2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d01a      	beq.n	8004614 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d013      	beq.n	8004614 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0204 	bic.w	r2, r2, #4
 80045fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004600:	2208      	movs	r2, #8
 8004602:	409a      	lsls	r2, r3
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460c:	f043 0201 	orr.w	r2, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004618:	2201      	movs	r2, #1
 800461a:	409a      	lsls	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4013      	ands	r3, r2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d012      	beq.n	800464a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004636:	2201      	movs	r2, #1
 8004638:	409a      	lsls	r2, r3
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004642:	f043 0202 	orr.w	r2, r3, #2
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464e:	2204      	movs	r2, #4
 8004650:	409a      	lsls	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4013      	ands	r3, r2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d012      	beq.n	8004680 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00b      	beq.n	8004680 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466c:	2204      	movs	r2, #4
 800466e:	409a      	lsls	r2, r3
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004678:	f043 0204 	orr.w	r2, r3, #4
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004684:	2210      	movs	r2, #16
 8004686:	409a      	lsls	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4013      	ands	r3, r2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d043      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0308 	and.w	r3, r3, #8
 800469a:	2b00      	cmp	r3, #0
 800469c:	d03c      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a2:	2210      	movs	r2, #16
 80046a4:	409a      	lsls	r2, r3
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d018      	beq.n	80046ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d108      	bne.n	80046d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d024      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	4798      	blx	r3
 80046d6:	e01f      	b.n	8004718 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d01b      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	4798      	blx	r3
 80046e8:	e016      	b.n	8004718 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d107      	bne.n	8004708 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0208 	bic.w	r2, r2, #8
 8004706:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471c:	2220      	movs	r2, #32
 800471e:	409a      	lsls	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4013      	ands	r3, r2
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 808f 	beq.w	8004848 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 8087 	beq.w	8004848 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473e:	2220      	movs	r2, #32
 8004740:	409a      	lsls	r2, r3
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b05      	cmp	r3, #5
 8004750:	d136      	bne.n	80047c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 0216 	bic.w	r2, r2, #22
 8004760:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695a      	ldr	r2, [r3, #20]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004770:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <HAL_DMA_IRQHandler+0x1da>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0208 	bic.w	r2, r2, #8
 8004790:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004796:	223f      	movs	r2, #63	; 0x3f
 8004798:	409a      	lsls	r2, r3
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d07e      	beq.n	80048b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	4798      	blx	r3
        }
        return;
 80047be:	e079      	b.n	80048b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d01d      	beq.n	800480a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10d      	bne.n	80047f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d031      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	4798      	blx	r3
 80047ec:	e02c      	b.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
 80047ee:	bf00      	nop
 80047f0:	2000006c 	.word	0x2000006c
 80047f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d023      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	4798      	blx	r3
 8004808:	e01e      	b.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10f      	bne.n	8004838 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0210 	bic.w	r2, r2, #16
 8004826:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484c:	2b00      	cmp	r3, #0
 800484e:	d032      	beq.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	d022      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2205      	movs	r2, #5
 8004860:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0201 	bic.w	r2, r2, #1
 8004872:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	3301      	adds	r3, #1
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	429a      	cmp	r2, r3
 800487e:	d307      	bcc.n	8004890 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f2      	bne.n	8004874 <HAL_DMA_IRQHandler+0x2cc>
 800488e:	e000      	b.n	8004892 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004890:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	4798      	blx	r3
 80048b2:	e000      	b.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80048b4:	bf00      	nop
    }
  }
}
 80048b6:	3718      	adds	r7, #24
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
 80048c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	683a      	ldr	r2, [r7, #0]
 80048e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2b40      	cmp	r3, #64	; 0x40
 80048e8:	d108      	bne.n	80048fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048fa:	e007      	b.n	800490c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	60da      	str	r2, [r3, #12]
}
 800490c:	bf00      	nop
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	b2db      	uxtb	r3, r3
 8004926:	3b10      	subs	r3, #16
 8004928:	4a14      	ldr	r2, [pc, #80]	; (800497c <DMA_CalcBaseAndBitshift+0x64>)
 800492a:	fba2 2303 	umull	r2, r3, r2, r3
 800492e:	091b      	lsrs	r3, r3, #4
 8004930:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004932:	4a13      	ldr	r2, [pc, #76]	; (8004980 <DMA_CalcBaseAndBitshift+0x68>)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	4413      	add	r3, r2
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	461a      	mov	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2b03      	cmp	r3, #3
 8004944:	d909      	bls.n	800495a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800494e:	f023 0303 	bic.w	r3, r3, #3
 8004952:	1d1a      	adds	r2, r3, #4
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	659a      	str	r2, [r3, #88]	; 0x58
 8004958:	e007      	b.n	800496a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004962:	f023 0303 	bic.w	r3, r3, #3
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800496e:	4618      	mov	r0, r3
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	aaaaaaab 	.word	0xaaaaaaab
 8004980:	08008b58 	.word	0x08008b58

08004984 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800498c:	2300      	movs	r3, #0
 800498e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004994:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d11f      	bne.n	80049de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d856      	bhi.n	8004a52 <DMA_CheckFifoParam+0xce>
 80049a4:	a201      	add	r2, pc, #4	; (adr r2, 80049ac <DMA_CheckFifoParam+0x28>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049bd 	.word	0x080049bd
 80049b0:	080049cf 	.word	0x080049cf
 80049b4:	080049bd 	.word	0x080049bd
 80049b8:	08004a53 	.word	0x08004a53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d046      	beq.n	8004a56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049cc:	e043      	b.n	8004a56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049d6:	d140      	bne.n	8004a5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049dc:	e03d      	b.n	8004a5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049e6:	d121      	bne.n	8004a2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d837      	bhi.n	8004a5e <DMA_CheckFifoParam+0xda>
 80049ee:	a201      	add	r2, pc, #4	; (adr r2, 80049f4 <DMA_CheckFifoParam+0x70>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a05 	.word	0x08004a05
 80049f8:	08004a0b 	.word	0x08004a0b
 80049fc:	08004a05 	.word	0x08004a05
 8004a00:	08004a1d 	.word	0x08004a1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	73fb      	strb	r3, [r7, #15]
      break;
 8004a08:	e030      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d025      	beq.n	8004a62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1a:	e022      	b.n	8004a62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a24:	d11f      	bne.n	8004a66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a2a:	e01c      	b.n	8004a66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d903      	bls.n	8004a3a <DMA_CheckFifoParam+0xb6>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d003      	beq.n	8004a40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a38:	e018      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	73fb      	strb	r3, [r7, #15]
      break;
 8004a3e:	e015      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00e      	beq.n	8004a6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a50:	e00b      	b.n	8004a6a <DMA_CheckFifoParam+0xe6>
      break;
 8004a52:	bf00      	nop
 8004a54:	e00a      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a56:	bf00      	nop
 8004a58:	e008      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a5a:	bf00      	nop
 8004a5c:	e006      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a5e:	bf00      	nop
 8004a60:	e004      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a62:	bf00      	nop
 8004a64:	e002      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;   
 8004a66:	bf00      	nop
 8004a68:	e000      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a6a:	bf00      	nop
    }
  } 
  
  return status; 
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop

08004a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b089      	sub	sp, #36	; 0x24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a92:	2300      	movs	r3, #0
 8004a94:	61fb      	str	r3, [r7, #28]
 8004a96:	e16b      	b.n	8004d70 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a98:	2201      	movs	r2, #1
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	f040 815a 	bne.w	8004d6a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d005      	beq.n	8004ace <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d130      	bne.n	8004b30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	2203      	movs	r2, #3
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	43db      	mvns	r3, r3
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	fa02 f303 	lsl.w	r3, r2, r3
 8004af2:	69ba      	ldr	r2, [r7, #24]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b04:	2201      	movs	r2, #1
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	43db      	mvns	r3, r3
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	4013      	ands	r3, r2
 8004b12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	091b      	lsrs	r3, r3, #4
 8004b1a:	f003 0201 	and.w	r2, r3, #1
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	fa02 f303 	lsl.w	r3, r2, r3
 8004b24:	69ba      	ldr	r2, [r7, #24]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f003 0303 	and.w	r3, r3, #3
 8004b38:	2b03      	cmp	r3, #3
 8004b3a:	d017      	beq.n	8004b6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	2203      	movs	r2, #3
 8004b48:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4c:	43db      	mvns	r3, r3
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	4013      	ands	r3, r2
 8004b52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f003 0303 	and.w	r3, r3, #3
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d123      	bne.n	8004bc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	08da      	lsrs	r2, r3, #3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	3208      	adds	r2, #8
 8004b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	f003 0307 	and.w	r3, r3, #7
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	220f      	movs	r2, #15
 8004b90:	fa02 f303 	lsl.w	r3, r2, r3
 8004b94:	43db      	mvns	r3, r3
 8004b96:	69ba      	ldr	r2, [r7, #24]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	08da      	lsrs	r2, r3, #3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	3208      	adds	r2, #8
 8004bba:	69b9      	ldr	r1, [r7, #24]
 8004bbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	2203      	movs	r2, #3
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	43db      	mvns	r3, r3
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f003 0203 	and.w	r2, r3, #3
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	fa02 f303 	lsl.w	r3, r2, r3
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 80b4 	beq.w	8004d6a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	60fb      	str	r3, [r7, #12]
 8004c06:	4b60      	ldr	r3, [pc, #384]	; (8004d88 <HAL_GPIO_Init+0x30c>)
 8004c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0a:	4a5f      	ldr	r2, [pc, #380]	; (8004d88 <HAL_GPIO_Init+0x30c>)
 8004c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c10:	6453      	str	r3, [r2, #68]	; 0x44
 8004c12:	4b5d      	ldr	r3, [pc, #372]	; (8004d88 <HAL_GPIO_Init+0x30c>)
 8004c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c1e:	4a5b      	ldr	r2, [pc, #364]	; (8004d8c <HAL_GPIO_Init+0x310>)
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	089b      	lsrs	r3, r3, #2
 8004c24:	3302      	adds	r3, #2
 8004c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	220f      	movs	r2, #15
 8004c36:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3a:	43db      	mvns	r3, r3
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4013      	ands	r3, r2
 8004c40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a52      	ldr	r2, [pc, #328]	; (8004d90 <HAL_GPIO_Init+0x314>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d02b      	beq.n	8004ca2 <HAL_GPIO_Init+0x226>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a51      	ldr	r2, [pc, #324]	; (8004d94 <HAL_GPIO_Init+0x318>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d025      	beq.n	8004c9e <HAL_GPIO_Init+0x222>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a50      	ldr	r2, [pc, #320]	; (8004d98 <HAL_GPIO_Init+0x31c>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d01f      	beq.n	8004c9a <HAL_GPIO_Init+0x21e>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a4f      	ldr	r2, [pc, #316]	; (8004d9c <HAL_GPIO_Init+0x320>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d019      	beq.n	8004c96 <HAL_GPIO_Init+0x21a>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a4e      	ldr	r2, [pc, #312]	; (8004da0 <HAL_GPIO_Init+0x324>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d013      	beq.n	8004c92 <HAL_GPIO_Init+0x216>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a4d      	ldr	r2, [pc, #308]	; (8004da4 <HAL_GPIO_Init+0x328>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d00d      	beq.n	8004c8e <HAL_GPIO_Init+0x212>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a4c      	ldr	r2, [pc, #304]	; (8004da8 <HAL_GPIO_Init+0x32c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d007      	beq.n	8004c8a <HAL_GPIO_Init+0x20e>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a4b      	ldr	r2, [pc, #300]	; (8004dac <HAL_GPIO_Init+0x330>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d101      	bne.n	8004c86 <HAL_GPIO_Init+0x20a>
 8004c82:	2307      	movs	r3, #7
 8004c84:	e00e      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004c86:	2308      	movs	r3, #8
 8004c88:	e00c      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004c8a:	2306      	movs	r3, #6
 8004c8c:	e00a      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004c8e:	2305      	movs	r3, #5
 8004c90:	e008      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004c92:	2304      	movs	r3, #4
 8004c94:	e006      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004c96:	2303      	movs	r3, #3
 8004c98:	e004      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	e002      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e000      	b.n	8004ca4 <HAL_GPIO_Init+0x228>
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	69fa      	ldr	r2, [r7, #28]
 8004ca6:	f002 0203 	and.w	r2, r2, #3
 8004caa:	0092      	lsls	r2, r2, #2
 8004cac:	4093      	lsls	r3, r2
 8004cae:	69ba      	ldr	r2, [r7, #24]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cb4:	4935      	ldr	r1, [pc, #212]	; (8004d8c <HAL_GPIO_Init+0x310>)
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	089b      	lsrs	r3, r3, #2
 8004cba:	3302      	adds	r3, #2
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cc2:	4b3b      	ldr	r3, [pc, #236]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	43db      	mvns	r3, r3
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	4013      	ands	r3, r2
 8004cd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004cde:	69ba      	ldr	r2, [r7, #24]
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ce6:	4a32      	ldr	r2, [pc, #200]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cec:	4b30      	ldr	r3, [pc, #192]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	43db      	mvns	r3, r3
 8004cf6:	69ba      	ldr	r2, [r7, #24]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d003      	beq.n	8004d10 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d10:	4a27      	ldr	r2, [pc, #156]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d16:	4b26      	ldr	r3, [pc, #152]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	43db      	mvns	r3, r3
 8004d20:	69ba      	ldr	r2, [r7, #24]
 8004d22:	4013      	ands	r3, r2
 8004d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004d32:	69ba      	ldr	r2, [r7, #24]
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d3a:	4a1d      	ldr	r2, [pc, #116]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d40:	4b1b      	ldr	r3, [pc, #108]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	43db      	mvns	r3, r3
 8004d4a:	69ba      	ldr	r2, [r7, #24]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d64:	4a12      	ldr	r2, [pc, #72]	; (8004db0 <HAL_GPIO_Init+0x334>)
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	61fb      	str	r3, [r7, #28]
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	2b0f      	cmp	r3, #15
 8004d74:	f67f ae90 	bls.w	8004a98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d78:	bf00      	nop
 8004d7a:	bf00      	nop
 8004d7c:	3724      	adds	r7, #36	; 0x24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40023800 	.word	0x40023800
 8004d8c:	40013800 	.word	0x40013800
 8004d90:	40020000 	.word	0x40020000
 8004d94:	40020400 	.word	0x40020400
 8004d98:	40020800 	.word	0x40020800
 8004d9c:	40020c00 	.word	0x40020c00
 8004da0:	40021000 	.word	0x40021000
 8004da4:	40021400 	.word	0x40021400
 8004da8:	40021800 	.word	0x40021800
 8004dac:	40021c00 	.word	0x40021c00
 8004db0:	40013c00 	.word	0x40013c00

08004db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	807b      	strh	r3, [r7, #2]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dc4:	787b      	ldrb	r3, [r7, #1]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dca:	887a      	ldrh	r2, [r7, #2]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004dd0:	e003      	b.n	8004dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004dd2:	887b      	ldrh	r3, [r7, #2]
 8004dd4:	041a      	lsls	r2, r3, #16
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	619a      	str	r2, [r3, #24]
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
	...

08004de8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e267      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d075      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e06:	4b88      	ldr	r3, [pc, #544]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
 8004e0e:	2b04      	cmp	r3, #4
 8004e10:	d00c      	beq.n	8004e2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e12:	4b85      	ldr	r3, [pc, #532]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d112      	bne.n	8004e44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e1e:	4b82      	ldr	r3, [pc, #520]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e2a:	d10b      	bne.n	8004e44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e2c:	4b7e      	ldr	r3, [pc, #504]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d05b      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x108>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d157      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e242      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e4c:	d106      	bne.n	8004e5c <HAL_RCC_OscConfig+0x74>
 8004e4e:	4b76      	ldr	r3, [pc, #472]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a75      	ldr	r2, [pc, #468]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e58:	6013      	str	r3, [r2, #0]
 8004e5a:	e01d      	b.n	8004e98 <HAL_RCC_OscConfig+0xb0>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e64:	d10c      	bne.n	8004e80 <HAL_RCC_OscConfig+0x98>
 8004e66:	4b70      	ldr	r3, [pc, #448]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a6f      	ldr	r2, [pc, #444]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e70:	6013      	str	r3, [r2, #0]
 8004e72:	4b6d      	ldr	r3, [pc, #436]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a6c      	ldr	r2, [pc, #432]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	e00b      	b.n	8004e98 <HAL_RCC_OscConfig+0xb0>
 8004e80:	4b69      	ldr	r3, [pc, #420]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a68      	ldr	r2, [pc, #416]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e8a:	6013      	str	r3, [r2, #0]
 8004e8c:	4b66      	ldr	r3, [pc, #408]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a65      	ldr	r2, [pc, #404]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d013      	beq.n	8004ec8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea0:	f7ff f8cc 	bl	800403c <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ea8:	f7ff f8c8 	bl	800403c <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b64      	cmp	r3, #100	; 0x64
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e207      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eba:	4b5b      	ldr	r3, [pc, #364]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f0      	beq.n	8004ea8 <HAL_RCC_OscConfig+0xc0>
 8004ec6:	e014      	b.n	8004ef2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec8:	f7ff f8b8 	bl	800403c <HAL_GetTick>
 8004ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ed0:	f7ff f8b4 	bl	800403c <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b64      	cmp	r3, #100	; 0x64
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e1f3      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ee2:	4b51      	ldr	r3, [pc, #324]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1f0      	bne.n	8004ed0 <HAL_RCC_OscConfig+0xe8>
 8004eee:	e000      	b.n	8004ef2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d063      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004efe:	4b4a      	ldr	r3, [pc, #296]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f003 030c 	and.w	r3, r3, #12
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00b      	beq.n	8004f22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f0a:	4b47      	ldr	r3, [pc, #284]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f12:	2b08      	cmp	r3, #8
 8004f14:	d11c      	bne.n	8004f50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f16:	4b44      	ldr	r3, [pc, #272]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d116      	bne.n	8004f50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f22:	4b41      	ldr	r3, [pc, #260]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d005      	beq.n	8004f3a <HAL_RCC_OscConfig+0x152>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d001      	beq.n	8004f3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e1c7      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f3a:	4b3b      	ldr	r3, [pc, #236]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	4937      	ldr	r1, [pc, #220]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f4e:	e03a      	b.n	8004fc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d020      	beq.n	8004f9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f58:	4b34      	ldr	r3, [pc, #208]	; (800502c <HAL_RCC_OscConfig+0x244>)
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f5e:	f7ff f86d 	bl	800403c <HAL_GetTick>
 8004f62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f64:	e008      	b.n	8004f78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f66:	f7ff f869 	bl	800403c <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d901      	bls.n	8004f78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e1a8      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f78:	4b2b      	ldr	r3, [pc, #172]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d0f0      	beq.n	8004f66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f84:	4b28      	ldr	r3, [pc, #160]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	4925      	ldr	r1, [pc, #148]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	600b      	str	r3, [r1, #0]
 8004f98:	e015      	b.n	8004fc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f9a:	4b24      	ldr	r3, [pc, #144]	; (800502c <HAL_RCC_OscConfig+0x244>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa0:	f7ff f84c 	bl	800403c <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fa8:	f7ff f848 	bl	800403c <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e187      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fba:	4b1b      	ldr	r3, [pc, #108]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1f0      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0308 	and.w	r3, r3, #8
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d036      	beq.n	8005040 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d016      	beq.n	8005008 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fda:	4b15      	ldr	r3, [pc, #84]	; (8005030 <HAL_RCC_OscConfig+0x248>)
 8004fdc:	2201      	movs	r2, #1
 8004fde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe0:	f7ff f82c 	bl	800403c <HAL_GetTick>
 8004fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fe8:	f7ff f828 	bl	800403c <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e167      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ffa:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <HAL_RCC_OscConfig+0x240>)
 8004ffc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d0f0      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x200>
 8005006:	e01b      	b.n	8005040 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005008:	4b09      	ldr	r3, [pc, #36]	; (8005030 <HAL_RCC_OscConfig+0x248>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800500e:	f7ff f815 	bl	800403c <HAL_GetTick>
 8005012:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005014:	e00e      	b.n	8005034 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005016:	f7ff f811 	bl	800403c <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d907      	bls.n	8005034 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e150      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
 8005028:	40023800 	.word	0x40023800
 800502c:	42470000 	.word	0x42470000
 8005030:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005034:	4b88      	ldr	r3, [pc, #544]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1ea      	bne.n	8005016 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	f000 8097 	beq.w	800517c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800504e:	2300      	movs	r3, #0
 8005050:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005052:	4b81      	ldr	r3, [pc, #516]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d10f      	bne.n	800507e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800505e:	2300      	movs	r3, #0
 8005060:	60bb      	str	r3, [r7, #8]
 8005062:	4b7d      	ldr	r3, [pc, #500]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005066:	4a7c      	ldr	r2, [pc, #496]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800506c:	6413      	str	r3, [r2, #64]	; 0x40
 800506e:	4b7a      	ldr	r3, [pc, #488]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005076:	60bb      	str	r3, [r7, #8]
 8005078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800507a:	2301      	movs	r3, #1
 800507c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800507e:	4b77      	ldr	r3, [pc, #476]	; (800525c <HAL_RCC_OscConfig+0x474>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005086:	2b00      	cmp	r3, #0
 8005088:	d118      	bne.n	80050bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800508a:	4b74      	ldr	r3, [pc, #464]	; (800525c <HAL_RCC_OscConfig+0x474>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a73      	ldr	r2, [pc, #460]	; (800525c <HAL_RCC_OscConfig+0x474>)
 8005090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005094:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005096:	f7fe ffd1 	bl	800403c <HAL_GetTick>
 800509a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800509c:	e008      	b.n	80050b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800509e:	f7fe ffcd 	bl	800403c <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d901      	bls.n	80050b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e10c      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050b0:	4b6a      	ldr	r3, [pc, #424]	; (800525c <HAL_RCC_OscConfig+0x474>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d0f0      	beq.n	800509e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d106      	bne.n	80050d2 <HAL_RCC_OscConfig+0x2ea>
 80050c4:	4b64      	ldr	r3, [pc, #400]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050c8:	4a63      	ldr	r2, [pc, #396]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050ca:	f043 0301 	orr.w	r3, r3, #1
 80050ce:	6713      	str	r3, [r2, #112]	; 0x70
 80050d0:	e01c      	b.n	800510c <HAL_RCC_OscConfig+0x324>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	2b05      	cmp	r3, #5
 80050d8:	d10c      	bne.n	80050f4 <HAL_RCC_OscConfig+0x30c>
 80050da:	4b5f      	ldr	r3, [pc, #380]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050de:	4a5e      	ldr	r2, [pc, #376]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050e0:	f043 0304 	orr.w	r3, r3, #4
 80050e4:	6713      	str	r3, [r2, #112]	; 0x70
 80050e6:	4b5c      	ldr	r3, [pc, #368]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ea:	4a5b      	ldr	r2, [pc, #364]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	6713      	str	r3, [r2, #112]	; 0x70
 80050f2:	e00b      	b.n	800510c <HAL_RCC_OscConfig+0x324>
 80050f4:	4b58      	ldr	r3, [pc, #352]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f8:	4a57      	ldr	r2, [pc, #348]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80050fa:	f023 0301 	bic.w	r3, r3, #1
 80050fe:	6713      	str	r3, [r2, #112]	; 0x70
 8005100:	4b55      	ldr	r3, [pc, #340]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005104:	4a54      	ldr	r2, [pc, #336]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005106:	f023 0304 	bic.w	r3, r3, #4
 800510a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d015      	beq.n	8005140 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005114:	f7fe ff92 	bl	800403c <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800511a:	e00a      	b.n	8005132 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800511c:	f7fe ff8e 	bl	800403c <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	f241 3288 	movw	r2, #5000	; 0x1388
 800512a:	4293      	cmp	r3, r2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e0cb      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005132:	4b49      	ldr	r3, [pc, #292]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d0ee      	beq.n	800511c <HAL_RCC_OscConfig+0x334>
 800513e:	e014      	b.n	800516a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005140:	f7fe ff7c 	bl	800403c <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005146:	e00a      	b.n	800515e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005148:	f7fe ff78 	bl	800403c <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	f241 3288 	movw	r2, #5000	; 0x1388
 8005156:	4293      	cmp	r3, r2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e0b5      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800515e:	4b3e      	ldr	r3, [pc, #248]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1ee      	bne.n	8005148 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800516a:	7dfb      	ldrb	r3, [r7, #23]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d105      	bne.n	800517c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005170:	4b39      	ldr	r3, [pc, #228]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005174:	4a38      	ldr	r2, [pc, #224]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005176:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800517a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 80a1 	beq.w	80052c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005186:	4b34      	ldr	r3, [pc, #208]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f003 030c 	and.w	r3, r3, #12
 800518e:	2b08      	cmp	r3, #8
 8005190:	d05c      	beq.n	800524c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	2b02      	cmp	r3, #2
 8005198:	d141      	bne.n	800521e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800519a:	4b31      	ldr	r3, [pc, #196]	; (8005260 <HAL_RCC_OscConfig+0x478>)
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a0:	f7fe ff4c 	bl	800403c <HAL_GetTick>
 80051a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051a6:	e008      	b.n	80051ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051a8:	f7fe ff48 	bl	800403c <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e087      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ba:	4b27      	ldr	r3, [pc, #156]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1f0      	bne.n	80051a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	69da      	ldr	r2, [r3, #28]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d4:	019b      	lsls	r3, r3, #6
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051dc:	085b      	lsrs	r3, r3, #1
 80051de:	3b01      	subs	r3, #1
 80051e0:	041b      	lsls	r3, r3, #16
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e8:	061b      	lsls	r3, r3, #24
 80051ea:	491b      	ldr	r1, [pc, #108]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051f0:	4b1b      	ldr	r3, [pc, #108]	; (8005260 <HAL_RCC_OscConfig+0x478>)
 80051f2:	2201      	movs	r2, #1
 80051f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051f6:	f7fe ff21 	bl	800403c <HAL_GetTick>
 80051fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051fc:	e008      	b.n	8005210 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051fe:	f7fe ff1d 	bl	800403c <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	2b02      	cmp	r3, #2
 800520a:	d901      	bls.n	8005210 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e05c      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005210:	4b11      	ldr	r3, [pc, #68]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0f0      	beq.n	80051fe <HAL_RCC_OscConfig+0x416>
 800521c:	e054      	b.n	80052c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800521e:	4b10      	ldr	r3, [pc, #64]	; (8005260 <HAL_RCC_OscConfig+0x478>)
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005224:	f7fe ff0a 	bl	800403c <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800522c:	f7fe ff06 	bl	800403c <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e045      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800523e:	4b06      	ldr	r3, [pc, #24]	; (8005258 <HAL_RCC_OscConfig+0x470>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f0      	bne.n	800522c <HAL_RCC_OscConfig+0x444>
 800524a:	e03d      	b.n	80052c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d107      	bne.n	8005264 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e038      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
 8005258:	40023800 	.word	0x40023800
 800525c:	40007000 	.word	0x40007000
 8005260:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005264:	4b1b      	ldr	r3, [pc, #108]	; (80052d4 <HAL_RCC_OscConfig+0x4ec>)
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d028      	beq.n	80052c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800527c:	429a      	cmp	r2, r3
 800527e:	d121      	bne.n	80052c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800528a:	429a      	cmp	r2, r3
 800528c:	d11a      	bne.n	80052c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005294:	4013      	ands	r3, r2
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800529a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800529c:	4293      	cmp	r3, r2
 800529e:	d111      	bne.n	80052c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052aa:	085b      	lsrs	r3, r3, #1
 80052ac:	3b01      	subs	r3, #1
 80052ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d107      	bne.n	80052c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d001      	beq.n	80052c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e000      	b.n	80052ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3718      	adds	r7, #24
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	40023800 	.word	0x40023800

080052d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e0cc      	b.n	8005486 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052ec:	4b68      	ldr	r3, [pc, #416]	; (8005490 <HAL_RCC_ClockConfig+0x1b8>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0307 	and.w	r3, r3, #7
 80052f4:	683a      	ldr	r2, [r7, #0]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d90c      	bls.n	8005314 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052fa:	4b65      	ldr	r3, [pc, #404]	; (8005490 <HAL_RCC_ClockConfig+0x1b8>)
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005302:	4b63      	ldr	r3, [pc, #396]	; (8005490 <HAL_RCC_ClockConfig+0x1b8>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0307 	and.w	r3, r3, #7
 800530a:	683a      	ldr	r2, [r7, #0]
 800530c:	429a      	cmp	r2, r3
 800530e:	d001      	beq.n	8005314 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e0b8      	b.n	8005486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d020      	beq.n	8005362 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d005      	beq.n	8005338 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800532c:	4b59      	ldr	r3, [pc, #356]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	4a58      	ldr	r2, [pc, #352]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 8005332:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005336:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0308 	and.w	r3, r3, #8
 8005340:	2b00      	cmp	r3, #0
 8005342:	d005      	beq.n	8005350 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005344:	4b53      	ldr	r3, [pc, #332]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	4a52      	ldr	r2, [pc, #328]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 800534a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800534e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005350:	4b50      	ldr	r3, [pc, #320]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	494d      	ldr	r1, [pc, #308]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 800535e:	4313      	orrs	r3, r2
 8005360:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d044      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d107      	bne.n	8005386 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005376:	4b47      	ldr	r3, [pc, #284]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d119      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e07f      	b.n	8005486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	2b02      	cmp	r3, #2
 800538c:	d003      	beq.n	8005396 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005392:	2b03      	cmp	r3, #3
 8005394:	d107      	bne.n	80053a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005396:	4b3f      	ldr	r3, [pc, #252]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d109      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e06f      	b.n	8005486 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053a6:	4b3b      	ldr	r3, [pc, #236]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e067      	b.n	8005486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053b6:	4b37      	ldr	r3, [pc, #220]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f023 0203 	bic.w	r2, r3, #3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	4934      	ldr	r1, [pc, #208]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053c8:	f7fe fe38 	bl	800403c <HAL_GetTick>
 80053cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ce:	e00a      	b.n	80053e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053d0:	f7fe fe34 	bl	800403c <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	f241 3288 	movw	r2, #5000	; 0x1388
 80053de:	4293      	cmp	r3, r2
 80053e0:	d901      	bls.n	80053e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e04f      	b.n	8005486 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053e6:	4b2b      	ldr	r3, [pc, #172]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f003 020c 	and.w	r2, r3, #12
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d1eb      	bne.n	80053d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053f8:	4b25      	ldr	r3, [pc, #148]	; (8005490 <HAL_RCC_ClockConfig+0x1b8>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0307 	and.w	r3, r3, #7
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	429a      	cmp	r2, r3
 8005404:	d20c      	bcs.n	8005420 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005406:	4b22      	ldr	r3, [pc, #136]	; (8005490 <HAL_RCC_ClockConfig+0x1b8>)
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	b2d2      	uxtb	r2, r2
 800540c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800540e:	4b20      	ldr	r3, [pc, #128]	; (8005490 <HAL_RCC_ClockConfig+0x1b8>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	429a      	cmp	r2, r3
 800541a:	d001      	beq.n	8005420 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e032      	b.n	8005486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	d008      	beq.n	800543e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800542c:	4b19      	ldr	r3, [pc, #100]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	4916      	ldr	r1, [pc, #88]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 800543a:	4313      	orrs	r3, r2
 800543c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0308 	and.w	r3, r3, #8
 8005446:	2b00      	cmp	r3, #0
 8005448:	d009      	beq.n	800545e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800544a:	4b12      	ldr	r3, [pc, #72]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	00db      	lsls	r3, r3, #3
 8005458:	490e      	ldr	r1, [pc, #56]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 800545a:	4313      	orrs	r3, r2
 800545c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800545e:	f000 f821 	bl	80054a4 <HAL_RCC_GetSysClockFreq>
 8005462:	4602      	mov	r2, r0
 8005464:	4b0b      	ldr	r3, [pc, #44]	; (8005494 <HAL_RCC_ClockConfig+0x1bc>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	091b      	lsrs	r3, r3, #4
 800546a:	f003 030f 	and.w	r3, r3, #15
 800546e:	490a      	ldr	r1, [pc, #40]	; (8005498 <HAL_RCC_ClockConfig+0x1c0>)
 8005470:	5ccb      	ldrb	r3, [r1, r3]
 8005472:	fa22 f303 	lsr.w	r3, r2, r3
 8005476:	4a09      	ldr	r2, [pc, #36]	; (800549c <HAL_RCC_ClockConfig+0x1c4>)
 8005478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800547a:	4b09      	ldr	r3, [pc, #36]	; (80054a0 <HAL_RCC_ClockConfig+0x1c8>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4618      	mov	r0, r3
 8005480:	f7fe fd98 	bl	8003fb4 <HAL_InitTick>

  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	40023c00 	.word	0x40023c00
 8005494:	40023800 	.word	0x40023800
 8005498:	08008b40 	.word	0x08008b40
 800549c:	2000006c 	.word	0x2000006c
 80054a0:	20000070 	.word	0x20000070

080054a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054a8:	b094      	sub	sp, #80	; 0x50
 80054aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80054ac:	2300      	movs	r3, #0
 80054ae:	647b      	str	r3, [r7, #68]	; 0x44
 80054b0:	2300      	movs	r3, #0
 80054b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054b4:	2300      	movs	r3, #0
 80054b6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80054b8:	2300      	movs	r3, #0
 80054ba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054bc:	4b79      	ldr	r3, [pc, #484]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f003 030c 	and.w	r3, r3, #12
 80054c4:	2b08      	cmp	r3, #8
 80054c6:	d00d      	beq.n	80054e4 <HAL_RCC_GetSysClockFreq+0x40>
 80054c8:	2b08      	cmp	r3, #8
 80054ca:	f200 80e1 	bhi.w	8005690 <HAL_RCC_GetSysClockFreq+0x1ec>
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d002      	beq.n	80054d8 <HAL_RCC_GetSysClockFreq+0x34>
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d003      	beq.n	80054de <HAL_RCC_GetSysClockFreq+0x3a>
 80054d6:	e0db      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054d8:	4b73      	ldr	r3, [pc, #460]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80054da:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80054dc:	e0db      	b.n	8005696 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054de:	4b73      	ldr	r3, [pc, #460]	; (80056ac <HAL_RCC_GetSysClockFreq+0x208>)
 80054e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80054e2:	e0d8      	b.n	8005696 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054e4:	4b6f      	ldr	r3, [pc, #444]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054ec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054ee:	4b6d      	ldr	r3, [pc, #436]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d063      	beq.n	80055c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054fa:	4b6a      	ldr	r3, [pc, #424]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	099b      	lsrs	r3, r3, #6
 8005500:	2200      	movs	r2, #0
 8005502:	63bb      	str	r3, [r7, #56]	; 0x38
 8005504:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800550c:	633b      	str	r3, [r7, #48]	; 0x30
 800550e:	2300      	movs	r3, #0
 8005510:	637b      	str	r3, [r7, #52]	; 0x34
 8005512:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005516:	4622      	mov	r2, r4
 8005518:	462b      	mov	r3, r5
 800551a:	f04f 0000 	mov.w	r0, #0
 800551e:	f04f 0100 	mov.w	r1, #0
 8005522:	0159      	lsls	r1, r3, #5
 8005524:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005528:	0150      	lsls	r0, r2, #5
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	4621      	mov	r1, r4
 8005530:	1a51      	subs	r1, r2, r1
 8005532:	6139      	str	r1, [r7, #16]
 8005534:	4629      	mov	r1, r5
 8005536:	eb63 0301 	sbc.w	r3, r3, r1
 800553a:	617b      	str	r3, [r7, #20]
 800553c:	f04f 0200 	mov.w	r2, #0
 8005540:	f04f 0300 	mov.w	r3, #0
 8005544:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005548:	4659      	mov	r1, fp
 800554a:	018b      	lsls	r3, r1, #6
 800554c:	4651      	mov	r1, sl
 800554e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005552:	4651      	mov	r1, sl
 8005554:	018a      	lsls	r2, r1, #6
 8005556:	4651      	mov	r1, sl
 8005558:	ebb2 0801 	subs.w	r8, r2, r1
 800555c:	4659      	mov	r1, fp
 800555e:	eb63 0901 	sbc.w	r9, r3, r1
 8005562:	f04f 0200 	mov.w	r2, #0
 8005566:	f04f 0300 	mov.w	r3, #0
 800556a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800556e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005572:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005576:	4690      	mov	r8, r2
 8005578:	4699      	mov	r9, r3
 800557a:	4623      	mov	r3, r4
 800557c:	eb18 0303 	adds.w	r3, r8, r3
 8005580:	60bb      	str	r3, [r7, #8]
 8005582:	462b      	mov	r3, r5
 8005584:	eb49 0303 	adc.w	r3, r9, r3
 8005588:	60fb      	str	r3, [r7, #12]
 800558a:	f04f 0200 	mov.w	r2, #0
 800558e:	f04f 0300 	mov.w	r3, #0
 8005592:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005596:	4629      	mov	r1, r5
 8005598:	024b      	lsls	r3, r1, #9
 800559a:	4621      	mov	r1, r4
 800559c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80055a0:	4621      	mov	r1, r4
 80055a2:	024a      	lsls	r2, r1, #9
 80055a4:	4610      	mov	r0, r2
 80055a6:	4619      	mov	r1, r3
 80055a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055aa:	2200      	movs	r2, #0
 80055ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80055ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80055b4:	f7fb fad6 	bl	8000b64 <__aeabi_uldivmod>
 80055b8:	4602      	mov	r2, r0
 80055ba:	460b      	mov	r3, r1
 80055bc:	4613      	mov	r3, r2
 80055be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055c0:	e058      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055c2:	4b38      	ldr	r3, [pc, #224]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	099b      	lsrs	r3, r3, #6
 80055c8:	2200      	movs	r2, #0
 80055ca:	4618      	mov	r0, r3
 80055cc:	4611      	mov	r1, r2
 80055ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80055d2:	623b      	str	r3, [r7, #32]
 80055d4:	2300      	movs	r3, #0
 80055d6:	627b      	str	r3, [r7, #36]	; 0x24
 80055d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80055dc:	4642      	mov	r2, r8
 80055de:	464b      	mov	r3, r9
 80055e0:	f04f 0000 	mov.w	r0, #0
 80055e4:	f04f 0100 	mov.w	r1, #0
 80055e8:	0159      	lsls	r1, r3, #5
 80055ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055ee:	0150      	lsls	r0, r2, #5
 80055f0:	4602      	mov	r2, r0
 80055f2:	460b      	mov	r3, r1
 80055f4:	4641      	mov	r1, r8
 80055f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80055fa:	4649      	mov	r1, r9
 80055fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8005600:	f04f 0200 	mov.w	r2, #0
 8005604:	f04f 0300 	mov.w	r3, #0
 8005608:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800560c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005610:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005614:	ebb2 040a 	subs.w	r4, r2, sl
 8005618:	eb63 050b 	sbc.w	r5, r3, fp
 800561c:	f04f 0200 	mov.w	r2, #0
 8005620:	f04f 0300 	mov.w	r3, #0
 8005624:	00eb      	lsls	r3, r5, #3
 8005626:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800562a:	00e2      	lsls	r2, r4, #3
 800562c:	4614      	mov	r4, r2
 800562e:	461d      	mov	r5, r3
 8005630:	4643      	mov	r3, r8
 8005632:	18e3      	adds	r3, r4, r3
 8005634:	603b      	str	r3, [r7, #0]
 8005636:	464b      	mov	r3, r9
 8005638:	eb45 0303 	adc.w	r3, r5, r3
 800563c:	607b      	str	r3, [r7, #4]
 800563e:	f04f 0200 	mov.w	r2, #0
 8005642:	f04f 0300 	mov.w	r3, #0
 8005646:	e9d7 4500 	ldrd	r4, r5, [r7]
 800564a:	4629      	mov	r1, r5
 800564c:	028b      	lsls	r3, r1, #10
 800564e:	4621      	mov	r1, r4
 8005650:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005654:	4621      	mov	r1, r4
 8005656:	028a      	lsls	r2, r1, #10
 8005658:	4610      	mov	r0, r2
 800565a:	4619      	mov	r1, r3
 800565c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800565e:	2200      	movs	r2, #0
 8005660:	61bb      	str	r3, [r7, #24]
 8005662:	61fa      	str	r2, [r7, #28]
 8005664:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005668:	f7fb fa7c 	bl	8000b64 <__aeabi_uldivmod>
 800566c:	4602      	mov	r2, r0
 800566e:	460b      	mov	r3, r1
 8005670:	4613      	mov	r3, r2
 8005672:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005674:	4b0b      	ldr	r3, [pc, #44]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	0c1b      	lsrs	r3, r3, #16
 800567a:	f003 0303 	and.w	r3, r3, #3
 800567e:	3301      	adds	r3, #1
 8005680:	005b      	lsls	r3, r3, #1
 8005682:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005684:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005686:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005688:	fbb2 f3f3 	udiv	r3, r2, r3
 800568c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800568e:	e002      	b.n	8005696 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005690:	4b05      	ldr	r3, [pc, #20]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005692:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005694:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005696:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005698:	4618      	mov	r0, r3
 800569a:	3750      	adds	r7, #80	; 0x50
 800569c:	46bd      	mov	sp, r7
 800569e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056a2:	bf00      	nop
 80056a4:	40023800 	.word	0x40023800
 80056a8:	00f42400 	.word	0x00f42400
 80056ac:	007a1200 	.word	0x007a1200

080056b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056b4:	4b03      	ldr	r3, [pc, #12]	; (80056c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80056b6:	681b      	ldr	r3, [r3, #0]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	2000006c 	.word	0x2000006c

080056c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80056cc:	f7ff fff0 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 80056d0:	4602      	mov	r2, r0
 80056d2:	4b05      	ldr	r3, [pc, #20]	; (80056e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	0a9b      	lsrs	r3, r3, #10
 80056d8:	f003 0307 	and.w	r3, r3, #7
 80056dc:	4903      	ldr	r1, [pc, #12]	; (80056ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80056de:	5ccb      	ldrb	r3, [r1, r3]
 80056e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	40023800 	.word	0x40023800
 80056ec:	08008b50 	.word	0x08008b50

080056f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80056f4:	f7ff ffdc 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 80056f8:	4602      	mov	r2, r0
 80056fa:	4b05      	ldr	r3, [pc, #20]	; (8005710 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	0b5b      	lsrs	r3, r3, #13
 8005700:	f003 0307 	and.w	r3, r3, #7
 8005704:	4903      	ldr	r1, [pc, #12]	; (8005714 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005706:	5ccb      	ldrb	r3, [r1, r3]
 8005708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800570c:	4618      	mov	r0, r3
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40023800 	.word	0x40023800
 8005714:	08008b50 	.word	0x08008b50

08005718 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e041      	b.n	80057ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d106      	bne.n	8005744 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f7fe fa4a 	bl	8003bd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2202      	movs	r2, #2
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3304      	adds	r3, #4
 8005754:	4619      	mov	r1, r3
 8005756:	4610      	mov	r0, r2
 8005758:	f000 fce6 	bl	8006128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3708      	adds	r7, #8
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
	...

080057b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d001      	beq.n	80057d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e04e      	b.n	800586e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f042 0201 	orr.w	r2, r2, #1
 80057e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a23      	ldr	r2, [pc, #140]	; (800587c <HAL_TIM_Base_Start_IT+0xc4>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d022      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x80>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057fa:	d01d      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x80>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a1f      	ldr	r2, [pc, #124]	; (8005880 <HAL_TIM_Base_Start_IT+0xc8>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d018      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x80>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a1e      	ldr	r2, [pc, #120]	; (8005884 <HAL_TIM_Base_Start_IT+0xcc>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d013      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x80>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a1c      	ldr	r2, [pc, #112]	; (8005888 <HAL_TIM_Base_Start_IT+0xd0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d00e      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x80>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a1b      	ldr	r2, [pc, #108]	; (800588c <HAL_TIM_Base_Start_IT+0xd4>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d009      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x80>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a19      	ldr	r2, [pc, #100]	; (8005890 <HAL_TIM_Base_Start_IT+0xd8>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d004      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x80>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a18      	ldr	r2, [pc, #96]	; (8005894 <HAL_TIM_Base_Start_IT+0xdc>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d111      	bne.n	800585c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f003 0307 	and.w	r3, r3, #7
 8005842:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2b06      	cmp	r3, #6
 8005848:	d010      	beq.n	800586c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0201 	orr.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800585a:	e007      	b.n	800586c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40010000 	.word	0x40010000
 8005880:	40000400 	.word	0x40000400
 8005884:	40000800 	.word	0x40000800
 8005888:	40000c00 	.word	0x40000c00
 800588c:	40010400 	.word	0x40010400
 8005890:	40014000 	.word	0x40014000
 8005894:	40001800 	.word	0x40001800

08005898 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e041      	b.n	800592e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d106      	bne.n	80058c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7fe f93c 	bl	8003b3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2202      	movs	r2, #2
 80058c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	3304      	adds	r3, #4
 80058d4:	4619      	mov	r1, r3
 80058d6:	4610      	mov	r0, r2
 80058d8:	f000 fc26 	bl	8006128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d109      	bne.n	800595c <HAL_TIM_PWM_Start+0x24>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b01      	cmp	r3, #1
 8005952:	bf14      	ite	ne
 8005954:	2301      	movne	r3, #1
 8005956:	2300      	moveq	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	e022      	b.n	80059a2 <HAL_TIM_PWM_Start+0x6a>
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2b04      	cmp	r3, #4
 8005960:	d109      	bne.n	8005976 <HAL_TIM_PWM_Start+0x3e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b01      	cmp	r3, #1
 800596c:	bf14      	ite	ne
 800596e:	2301      	movne	r3, #1
 8005970:	2300      	moveq	r3, #0
 8005972:	b2db      	uxtb	r3, r3
 8005974:	e015      	b.n	80059a2 <HAL_TIM_PWM_Start+0x6a>
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b08      	cmp	r3, #8
 800597a:	d109      	bne.n	8005990 <HAL_TIM_PWM_Start+0x58>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005982:	b2db      	uxtb	r3, r3
 8005984:	2b01      	cmp	r3, #1
 8005986:	bf14      	ite	ne
 8005988:	2301      	movne	r3, #1
 800598a:	2300      	moveq	r3, #0
 800598c:	b2db      	uxtb	r3, r3
 800598e:	e008      	b.n	80059a2 <HAL_TIM_PWM_Start+0x6a>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b01      	cmp	r3, #1
 800599a:	bf14      	ite	ne
 800599c:	2301      	movne	r3, #1
 800599e:	2300      	moveq	r3, #0
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e07c      	b.n	8005aa4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d104      	bne.n	80059ba <HAL_TIM_PWM_Start+0x82>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059b8:	e013      	b.n	80059e2 <HAL_TIM_PWM_Start+0xaa>
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	2b04      	cmp	r3, #4
 80059be:	d104      	bne.n	80059ca <HAL_TIM_PWM_Start+0x92>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059c8:	e00b      	b.n	80059e2 <HAL_TIM_PWM_Start+0xaa>
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	2b08      	cmp	r3, #8
 80059ce:	d104      	bne.n	80059da <HAL_TIM_PWM_Start+0xa2>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2202      	movs	r2, #2
 80059d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059d8:	e003      	b.n	80059e2 <HAL_TIM_PWM_Start+0xaa>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2202      	movs	r2, #2
 80059de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2201      	movs	r2, #1
 80059e8:	6839      	ldr	r1, [r7, #0]
 80059ea:	4618      	mov	r0, r3
 80059ec:	f000 fdec 	bl	80065c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a2d      	ldr	r2, [pc, #180]	; (8005aac <HAL_TIM_PWM_Start+0x174>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d004      	beq.n	8005a04 <HAL_TIM_PWM_Start+0xcc>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a2c      	ldr	r2, [pc, #176]	; (8005ab0 <HAL_TIM_PWM_Start+0x178>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d101      	bne.n	8005a08 <HAL_TIM_PWM_Start+0xd0>
 8005a04:	2301      	movs	r3, #1
 8005a06:	e000      	b.n	8005a0a <HAL_TIM_PWM_Start+0xd2>
 8005a08:	2300      	movs	r3, #0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d007      	beq.n	8005a1e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a1c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a22      	ldr	r2, [pc, #136]	; (8005aac <HAL_TIM_PWM_Start+0x174>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d022      	beq.n	8005a6e <HAL_TIM_PWM_Start+0x136>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a30:	d01d      	beq.n	8005a6e <HAL_TIM_PWM_Start+0x136>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a1f      	ldr	r2, [pc, #124]	; (8005ab4 <HAL_TIM_PWM_Start+0x17c>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d018      	beq.n	8005a6e <HAL_TIM_PWM_Start+0x136>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a1d      	ldr	r2, [pc, #116]	; (8005ab8 <HAL_TIM_PWM_Start+0x180>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d013      	beq.n	8005a6e <HAL_TIM_PWM_Start+0x136>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a1c      	ldr	r2, [pc, #112]	; (8005abc <HAL_TIM_PWM_Start+0x184>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d00e      	beq.n	8005a6e <HAL_TIM_PWM_Start+0x136>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a16      	ldr	r2, [pc, #88]	; (8005ab0 <HAL_TIM_PWM_Start+0x178>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d009      	beq.n	8005a6e <HAL_TIM_PWM_Start+0x136>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a18      	ldr	r2, [pc, #96]	; (8005ac0 <HAL_TIM_PWM_Start+0x188>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d004      	beq.n	8005a6e <HAL_TIM_PWM_Start+0x136>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a16      	ldr	r2, [pc, #88]	; (8005ac4 <HAL_TIM_PWM_Start+0x18c>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d111      	bne.n	8005a92 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f003 0307 	and.w	r3, r3, #7
 8005a78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2b06      	cmp	r3, #6
 8005a7e:	d010      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0201 	orr.w	r2, r2, #1
 8005a8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a90:	e007      	b.n	8005aa2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f042 0201 	orr.w	r2, r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	40010000 	.word	0x40010000
 8005ab0:	40010400 	.word	0x40010400
 8005ab4:	40000400 	.word	0x40000400
 8005ab8:	40000800 	.word	0x40000800
 8005abc:	40000c00 	.word	0x40000c00
 8005ac0:	40014000 	.word	0x40014000
 8005ac4:	40001800 	.word	0x40001800

08005ac8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e097      	b.n	8005c0c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d106      	bne.n	8005af6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f7fd ff1b 	bl	800392c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2202      	movs	r2, #2
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6812      	ldr	r2, [r2, #0]
 8005b08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b0c:	f023 0307 	bic.w	r3, r3, #7
 8005b10:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	3304      	adds	r3, #4
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	4610      	mov	r0, r2
 8005b1e:	f000 fb03 	bl	8006128 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6a1b      	ldr	r3, [r3, #32]
 8005b38:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b4a:	f023 0303 	bic.w	r3, r3, #3
 8005b4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	689a      	ldr	r2, [r3, #8]
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	021b      	lsls	r3, r3, #8
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005b68:	f023 030c 	bic.w	r3, r3, #12
 8005b6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	69db      	ldr	r3, [r3, #28]
 8005b82:	021b      	lsls	r3, r3, #8
 8005b84:	4313      	orrs	r3, r2
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	011a      	lsls	r2, r3, #4
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	031b      	lsls	r3, r3, #12
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005ba6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005bae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	011b      	lsls	r3, r3, #4
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c24:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c2c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c34:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c3c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d110      	bne.n	8005c66 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d102      	bne.n	8005c50 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c4a:	7b7b      	ldrb	r3, [r7, #13]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d001      	beq.n	8005c54 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e069      	b.n	8005d28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c64:	e031      	b.n	8005cca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b04      	cmp	r3, #4
 8005c6a:	d110      	bne.n	8005c8e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c6c:	7bbb      	ldrb	r3, [r7, #14]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d102      	bne.n	8005c78 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c72:	7b3b      	ldrb	r3, [r7, #12]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d001      	beq.n	8005c7c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e055      	b.n	8005d28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c8c:	e01d      	b.n	8005cca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c8e:	7bfb      	ldrb	r3, [r7, #15]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d108      	bne.n	8005ca6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c94:	7bbb      	ldrb	r3, [r7, #14]
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d105      	bne.n	8005ca6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c9a:	7b7b      	ldrb	r3, [r7, #13]
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d102      	bne.n	8005ca6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ca0:	7b3b      	ldrb	r3, [r7, #12]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d001      	beq.n	8005caa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e03e      	b.n	8005d28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2202      	movs	r2, #2
 8005cc6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d003      	beq.n	8005cd8 <HAL_TIM_Encoder_Start+0xc4>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	2b04      	cmp	r3, #4
 8005cd4:	d008      	beq.n	8005ce8 <HAL_TIM_Encoder_Start+0xd4>
 8005cd6:	e00f      	b.n	8005cf8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	2100      	movs	r1, #0
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f000 fc71 	bl	80065c8 <TIM_CCxChannelCmd>
      break;
 8005ce6:	e016      	b.n	8005d16 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2201      	movs	r2, #1
 8005cee:	2104      	movs	r1, #4
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f000 fc69 	bl	80065c8 <TIM_CCxChannelCmd>
      break;
 8005cf6:	e00e      	b.n	8005d16 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fc61 	bl	80065c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	2104      	movs	r1, #4
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 fc5a 	bl	80065c8 <TIM_CCxChannelCmd>
      break;
 8005d14:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 0201 	orr.w	r2, r2, #1
 8005d24:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d122      	bne.n	8005d8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d11b      	bne.n	8005d8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f06f 0202 	mvn.w	r2, #2
 8005d5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d003      	beq.n	8005d7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f9ba 	bl	80060ec <HAL_TIM_IC_CaptureCallback>
 8005d78:	e005      	b.n	8005d86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f9ac 	bl	80060d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f9bd 	bl	8006100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	f003 0304 	and.w	r3, r3, #4
 8005d96:	2b04      	cmp	r3, #4
 8005d98:	d122      	bne.n	8005de0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f003 0304 	and.w	r3, r3, #4
 8005da4:	2b04      	cmp	r3, #4
 8005da6:	d11b      	bne.n	8005de0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f06f 0204 	mvn.w	r2, #4
 8005db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2202      	movs	r2, #2
 8005db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d003      	beq.n	8005dce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f990 	bl	80060ec <HAL_TIM_IC_CaptureCallback>
 8005dcc:	e005      	b.n	8005dda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f982 	bl	80060d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 f993 	bl	8006100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	f003 0308 	and.w	r3, r3, #8
 8005dea:	2b08      	cmp	r3, #8
 8005dec:	d122      	bne.n	8005e34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f003 0308 	and.w	r3, r3, #8
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	d11b      	bne.n	8005e34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f06f 0208 	mvn.w	r2, #8
 8005e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2204      	movs	r2, #4
 8005e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	f003 0303 	and.w	r3, r3, #3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d003      	beq.n	8005e22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f966 	bl	80060ec <HAL_TIM_IC_CaptureCallback>
 8005e20:	e005      	b.n	8005e2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f958 	bl	80060d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f969 	bl	8006100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	f003 0310 	and.w	r3, r3, #16
 8005e3e:	2b10      	cmp	r3, #16
 8005e40:	d122      	bne.n	8005e88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	f003 0310 	and.w	r3, r3, #16
 8005e4c:	2b10      	cmp	r3, #16
 8005e4e:	d11b      	bne.n	8005e88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f06f 0210 	mvn.w	r2, #16
 8005e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2208      	movs	r2, #8
 8005e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f93c 	bl	80060ec <HAL_TIM_IC_CaptureCallback>
 8005e74:	e005      	b.n	8005e82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f92e 	bl	80060d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f93f 	bl	8006100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d10e      	bne.n	8005eb4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f003 0301 	and.w	r3, r3, #1
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d107      	bne.n	8005eb4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f06f 0201 	mvn.w	r2, #1
 8005eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f908 	bl	80060c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ebe:	2b80      	cmp	r3, #128	; 0x80
 8005ec0:	d10e      	bne.n	8005ee0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ecc:	2b80      	cmp	r3, #128	; 0x80
 8005ece:	d107      	bne.n	8005ee0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 fc20 	bl	8006720 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eea:	2b40      	cmp	r3, #64	; 0x40
 8005eec:	d10e      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef8:	2b40      	cmp	r3, #64	; 0x40
 8005efa:	d107      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f904 	bl	8006114 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f003 0320 	and.w	r3, r3, #32
 8005f16:	2b20      	cmp	r3, #32
 8005f18:	d10e      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	f003 0320 	and.w	r3, r3, #32
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d107      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f06f 0220 	mvn.w	r2, #32
 8005f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 fbea 	bl	800670c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f38:	bf00      	nop
 8005f3a:	3708      	adds	r7, #8
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d101      	bne.n	8005f5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	e0ae      	b.n	80060bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b0c      	cmp	r3, #12
 8005f6a:	f200 809f 	bhi.w	80060ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f6e:	a201      	add	r2, pc, #4	; (adr r2, 8005f74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f74:	08005fa9 	.word	0x08005fa9
 8005f78:	080060ad 	.word	0x080060ad
 8005f7c:	080060ad 	.word	0x080060ad
 8005f80:	080060ad 	.word	0x080060ad
 8005f84:	08005fe9 	.word	0x08005fe9
 8005f88:	080060ad 	.word	0x080060ad
 8005f8c:	080060ad 	.word	0x080060ad
 8005f90:	080060ad 	.word	0x080060ad
 8005f94:	0800602b 	.word	0x0800602b
 8005f98:	080060ad 	.word	0x080060ad
 8005f9c:	080060ad 	.word	0x080060ad
 8005fa0:	080060ad 	.word	0x080060ad
 8005fa4:	0800606b 	.word	0x0800606b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68b9      	ldr	r1, [r7, #8]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 f95a 	bl	8006268 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699a      	ldr	r2, [r3, #24]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0208 	orr.w	r2, r2, #8
 8005fc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0204 	bic.w	r2, r2, #4
 8005fd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6999      	ldr	r1, [r3, #24]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	691a      	ldr	r2, [r3, #16]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	619a      	str	r2, [r3, #24]
      break;
 8005fe6:	e064      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68b9      	ldr	r1, [r7, #8]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 f9aa 	bl	8006348 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6999      	ldr	r1, [r3, #24]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	021a      	lsls	r2, r3, #8
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	619a      	str	r2, [r3, #24]
      break;
 8006028:	e043      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68b9      	ldr	r1, [r7, #8]
 8006030:	4618      	mov	r0, r3
 8006032:	f000 f9ff 	bl	8006434 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69da      	ldr	r2, [r3, #28]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f042 0208 	orr.w	r2, r2, #8
 8006044:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69da      	ldr	r2, [r3, #28]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 0204 	bic.w	r2, r2, #4
 8006054:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69d9      	ldr	r1, [r3, #28]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	691a      	ldr	r2, [r3, #16]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	61da      	str	r2, [r3, #28]
      break;
 8006068:	e023      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68b9      	ldr	r1, [r7, #8]
 8006070:	4618      	mov	r0, r3
 8006072:	f000 fa53 	bl	800651c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69da      	ldr	r2, [r3, #28]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69d9      	ldr	r1, [r3, #28]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	021a      	lsls	r2, r3, #8
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	61da      	str	r2, [r3, #28]
      break;
 80060aa:	e002      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	75fb      	strb	r3, [r7, #23]
      break;
 80060b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800611c:	bf00      	nop
 800611e:	370c      	adds	r7, #12
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a40      	ldr	r2, [pc, #256]	; (800623c <TIM_Base_SetConfig+0x114>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d013      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006146:	d00f      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a3d      	ldr	r2, [pc, #244]	; (8006240 <TIM_Base_SetConfig+0x118>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d00b      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a3c      	ldr	r2, [pc, #240]	; (8006244 <TIM_Base_SetConfig+0x11c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d007      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a3b      	ldr	r2, [pc, #236]	; (8006248 <TIM_Base_SetConfig+0x120>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a3a      	ldr	r2, [pc, #232]	; (800624c <TIM_Base_SetConfig+0x124>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d108      	bne.n	800617a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800616e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a2f      	ldr	r2, [pc, #188]	; (800623c <TIM_Base_SetConfig+0x114>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d02b      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006188:	d027      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a2c      	ldr	r2, [pc, #176]	; (8006240 <TIM_Base_SetConfig+0x118>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d023      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a2b      	ldr	r2, [pc, #172]	; (8006244 <TIM_Base_SetConfig+0x11c>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d01f      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a2a      	ldr	r2, [pc, #168]	; (8006248 <TIM_Base_SetConfig+0x120>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d01b      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a29      	ldr	r2, [pc, #164]	; (800624c <TIM_Base_SetConfig+0x124>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d017      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a28      	ldr	r2, [pc, #160]	; (8006250 <TIM_Base_SetConfig+0x128>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d013      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a27      	ldr	r2, [pc, #156]	; (8006254 <TIM_Base_SetConfig+0x12c>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d00f      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a26      	ldr	r2, [pc, #152]	; (8006258 <TIM_Base_SetConfig+0x130>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d00b      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a25      	ldr	r2, [pc, #148]	; (800625c <TIM_Base_SetConfig+0x134>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d007      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a24      	ldr	r2, [pc, #144]	; (8006260 <TIM_Base_SetConfig+0x138>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d003      	beq.n	80061da <TIM_Base_SetConfig+0xb2>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a23      	ldr	r2, [pc, #140]	; (8006264 <TIM_Base_SetConfig+0x13c>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d108      	bne.n	80061ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	689a      	ldr	r2, [r3, #8]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a0a      	ldr	r2, [pc, #40]	; (800623c <TIM_Base_SetConfig+0x114>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d003      	beq.n	8006220 <TIM_Base_SetConfig+0xf8>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a0c      	ldr	r2, [pc, #48]	; (800624c <TIM_Base_SetConfig+0x124>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d103      	bne.n	8006228 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	691a      	ldr	r2, [r3, #16]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	615a      	str	r2, [r3, #20]
}
 800622e:	bf00      	nop
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	40010000 	.word	0x40010000
 8006240:	40000400 	.word	0x40000400
 8006244:	40000800 	.word	0x40000800
 8006248:	40000c00 	.word	0x40000c00
 800624c:	40010400 	.word	0x40010400
 8006250:	40014000 	.word	0x40014000
 8006254:	40014400 	.word	0x40014400
 8006258:	40014800 	.word	0x40014800
 800625c:	40001800 	.word	0x40001800
 8006260:	40001c00 	.word	0x40001c00
 8006264:	40002000 	.word	0x40002000

08006268 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006268:	b480      	push	{r7}
 800626a:	b087      	sub	sp, #28
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a1b      	ldr	r3, [r3, #32]
 8006276:	f023 0201 	bic.w	r2, r3, #1
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	699b      	ldr	r3, [r3, #24]
 800628e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f023 0303 	bic.w	r3, r3, #3
 800629e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f023 0302 	bic.w	r3, r3, #2
 80062b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a20      	ldr	r2, [pc, #128]	; (8006340 <TIM_OC1_SetConfig+0xd8>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d003      	beq.n	80062cc <TIM_OC1_SetConfig+0x64>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a1f      	ldr	r2, [pc, #124]	; (8006344 <TIM_OC1_SetConfig+0xdc>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d10c      	bne.n	80062e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	f023 0308 	bic.w	r3, r3, #8
 80062d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	697a      	ldr	r2, [r7, #20]
 80062da:	4313      	orrs	r3, r2
 80062dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f023 0304 	bic.w	r3, r3, #4
 80062e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a15      	ldr	r2, [pc, #84]	; (8006340 <TIM_OC1_SetConfig+0xd8>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d003      	beq.n	80062f6 <TIM_OC1_SetConfig+0x8e>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a14      	ldr	r2, [pc, #80]	; (8006344 <TIM_OC1_SetConfig+0xdc>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d111      	bne.n	800631a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80062fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006304:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	4313      	orrs	r3, r2
 800630e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	699b      	ldr	r3, [r3, #24]
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	4313      	orrs	r3, r2
 8006318:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	697a      	ldr	r2, [r7, #20]
 8006332:	621a      	str	r2, [r3, #32]
}
 8006334:	bf00      	nop
 8006336:	371c      	adds	r7, #28
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	40010000 	.word	0x40010000
 8006344:	40010400 	.word	0x40010400

08006348 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006348:	b480      	push	{r7}
 800634a:	b087      	sub	sp, #28
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	f023 0210 	bic.w	r2, r3, #16
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	699b      	ldr	r3, [r3, #24]
 800636e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800637e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	021b      	lsls	r3, r3, #8
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	4313      	orrs	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	f023 0320 	bic.w	r3, r3, #32
 8006392:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	011b      	lsls	r3, r3, #4
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a22      	ldr	r2, [pc, #136]	; (800642c <TIM_OC2_SetConfig+0xe4>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d003      	beq.n	80063b0 <TIM_OC2_SetConfig+0x68>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a21      	ldr	r2, [pc, #132]	; (8006430 <TIM_OC2_SetConfig+0xe8>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d10d      	bne.n	80063cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	011b      	lsls	r3, r3, #4
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a17      	ldr	r2, [pc, #92]	; (800642c <TIM_OC2_SetConfig+0xe4>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d003      	beq.n	80063dc <TIM_OC2_SetConfig+0x94>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a16      	ldr	r2, [pc, #88]	; (8006430 <TIM_OC2_SetConfig+0xe8>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d113      	bne.n	8006404 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	695b      	ldr	r3, [r3, #20]
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4313      	orrs	r3, r2
 8006402:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	685a      	ldr	r2, [r3, #4]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	621a      	str	r2, [r3, #32]
}
 800641e:	bf00      	nop
 8006420:	371c      	adds	r7, #28
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	40010000 	.word	0x40010000
 8006430:	40010400 	.word	0x40010400

08006434 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006434:	b480      	push	{r7}
 8006436:	b087      	sub	sp, #28
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0303 	bic.w	r3, r3, #3
 800646a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800647c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	021b      	lsls	r3, r3, #8
 8006484:	697a      	ldr	r2, [r7, #20]
 8006486:	4313      	orrs	r3, r2
 8006488:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a21      	ldr	r2, [pc, #132]	; (8006514 <TIM_OC3_SetConfig+0xe0>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d003      	beq.n	800649a <TIM_OC3_SetConfig+0x66>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a20      	ldr	r2, [pc, #128]	; (8006518 <TIM_OC3_SetConfig+0xe4>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d10d      	bne.n	80064b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	021b      	lsls	r3, r3, #8
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a16      	ldr	r2, [pc, #88]	; (8006514 <TIM_OC3_SetConfig+0xe0>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d003      	beq.n	80064c6 <TIM_OC3_SetConfig+0x92>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a15      	ldr	r2, [pc, #84]	; (8006518 <TIM_OC3_SetConfig+0xe4>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d113      	bne.n	80064ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	011b      	lsls	r3, r3, #4
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	4313      	orrs	r3, r2
 80064e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	697a      	ldr	r2, [r7, #20]
 8006506:	621a      	str	r2, [r3, #32]
}
 8006508:	bf00      	nop
 800650a:	371c      	adds	r7, #28
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	40010000 	.word	0x40010000
 8006518:	40010400 	.word	0x40010400

0800651c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800651c:	b480      	push	{r7}
 800651e:	b087      	sub	sp, #28
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800654a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006552:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	021b      	lsls	r3, r3, #8
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4313      	orrs	r3, r2
 800655e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006566:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	031b      	lsls	r3, r3, #12
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	4313      	orrs	r3, r2
 8006572:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a12      	ldr	r2, [pc, #72]	; (80065c0 <TIM_OC4_SetConfig+0xa4>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d003      	beq.n	8006584 <TIM_OC4_SetConfig+0x68>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a11      	ldr	r2, [pc, #68]	; (80065c4 <TIM_OC4_SetConfig+0xa8>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d109      	bne.n	8006598 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800658a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	695b      	ldr	r3, [r3, #20]
 8006590:	019b      	lsls	r3, r3, #6
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	4313      	orrs	r3, r2
 8006596:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	697a      	ldr	r2, [r7, #20]
 800659c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	685a      	ldr	r2, [r3, #4]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	693a      	ldr	r2, [r7, #16]
 80065b0:	621a      	str	r2, [r3, #32]
}
 80065b2:	bf00      	nop
 80065b4:	371c      	adds	r7, #28
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	40010000 	.word	0x40010000
 80065c4:	40010400 	.word	0x40010400

080065c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f003 031f 	and.w	r3, r3, #31
 80065da:	2201      	movs	r2, #1
 80065dc:	fa02 f303 	lsl.w	r3, r2, r3
 80065e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6a1a      	ldr	r2, [r3, #32]
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	43db      	mvns	r3, r3
 80065ea:	401a      	ands	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6a1a      	ldr	r2, [r3, #32]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f003 031f 	and.w	r3, r3, #31
 80065fa:	6879      	ldr	r1, [r7, #4]
 80065fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006600:	431a      	orrs	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	621a      	str	r2, [r3, #32]
}
 8006606:	bf00      	nop
 8006608:	371c      	adds	r7, #28
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
	...

08006614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006624:	2b01      	cmp	r3, #1
 8006626:	d101      	bne.n	800662c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006628:	2302      	movs	r3, #2
 800662a:	e05a      	b.n	80066e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006652:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	4313      	orrs	r3, r2
 800665c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a21      	ldr	r2, [pc, #132]	; (80066f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d022      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006678:	d01d      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a1d      	ldr	r2, [pc, #116]	; (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d018      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a1b      	ldr	r2, [pc, #108]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d013      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a1a      	ldr	r2, [pc, #104]	; (80066fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d00e      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a18      	ldr	r2, [pc, #96]	; (8006700 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d009      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a17      	ldr	r2, [pc, #92]	; (8006704 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d004      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a15      	ldr	r2, [pc, #84]	; (8006708 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d10c      	bne.n	80066d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3714      	adds	r7, #20
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	40010000 	.word	0x40010000
 80066f4:	40000400 	.word	0x40000400
 80066f8:	40000800 	.word	0x40000800
 80066fc:	40000c00 	.word	0x40000c00
 8006700:	40010400 	.word	0x40010400
 8006704:	40014000 	.word	0x40014000
 8006708:	40001800 	.word	0x40001800

0800670c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e03f      	b.n	80067c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b00      	cmp	r3, #0
 8006750:	d106      	bne.n	8006760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7fd fb5c 	bl	8003e18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2224      	movs	r2, #36	; 0x24
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68da      	ldr	r2, [r3, #12]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006776:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 fe69 	bl	8007450 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	691a      	ldr	r2, [r3, #16]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800678c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	695a      	ldr	r2, [r3, #20]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800679c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2220      	movs	r2, #32
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2220      	movs	r2, #32
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b084      	sub	sp, #16
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	60f8      	str	r0, [r7, #12]
 80067d6:	60b9      	str	r1, [r7, #8]
 80067d8:	4613      	mov	r3, r2
 80067da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b20      	cmp	r3, #32
 80067e6:	d11d      	bne.n	8006824 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d002      	beq.n	80067f4 <HAL_UART_Receive_DMA+0x26>
 80067ee:	88fb      	ldrh	r3, [r7, #6]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e016      	b.n	8006826 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d101      	bne.n	8006806 <HAL_UART_Receive_DMA+0x38>
 8006802:	2302      	movs	r3, #2
 8006804:	e00f      	b.n	8006826 <HAL_UART_Receive_DMA+0x58>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006814:	88fb      	ldrh	r3, [r7, #6]
 8006816:	461a      	mov	r2, r3
 8006818:	68b9      	ldr	r1, [r7, #8]
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f000 fbb8 	bl	8006f90 <UART_Start_Receive_DMA>
 8006820:	4603      	mov	r3, r0
 8006822:	e000      	b.n	8006826 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006824:	2302      	movs	r3, #2
  }
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b0ba      	sub	sp, #232	; 0xe8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	695b      	ldr	r3, [r3, #20]
 8006852:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006856:	2300      	movs	r3, #0
 8006858:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800685c:	2300      	movs	r3, #0
 800685e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006866:	f003 030f 	and.w	r3, r3, #15
 800686a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800686e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10f      	bne.n	8006896 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800687a:	f003 0320 	and.w	r3, r3, #32
 800687e:	2b00      	cmp	r3, #0
 8006880:	d009      	beq.n	8006896 <HAL_UART_IRQHandler+0x66>
 8006882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006886:	f003 0320 	and.w	r3, r3, #32
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fd23 	bl	80072da <UART_Receive_IT>
      return;
 8006894:	e256      	b.n	8006d44 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006896:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 80de 	beq.w	8006a5c <HAL_UART_IRQHandler+0x22c>
 80068a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068a4:	f003 0301 	and.w	r3, r3, #1
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d106      	bne.n	80068ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80068ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 80d1 	beq.w	8006a5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80068ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00b      	beq.n	80068de <HAL_UART_IRQHandler+0xae>
 80068c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d005      	beq.n	80068de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d6:	f043 0201 	orr.w	r2, r3, #1
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068e2:	f003 0304 	and.w	r3, r3, #4
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00b      	beq.n	8006902 <HAL_UART_IRQHandler+0xd2>
 80068ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d005      	beq.n	8006902 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fa:	f043 0202 	orr.w	r2, r3, #2
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00b      	beq.n	8006926 <HAL_UART_IRQHandler+0xf6>
 800690e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d005      	beq.n	8006926 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691e:	f043 0204 	orr.w	r2, r3, #4
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800692a:	f003 0308 	and.w	r3, r3, #8
 800692e:	2b00      	cmp	r3, #0
 8006930:	d011      	beq.n	8006956 <HAL_UART_IRQHandler+0x126>
 8006932:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006936:	f003 0320 	and.w	r3, r3, #32
 800693a:	2b00      	cmp	r3, #0
 800693c:	d105      	bne.n	800694a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800693e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d005      	beq.n	8006956 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694e:	f043 0208 	orr.w	r2, r3, #8
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695a:	2b00      	cmp	r3, #0
 800695c:	f000 81ed 	beq.w	8006d3a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006964:	f003 0320 	and.w	r3, r3, #32
 8006968:	2b00      	cmp	r3, #0
 800696a:	d008      	beq.n	800697e <HAL_UART_IRQHandler+0x14e>
 800696c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006970:	f003 0320 	and.w	r3, r3, #32
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f000 fcae 	bl	80072da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	695b      	ldr	r3, [r3, #20]
 8006984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006988:	2b40      	cmp	r3, #64	; 0x40
 800698a:	bf0c      	ite	eq
 800698c:	2301      	moveq	r3, #1
 800698e:	2300      	movne	r3, #0
 8006990:	b2db      	uxtb	r3, r3
 8006992:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699a:	f003 0308 	and.w	r3, r3, #8
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d103      	bne.n	80069aa <HAL_UART_IRQHandler+0x17a>
 80069a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d04f      	beq.n	8006a4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fbb6 	bl	800711c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	695b      	ldr	r3, [r3, #20]
 80069b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ba:	2b40      	cmp	r3, #64	; 0x40
 80069bc:	d141      	bne.n	8006a42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3314      	adds	r3, #20
 80069c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069cc:	e853 3f00 	ldrex	r3, [r3]
 80069d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80069d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	3314      	adds	r3, #20
 80069e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80069ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80069ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80069f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80069fa:	e841 2300 	strex	r3, r2, [r1]
 80069fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1d9      	bne.n	80069be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d013      	beq.n	8006a3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a16:	4a7d      	ldr	r2, [pc, #500]	; (8006c0c <HAL_UART_IRQHandler+0x3dc>)
 8006a18:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7fd fda0 	bl	8004564 <HAL_DMA_Abort_IT>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d016      	beq.n	8006a58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a34:	4610      	mov	r0, r2
 8006a36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a38:	e00e      	b.n	8006a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 f99a 	bl	8006d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a40:	e00a      	b.n	8006a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f996 	bl	8006d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a48:	e006      	b.n	8006a58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 f992 	bl	8006d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006a56:	e170      	b.n	8006d3a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a58:	bf00      	nop
    return;
 8006a5a:	e16e      	b.n	8006d3a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	f040 814a 	bne.w	8006cfa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a6a:	f003 0310 	and.w	r3, r3, #16
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f000 8143 	beq.w	8006cfa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a78:	f003 0310 	and.w	r3, r3, #16
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f000 813c 	beq.w	8006cfa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a82:	2300      	movs	r3, #0
 8006a84:	60bb      	str	r3, [r7, #8]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	60bb      	str	r3, [r7, #8]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	60bb      	str	r3, [r7, #8]
 8006a96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aa2:	2b40      	cmp	r3, #64	; 0x40
 8006aa4:	f040 80b4 	bne.w	8006c10 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ab4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f000 8140 	beq.w	8006d3e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ac2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	f080 8139 	bcs.w	8006d3e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ad2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad8:	69db      	ldr	r3, [r3, #28]
 8006ada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ade:	f000 8088 	beq.w	8006bf2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	330c      	adds	r3, #12
 8006ae8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006af0:	e853 3f00 	ldrex	r3, [r3]
 8006af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006af8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	330c      	adds	r3, #12
 8006b0a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006b0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b1e:	e841 2300 	strex	r3, r2, [r1]
 8006b22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d1d9      	bne.n	8006ae2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	3314      	adds	r3, #20
 8006b34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b38:	e853 3f00 	ldrex	r3, [r3]
 8006b3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b40:	f023 0301 	bic.w	r3, r3, #1
 8006b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3314      	adds	r3, #20
 8006b4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b5e:	e841 2300 	strex	r3, r2, [r1]
 8006b62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1e1      	bne.n	8006b2e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3314      	adds	r3, #20
 8006b70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b74:	e853 3f00 	ldrex	r3, [r3]
 8006b78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	3314      	adds	r3, #20
 8006b8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b96:	e841 2300 	strex	r3, r2, [r1]
 8006b9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1e3      	bne.n	8006b6a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2220      	movs	r2, #32
 8006ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	330c      	adds	r3, #12
 8006bb6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bba:	e853 3f00 	ldrex	r3, [r3]
 8006bbe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006bc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bc2:	f023 0310 	bic.w	r3, r3, #16
 8006bc6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	330c      	adds	r3, #12
 8006bd0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006bd4:	65ba      	str	r2, [r7, #88]	; 0x58
 8006bd6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006bda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bdc:	e841 2300 	strex	r3, r2, [r1]
 8006be0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006be2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1e3      	bne.n	8006bb0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bec:	4618      	mov	r0, r3
 8006bee:	f7fd fc49 	bl	8004484 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	4619      	mov	r1, r3
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 f8c0 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c08:	e099      	b.n	8006d3e <HAL_UART_IRQHandler+0x50e>
 8006c0a:	bf00      	nop
 8006c0c:	080071e3 	.word	0x080071e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	f000 808b 	beq.w	8006d42 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006c2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 8086 	beq.w	8006d42 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	330c      	adds	r3, #12
 8006c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	330c      	adds	r3, #12
 8006c56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006c5a:	647a      	str	r2, [r7, #68]	; 0x44
 8006c5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c62:	e841 2300 	strex	r3, r2, [r1]
 8006c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1e3      	bne.n	8006c36 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3314      	adds	r3, #20
 8006c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c78:	e853 3f00 	ldrex	r3, [r3]
 8006c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8006c7e:	6a3b      	ldr	r3, [r7, #32]
 8006c80:	f023 0301 	bic.w	r3, r3, #1
 8006c84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3314      	adds	r3, #20
 8006c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c92:	633a      	str	r2, [r7, #48]	; 0x30
 8006c94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c9a:	e841 2300 	strex	r3, r2, [r1]
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1e3      	bne.n	8006c6e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	330c      	adds	r3, #12
 8006cba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	e853 3f00 	ldrex	r3, [r3]
 8006cc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f023 0310 	bic.w	r3, r3, #16
 8006cca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	330c      	adds	r3, #12
 8006cd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006cd8:	61fa      	str	r2, [r7, #28]
 8006cda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cdc:	69b9      	ldr	r1, [r7, #24]
 8006cde:	69fa      	ldr	r2, [r7, #28]
 8006ce0:	e841 2300 	strex	r3, r2, [r1]
 8006ce4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e3      	bne.n	8006cb4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 f848 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006cf8:	e023      	b.n	8006d42 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d009      	beq.n	8006d1a <HAL_UART_IRQHandler+0x4ea>
 8006d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d003      	beq.n	8006d1a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fa79 	bl	800720a <UART_Transmit_IT>
    return;
 8006d18:	e014      	b.n	8006d44 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00e      	beq.n	8006d44 <HAL_UART_IRQHandler+0x514>
 8006d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d008      	beq.n	8006d44 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fab9 	bl	80072aa <UART_EndTransmit_IT>
    return;
 8006d38:	e004      	b.n	8006d44 <HAL_UART_IRQHandler+0x514>
    return;
 8006d3a:	bf00      	nop
 8006d3c:	e002      	b.n	8006d44 <HAL_UART_IRQHandler+0x514>
      return;
 8006d3e:	bf00      	nop
 8006d40:	e000      	b.n	8006d44 <HAL_UART_IRQHandler+0x514>
      return;
 8006d42:	bf00      	nop
  }
}
 8006d44:	37e8      	adds	r7, #232	; 0xe8
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop

08006d4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006d68:	bf00      	nop
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	460b      	mov	r3, r1
 8006d92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b09c      	sub	sp, #112	; 0x70
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dac:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d172      	bne.n	8006ea2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006dbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	330c      	adds	r3, #12
 8006dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dcc:	e853 3f00 	ldrex	r3, [r3]
 8006dd0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006dd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dd8:	66bb      	str	r3, [r7, #104]	; 0x68
 8006dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	330c      	adds	r3, #12
 8006de0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006de2:	65ba      	str	r2, [r7, #88]	; 0x58
 8006de4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006de8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006dea:	e841 2300 	strex	r3, r2, [r1]
 8006dee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006df0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1e5      	bne.n	8006dc2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3314      	adds	r3, #20
 8006dfc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e08:	f023 0301 	bic.w	r3, r3, #1
 8006e0c:	667b      	str	r3, [r7, #100]	; 0x64
 8006e0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	3314      	adds	r3, #20
 8006e14:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006e16:	647a      	str	r2, [r7, #68]	; 0x44
 8006e18:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e1e:	e841 2300 	strex	r3, r2, [r1]
 8006e22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1e5      	bne.n	8006df6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	3314      	adds	r3, #20
 8006e30:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e34:	e853 3f00 	ldrex	r3, [r3]
 8006e38:	623b      	str	r3, [r7, #32]
   return(result);
 8006e3a:	6a3b      	ldr	r3, [r7, #32]
 8006e3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e40:	663b      	str	r3, [r7, #96]	; 0x60
 8006e42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3314      	adds	r3, #20
 8006e48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006e4a:	633a      	str	r2, [r7, #48]	; 0x30
 8006e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e52:	e841 2300 	strex	r3, r2, [r1]
 8006e56:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1e5      	bne.n	8006e2a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e60:	2220      	movs	r2, #32
 8006e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d119      	bne.n	8006ea2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	330c      	adds	r3, #12
 8006e74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	e853 3f00 	ldrex	r3, [r3]
 8006e7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f023 0310 	bic.w	r3, r3, #16
 8006e84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	330c      	adds	r3, #12
 8006e8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006e8e:	61fa      	str	r2, [r7, #28]
 8006e90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e92:	69b9      	ldr	r1, [r7, #24]
 8006e94:	69fa      	ldr	r2, [r7, #28]
 8006e96:	e841 2300 	strex	r3, r2, [r1]
 8006e9a:	617b      	str	r3, [r7, #20]
   return(result);
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1e5      	bne.n	8006e6e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d106      	bne.n	8006eb8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006eae:	4619      	mov	r1, r3
 8006eb0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006eb2:	f7ff ff69 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006eb6:	e002      	b.n	8006ebe <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006eb8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006eba:	f7fa feb1 	bl	8001c20 <HAL_UART_RxCpltCallback>
}
 8006ebe:	bf00      	nop
 8006ec0:	3770      	adds	r7, #112	; 0x70
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b084      	sub	sp, #16
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d108      	bne.n	8006eee <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ee0:	085b      	lsrs	r3, r3, #1
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f7ff ff4e 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006eec:	e002      	b.n	8006ef4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f7ff ff36 	bl	8006d60 <HAL_UART_RxHalfCpltCallback>
}
 8006ef4:	bf00      	nop
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f0c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f18:	2b80      	cmp	r3, #128	; 0x80
 8006f1a:	bf0c      	ite	eq
 8006f1c:	2301      	moveq	r3, #1
 8006f1e:	2300      	movne	r3, #0
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b21      	cmp	r3, #33	; 0x21
 8006f2e:	d108      	bne.n	8006f42 <UART_DMAError+0x46>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d005      	beq.n	8006f42 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006f3c:	68b8      	ldr	r0, [r7, #8]
 8006f3e:	f000 f8c5 	bl	80070cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4c:	2b40      	cmp	r3, #64	; 0x40
 8006f4e:	bf0c      	ite	eq
 8006f50:	2301      	moveq	r3, #1
 8006f52:	2300      	movne	r3, #0
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	2b22      	cmp	r3, #34	; 0x22
 8006f62:	d108      	bne.n	8006f76 <UART_DMAError+0x7a>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d005      	beq.n	8006f76 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006f70:	68b8      	ldr	r0, [r7, #8]
 8006f72:	f000 f8d3 	bl	800711c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7a:	f043 0210 	orr.w	r2, r3, #16
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f82:	68b8      	ldr	r0, [r7, #8]
 8006f84:	f7ff fef6 	bl	8006d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f88:	bf00      	nop
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b098      	sub	sp, #96	; 0x60
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	88fa      	ldrh	r2, [r7, #6]
 8006fa8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2222      	movs	r2, #34	; 0x22
 8006fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fbc:	4a40      	ldr	r2, [pc, #256]	; (80070c0 <UART_Start_Receive_DMA+0x130>)
 8006fbe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc4:	4a3f      	ldr	r2, [pc, #252]	; (80070c4 <UART_Start_Receive_DMA+0x134>)
 8006fc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fcc:	4a3e      	ldr	r2, [pc, #248]	; (80070c8 <UART_Start_Receive_DMA+0x138>)
 8006fce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006fd8:	f107 0308 	add.w	r3, r7, #8
 8006fdc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	3304      	adds	r3, #4
 8006fe8:	4619      	mov	r1, r3
 8006fea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	88fb      	ldrh	r3, [r7, #6]
 8006ff0:	f7fd f9f0 	bl	80043d4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	613b      	str	r3, [r7, #16]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	613b      	str	r3, [r7, #16]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	613b      	str	r3, [r7, #16]
 8007008:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d019      	beq.n	800704e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	330c      	adds	r3, #12
 8007020:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007022:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007024:	e853 3f00 	ldrex	r3, [r3]
 8007028:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800702a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800702c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007030:	65bb      	str	r3, [r7, #88]	; 0x58
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	330c      	adds	r3, #12
 8007038:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800703a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800703c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007040:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007042:	e841 2300 	strex	r3, r2, [r1]
 8007046:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1e5      	bne.n	800701a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3314      	adds	r3, #20
 8007054:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007058:	e853 3f00 	ldrex	r3, [r3]
 800705c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800705e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007060:	f043 0301 	orr.w	r3, r3, #1
 8007064:	657b      	str	r3, [r7, #84]	; 0x54
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3314      	adds	r3, #20
 800706c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800706e:	63ba      	str	r2, [r7, #56]	; 0x38
 8007070:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007072:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007074:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007076:	e841 2300 	strex	r3, r2, [r1]
 800707a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800707c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1e5      	bne.n	800704e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	3314      	adds	r3, #20
 8007088:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	617b      	str	r3, [r7, #20]
   return(result);
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007098:	653b      	str	r3, [r7, #80]	; 0x50
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	3314      	adds	r3, #20
 80070a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80070a2:	627a      	str	r2, [r7, #36]	; 0x24
 80070a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6a39      	ldr	r1, [r7, #32]
 80070a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e5      	bne.n	8007082 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3760      	adds	r7, #96	; 0x60
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	08006da1 	.word	0x08006da1
 80070c4:	08006ec7 	.word	0x08006ec7
 80070c8:	08006efd 	.word	0x08006efd

080070cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b089      	sub	sp, #36	; 0x24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	330c      	adds	r3, #12
 80070da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	e853 3f00 	ldrex	r3, [r3]
 80070e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80070ea:	61fb      	str	r3, [r7, #28]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	330c      	adds	r3, #12
 80070f2:	69fa      	ldr	r2, [r7, #28]
 80070f4:	61ba      	str	r2, [r7, #24]
 80070f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f8:	6979      	ldr	r1, [r7, #20]
 80070fa:	69ba      	ldr	r2, [r7, #24]
 80070fc:	e841 2300 	strex	r3, r2, [r1]
 8007100:	613b      	str	r3, [r7, #16]
   return(result);
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1e5      	bne.n	80070d4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007110:	bf00      	nop
 8007112:	3724      	adds	r7, #36	; 0x24
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800711c:	b480      	push	{r7}
 800711e:	b095      	sub	sp, #84	; 0x54
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	330c      	adds	r3, #12
 800712a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800712e:	e853 3f00 	ldrex	r3, [r3]
 8007132:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007136:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800713a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	330c      	adds	r3, #12
 8007142:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007144:	643a      	str	r2, [r7, #64]	; 0x40
 8007146:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007148:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800714a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800714c:	e841 2300 	strex	r3, r2, [r1]
 8007150:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1e5      	bne.n	8007124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	3314      	adds	r3, #20
 800715e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	61fb      	str	r3, [r7, #28]
   return(result);
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	f023 0301 	bic.w	r3, r3, #1
 800716e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	3314      	adds	r3, #20
 8007176:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007178:	62fa      	str	r2, [r7, #44]	; 0x2c
 800717a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800717e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e5      	bne.n	8007158 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007190:	2b01      	cmp	r3, #1
 8007192:	d119      	bne.n	80071c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	330c      	adds	r3, #12
 800719a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	e853 3f00 	ldrex	r3, [r3]
 80071a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f023 0310 	bic.w	r3, r3, #16
 80071aa:	647b      	str	r3, [r7, #68]	; 0x44
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	330c      	adds	r3, #12
 80071b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071b4:	61ba      	str	r2, [r7, #24]
 80071b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b8:	6979      	ldr	r1, [r7, #20]
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	e841 2300 	strex	r3, r2, [r1]
 80071c0:	613b      	str	r3, [r7, #16]
   return(result);
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1e5      	bne.n	8007194 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2220      	movs	r2, #32
 80071cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80071d6:	bf00      	nop
 80071d8:	3754      	adds	r7, #84	; 0x54
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	f7ff fdb9 	bl	8006d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007202:	bf00      	nop
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800720a:	b480      	push	{r7}
 800720c:	b085      	sub	sp, #20
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007218:	b2db      	uxtb	r3, r3
 800721a:	2b21      	cmp	r3, #33	; 0x21
 800721c:	d13e      	bne.n	800729c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007226:	d114      	bne.n	8007252 <UART_Transmit_IT+0x48>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d110      	bne.n	8007252 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6a1b      	ldr	r3, [r3, #32]
 8007234:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	881b      	ldrh	r3, [r3, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007244:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a1b      	ldr	r3, [r3, #32]
 800724a:	1c9a      	adds	r2, r3, #2
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	621a      	str	r2, [r3, #32]
 8007250:	e008      	b.n	8007264 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	1c59      	adds	r1, r3, #1
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	6211      	str	r1, [r2, #32]
 800725c:	781a      	ldrb	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007268:	b29b      	uxth	r3, r3
 800726a:	3b01      	subs	r3, #1
 800726c:	b29b      	uxth	r3, r3
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	4619      	mov	r1, r3
 8007272:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10f      	bne.n	8007298 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68da      	ldr	r2, [r3, #12]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007286:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	68da      	ldr	r2, [r3, #12]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007296:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007298:	2300      	movs	r3, #0
 800729a:	e000      	b.n	800729e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800729c:	2302      	movs	r3, #2
  }
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3714      	adds	r7, #20
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072aa:	b580      	push	{r7, lr}
 80072ac:	b082      	sub	sp, #8
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68da      	ldr	r2, [r3, #12]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2220      	movs	r2, #32
 80072c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f7ff fd3e 	bl	8006d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3708      	adds	r7, #8
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b08c      	sub	sp, #48	; 0x30
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b22      	cmp	r3, #34	; 0x22
 80072ec:	f040 80ab 	bne.w	8007446 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072f8:	d117      	bne.n	800732a <UART_Receive_IT+0x50>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d113      	bne.n	800732a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007302:	2300      	movs	r3, #0
 8007304:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800730a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	b29b      	uxth	r3, r3
 8007314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007318:	b29a      	uxth	r2, r3
 800731a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800731c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007322:	1c9a      	adds	r2, r3, #2
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	629a      	str	r2, [r3, #40]	; 0x28
 8007328:	e026      	b.n	8007378 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800732e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007330:	2300      	movs	r3, #0
 8007332:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800733c:	d007      	beq.n	800734e <UART_Receive_IT+0x74>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d10a      	bne.n	800735c <UART_Receive_IT+0x82>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d106      	bne.n	800735c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	b2da      	uxtb	r2, r3
 8007356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007358:	701a      	strb	r2, [r3, #0]
 800735a:	e008      	b.n	800736e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	b2db      	uxtb	r3, r3
 8007364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007368:	b2da      	uxtb	r2, r3
 800736a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800736c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007372:	1c5a      	adds	r2, r3, #1
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800737c:	b29b      	uxth	r3, r3
 800737e:	3b01      	subs	r3, #1
 8007380:	b29b      	uxth	r3, r3
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	4619      	mov	r1, r3
 8007386:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007388:	2b00      	cmp	r3, #0
 800738a:	d15a      	bne.n	8007442 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68da      	ldr	r2, [r3, #12]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f022 0220 	bic.w	r2, r2, #32
 800739a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	695a      	ldr	r2, [r3, #20]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f022 0201 	bic.w	r2, r2, #1
 80073ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2220      	movs	r2, #32
 80073c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d135      	bne.n	8007438 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	330c      	adds	r3, #12
 80073d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	e853 3f00 	ldrex	r3, [r3]
 80073e0:	613b      	str	r3, [r7, #16]
   return(result);
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	f023 0310 	bic.w	r3, r3, #16
 80073e8:	627b      	str	r3, [r7, #36]	; 0x24
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	330c      	adds	r3, #12
 80073f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073f2:	623a      	str	r2, [r7, #32]
 80073f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f6:	69f9      	ldr	r1, [r7, #28]
 80073f8:	6a3a      	ldr	r2, [r7, #32]
 80073fa:	e841 2300 	strex	r3, r2, [r1]
 80073fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1e5      	bne.n	80073d2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0310 	and.w	r3, r3, #16
 8007410:	2b10      	cmp	r3, #16
 8007412:	d10a      	bne.n	800742a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007414:	2300      	movs	r3, #0
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	60fb      	str	r3, [r7, #12]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	60fb      	str	r3, [r7, #12]
 8007428:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800742e:	4619      	mov	r1, r3
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7ff fca9 	bl	8006d88 <HAL_UARTEx_RxEventCallback>
 8007436:	e002      	b.n	800743e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f7fa fbf1 	bl	8001c20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800743e:	2300      	movs	r3, #0
 8007440:	e002      	b.n	8007448 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007442:	2300      	movs	r3, #0
 8007444:	e000      	b.n	8007448 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007446:	2302      	movs	r3, #2
  }
}
 8007448:	4618      	mov	r0, r3
 800744a:	3730      	adds	r7, #48	; 0x30
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007450:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007454:	b0c0      	sub	sp, #256	; 0x100
 8007456:	af00      	add	r7, sp, #0
 8007458:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800745c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800746c:	68d9      	ldr	r1, [r3, #12]
 800746e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	ea40 0301 	orr.w	r3, r0, r1
 8007478:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800747a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	431a      	orrs	r2, r3
 8007488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800748c:	695b      	ldr	r3, [r3, #20]
 800748e:	431a      	orrs	r2, r3
 8007490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007494:	69db      	ldr	r3, [r3, #28]
 8007496:	4313      	orrs	r3, r2
 8007498:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800749c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80074a8:	f021 010c 	bic.w	r1, r1, #12
 80074ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80074b6:	430b      	orrs	r3, r1
 80074b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80074c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ca:	6999      	ldr	r1, [r3, #24]
 80074cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	ea40 0301 	orr.w	r3, r0, r1
 80074d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	4b8f      	ldr	r3, [pc, #572]	; (800771c <UART_SetConfig+0x2cc>)
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d005      	beq.n	80074f0 <UART_SetConfig+0xa0>
 80074e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	4b8d      	ldr	r3, [pc, #564]	; (8007720 <UART_SetConfig+0x2d0>)
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d104      	bne.n	80074fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80074f0:	f7fe f8fe 	bl	80056f0 <HAL_RCC_GetPCLK2Freq>
 80074f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80074f8:	e003      	b.n	8007502 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80074fa:	f7fe f8e5 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 80074fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007506:	69db      	ldr	r3, [r3, #28]
 8007508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800750c:	f040 810c 	bne.w	8007728 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007514:	2200      	movs	r2, #0
 8007516:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800751a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800751e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007522:	4622      	mov	r2, r4
 8007524:	462b      	mov	r3, r5
 8007526:	1891      	adds	r1, r2, r2
 8007528:	65b9      	str	r1, [r7, #88]	; 0x58
 800752a:	415b      	adcs	r3, r3
 800752c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800752e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007532:	4621      	mov	r1, r4
 8007534:	eb12 0801 	adds.w	r8, r2, r1
 8007538:	4629      	mov	r1, r5
 800753a:	eb43 0901 	adc.w	r9, r3, r1
 800753e:	f04f 0200 	mov.w	r2, #0
 8007542:	f04f 0300 	mov.w	r3, #0
 8007546:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800754a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800754e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007552:	4690      	mov	r8, r2
 8007554:	4699      	mov	r9, r3
 8007556:	4623      	mov	r3, r4
 8007558:	eb18 0303 	adds.w	r3, r8, r3
 800755c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007560:	462b      	mov	r3, r5
 8007562:	eb49 0303 	adc.w	r3, r9, r3
 8007566:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800756a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007576:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800757a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800757e:	460b      	mov	r3, r1
 8007580:	18db      	adds	r3, r3, r3
 8007582:	653b      	str	r3, [r7, #80]	; 0x50
 8007584:	4613      	mov	r3, r2
 8007586:	eb42 0303 	adc.w	r3, r2, r3
 800758a:	657b      	str	r3, [r7, #84]	; 0x54
 800758c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007590:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007594:	f7f9 fae6 	bl	8000b64 <__aeabi_uldivmod>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4b61      	ldr	r3, [pc, #388]	; (8007724 <UART_SetConfig+0x2d4>)
 800759e:	fba3 2302 	umull	r2, r3, r3, r2
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	011c      	lsls	r4, r3, #4
 80075a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075aa:	2200      	movs	r2, #0
 80075ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80075b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80075b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80075b8:	4642      	mov	r2, r8
 80075ba:	464b      	mov	r3, r9
 80075bc:	1891      	adds	r1, r2, r2
 80075be:	64b9      	str	r1, [r7, #72]	; 0x48
 80075c0:	415b      	adcs	r3, r3
 80075c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80075c8:	4641      	mov	r1, r8
 80075ca:	eb12 0a01 	adds.w	sl, r2, r1
 80075ce:	4649      	mov	r1, r9
 80075d0:	eb43 0b01 	adc.w	fp, r3, r1
 80075d4:	f04f 0200 	mov.w	r2, #0
 80075d8:	f04f 0300 	mov.w	r3, #0
 80075dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80075e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80075e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075e8:	4692      	mov	sl, r2
 80075ea:	469b      	mov	fp, r3
 80075ec:	4643      	mov	r3, r8
 80075ee:	eb1a 0303 	adds.w	r3, sl, r3
 80075f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80075f6:	464b      	mov	r3, r9
 80075f8:	eb4b 0303 	adc.w	r3, fp, r3
 80075fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	2200      	movs	r2, #0
 8007608:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800760c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007610:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007614:	460b      	mov	r3, r1
 8007616:	18db      	adds	r3, r3, r3
 8007618:	643b      	str	r3, [r7, #64]	; 0x40
 800761a:	4613      	mov	r3, r2
 800761c:	eb42 0303 	adc.w	r3, r2, r3
 8007620:	647b      	str	r3, [r7, #68]	; 0x44
 8007622:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007626:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800762a:	f7f9 fa9b 	bl	8000b64 <__aeabi_uldivmod>
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	4611      	mov	r1, r2
 8007634:	4b3b      	ldr	r3, [pc, #236]	; (8007724 <UART_SetConfig+0x2d4>)
 8007636:	fba3 2301 	umull	r2, r3, r3, r1
 800763a:	095b      	lsrs	r3, r3, #5
 800763c:	2264      	movs	r2, #100	; 0x64
 800763e:	fb02 f303 	mul.w	r3, r2, r3
 8007642:	1acb      	subs	r3, r1, r3
 8007644:	00db      	lsls	r3, r3, #3
 8007646:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800764a:	4b36      	ldr	r3, [pc, #216]	; (8007724 <UART_SetConfig+0x2d4>)
 800764c:	fba3 2302 	umull	r2, r3, r3, r2
 8007650:	095b      	lsrs	r3, r3, #5
 8007652:	005b      	lsls	r3, r3, #1
 8007654:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007658:	441c      	add	r4, r3
 800765a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800765e:	2200      	movs	r2, #0
 8007660:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007664:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007668:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	1891      	adds	r1, r2, r2
 8007672:	63b9      	str	r1, [r7, #56]	; 0x38
 8007674:	415b      	adcs	r3, r3
 8007676:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007678:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800767c:	4641      	mov	r1, r8
 800767e:	1851      	adds	r1, r2, r1
 8007680:	6339      	str	r1, [r7, #48]	; 0x30
 8007682:	4649      	mov	r1, r9
 8007684:	414b      	adcs	r3, r1
 8007686:	637b      	str	r3, [r7, #52]	; 0x34
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007694:	4659      	mov	r1, fp
 8007696:	00cb      	lsls	r3, r1, #3
 8007698:	4651      	mov	r1, sl
 800769a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800769e:	4651      	mov	r1, sl
 80076a0:	00ca      	lsls	r2, r1, #3
 80076a2:	4610      	mov	r0, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	4603      	mov	r3, r0
 80076a8:	4642      	mov	r2, r8
 80076aa:	189b      	adds	r3, r3, r2
 80076ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80076b0:	464b      	mov	r3, r9
 80076b2:	460a      	mov	r2, r1
 80076b4:	eb42 0303 	adc.w	r3, r2, r3
 80076b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80076bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80076c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80076cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80076d0:	460b      	mov	r3, r1
 80076d2:	18db      	adds	r3, r3, r3
 80076d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80076d6:	4613      	mov	r3, r2
 80076d8:	eb42 0303 	adc.w	r3, r2, r3
 80076dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80076de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80076e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80076e6:	f7f9 fa3d 	bl	8000b64 <__aeabi_uldivmod>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	4b0d      	ldr	r3, [pc, #52]	; (8007724 <UART_SetConfig+0x2d4>)
 80076f0:	fba3 1302 	umull	r1, r3, r3, r2
 80076f4:	095b      	lsrs	r3, r3, #5
 80076f6:	2164      	movs	r1, #100	; 0x64
 80076f8:	fb01 f303 	mul.w	r3, r1, r3
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	00db      	lsls	r3, r3, #3
 8007700:	3332      	adds	r3, #50	; 0x32
 8007702:	4a08      	ldr	r2, [pc, #32]	; (8007724 <UART_SetConfig+0x2d4>)
 8007704:	fba2 2303 	umull	r2, r3, r2, r3
 8007708:	095b      	lsrs	r3, r3, #5
 800770a:	f003 0207 	and.w	r2, r3, #7
 800770e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4422      	add	r2, r4
 8007716:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007718:	e106      	b.n	8007928 <UART_SetConfig+0x4d8>
 800771a:	bf00      	nop
 800771c:	40011000 	.word	0x40011000
 8007720:	40011400 	.word	0x40011400
 8007724:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800772c:	2200      	movs	r2, #0
 800772e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007732:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007736:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800773a:	4642      	mov	r2, r8
 800773c:	464b      	mov	r3, r9
 800773e:	1891      	adds	r1, r2, r2
 8007740:	6239      	str	r1, [r7, #32]
 8007742:	415b      	adcs	r3, r3
 8007744:	627b      	str	r3, [r7, #36]	; 0x24
 8007746:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800774a:	4641      	mov	r1, r8
 800774c:	1854      	adds	r4, r2, r1
 800774e:	4649      	mov	r1, r9
 8007750:	eb43 0501 	adc.w	r5, r3, r1
 8007754:	f04f 0200 	mov.w	r2, #0
 8007758:	f04f 0300 	mov.w	r3, #0
 800775c:	00eb      	lsls	r3, r5, #3
 800775e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007762:	00e2      	lsls	r2, r4, #3
 8007764:	4614      	mov	r4, r2
 8007766:	461d      	mov	r5, r3
 8007768:	4643      	mov	r3, r8
 800776a:	18e3      	adds	r3, r4, r3
 800776c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007770:	464b      	mov	r3, r9
 8007772:	eb45 0303 	adc.w	r3, r5, r3
 8007776:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800777a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007786:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800778a:	f04f 0200 	mov.w	r2, #0
 800778e:	f04f 0300 	mov.w	r3, #0
 8007792:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007796:	4629      	mov	r1, r5
 8007798:	008b      	lsls	r3, r1, #2
 800779a:	4621      	mov	r1, r4
 800779c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077a0:	4621      	mov	r1, r4
 80077a2:	008a      	lsls	r2, r1, #2
 80077a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80077a8:	f7f9 f9dc 	bl	8000b64 <__aeabi_uldivmod>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	4b60      	ldr	r3, [pc, #384]	; (8007934 <UART_SetConfig+0x4e4>)
 80077b2:	fba3 2302 	umull	r2, r3, r3, r2
 80077b6:	095b      	lsrs	r3, r3, #5
 80077b8:	011c      	lsls	r4, r3, #4
 80077ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077be:	2200      	movs	r2, #0
 80077c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80077c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80077c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80077cc:	4642      	mov	r2, r8
 80077ce:	464b      	mov	r3, r9
 80077d0:	1891      	adds	r1, r2, r2
 80077d2:	61b9      	str	r1, [r7, #24]
 80077d4:	415b      	adcs	r3, r3
 80077d6:	61fb      	str	r3, [r7, #28]
 80077d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077dc:	4641      	mov	r1, r8
 80077de:	1851      	adds	r1, r2, r1
 80077e0:	6139      	str	r1, [r7, #16]
 80077e2:	4649      	mov	r1, r9
 80077e4:	414b      	adcs	r3, r1
 80077e6:	617b      	str	r3, [r7, #20]
 80077e8:	f04f 0200 	mov.w	r2, #0
 80077ec:	f04f 0300 	mov.w	r3, #0
 80077f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80077f4:	4659      	mov	r1, fp
 80077f6:	00cb      	lsls	r3, r1, #3
 80077f8:	4651      	mov	r1, sl
 80077fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077fe:	4651      	mov	r1, sl
 8007800:	00ca      	lsls	r2, r1, #3
 8007802:	4610      	mov	r0, r2
 8007804:	4619      	mov	r1, r3
 8007806:	4603      	mov	r3, r0
 8007808:	4642      	mov	r2, r8
 800780a:	189b      	adds	r3, r3, r2
 800780c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007810:	464b      	mov	r3, r9
 8007812:	460a      	mov	r2, r1
 8007814:	eb42 0303 	adc.w	r3, r2, r3
 8007818:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800781c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	67bb      	str	r3, [r7, #120]	; 0x78
 8007826:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007828:	f04f 0200 	mov.w	r2, #0
 800782c:	f04f 0300 	mov.w	r3, #0
 8007830:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007834:	4649      	mov	r1, r9
 8007836:	008b      	lsls	r3, r1, #2
 8007838:	4641      	mov	r1, r8
 800783a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800783e:	4641      	mov	r1, r8
 8007840:	008a      	lsls	r2, r1, #2
 8007842:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007846:	f7f9 f98d 	bl	8000b64 <__aeabi_uldivmod>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	4611      	mov	r1, r2
 8007850:	4b38      	ldr	r3, [pc, #224]	; (8007934 <UART_SetConfig+0x4e4>)
 8007852:	fba3 2301 	umull	r2, r3, r3, r1
 8007856:	095b      	lsrs	r3, r3, #5
 8007858:	2264      	movs	r2, #100	; 0x64
 800785a:	fb02 f303 	mul.w	r3, r2, r3
 800785e:	1acb      	subs	r3, r1, r3
 8007860:	011b      	lsls	r3, r3, #4
 8007862:	3332      	adds	r3, #50	; 0x32
 8007864:	4a33      	ldr	r2, [pc, #204]	; (8007934 <UART_SetConfig+0x4e4>)
 8007866:	fba2 2303 	umull	r2, r3, r2, r3
 800786a:	095b      	lsrs	r3, r3, #5
 800786c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007870:	441c      	add	r4, r3
 8007872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007876:	2200      	movs	r2, #0
 8007878:	673b      	str	r3, [r7, #112]	; 0x70
 800787a:	677a      	str	r2, [r7, #116]	; 0x74
 800787c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007880:	4642      	mov	r2, r8
 8007882:	464b      	mov	r3, r9
 8007884:	1891      	adds	r1, r2, r2
 8007886:	60b9      	str	r1, [r7, #8]
 8007888:	415b      	adcs	r3, r3
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007890:	4641      	mov	r1, r8
 8007892:	1851      	adds	r1, r2, r1
 8007894:	6039      	str	r1, [r7, #0]
 8007896:	4649      	mov	r1, r9
 8007898:	414b      	adcs	r3, r1
 800789a:	607b      	str	r3, [r7, #4]
 800789c:	f04f 0200 	mov.w	r2, #0
 80078a0:	f04f 0300 	mov.w	r3, #0
 80078a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80078a8:	4659      	mov	r1, fp
 80078aa:	00cb      	lsls	r3, r1, #3
 80078ac:	4651      	mov	r1, sl
 80078ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078b2:	4651      	mov	r1, sl
 80078b4:	00ca      	lsls	r2, r1, #3
 80078b6:	4610      	mov	r0, r2
 80078b8:	4619      	mov	r1, r3
 80078ba:	4603      	mov	r3, r0
 80078bc:	4642      	mov	r2, r8
 80078be:	189b      	adds	r3, r3, r2
 80078c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80078c2:	464b      	mov	r3, r9
 80078c4:	460a      	mov	r2, r1
 80078c6:	eb42 0303 	adc.w	r3, r2, r3
 80078ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80078cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	663b      	str	r3, [r7, #96]	; 0x60
 80078d6:	667a      	str	r2, [r7, #100]	; 0x64
 80078d8:	f04f 0200 	mov.w	r2, #0
 80078dc:	f04f 0300 	mov.w	r3, #0
 80078e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80078e4:	4649      	mov	r1, r9
 80078e6:	008b      	lsls	r3, r1, #2
 80078e8:	4641      	mov	r1, r8
 80078ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078ee:	4641      	mov	r1, r8
 80078f0:	008a      	lsls	r2, r1, #2
 80078f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80078f6:	f7f9 f935 	bl	8000b64 <__aeabi_uldivmod>
 80078fa:	4602      	mov	r2, r0
 80078fc:	460b      	mov	r3, r1
 80078fe:	4b0d      	ldr	r3, [pc, #52]	; (8007934 <UART_SetConfig+0x4e4>)
 8007900:	fba3 1302 	umull	r1, r3, r3, r2
 8007904:	095b      	lsrs	r3, r3, #5
 8007906:	2164      	movs	r1, #100	; 0x64
 8007908:	fb01 f303 	mul.w	r3, r1, r3
 800790c:	1ad3      	subs	r3, r2, r3
 800790e:	011b      	lsls	r3, r3, #4
 8007910:	3332      	adds	r3, #50	; 0x32
 8007912:	4a08      	ldr	r2, [pc, #32]	; (8007934 <UART_SetConfig+0x4e4>)
 8007914:	fba2 2303 	umull	r2, r3, r2, r3
 8007918:	095b      	lsrs	r3, r3, #5
 800791a:	f003 020f 	and.w	r2, r3, #15
 800791e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4422      	add	r2, r4
 8007926:	609a      	str	r2, [r3, #8]
}
 8007928:	bf00      	nop
 800792a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800792e:	46bd      	mov	sp, r7
 8007930:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007934:	51eb851f 	.word	0x51eb851f

08007938 <memset>:
 8007938:	4402      	add	r2, r0
 800793a:	4603      	mov	r3, r0
 800793c:	4293      	cmp	r3, r2
 800793e:	d100      	bne.n	8007942 <memset+0xa>
 8007940:	4770      	bx	lr
 8007942:	f803 1b01 	strb.w	r1, [r3], #1
 8007946:	e7f9      	b.n	800793c <memset+0x4>

08007948 <__errno>:
 8007948:	4b01      	ldr	r3, [pc, #4]	; (8007950 <__errno+0x8>)
 800794a:	6818      	ldr	r0, [r3, #0]
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	200000c4 	.word	0x200000c4

08007954 <__libc_init_array>:
 8007954:	b570      	push	{r4, r5, r6, lr}
 8007956:	4d0d      	ldr	r5, [pc, #52]	; (800798c <__libc_init_array+0x38>)
 8007958:	4c0d      	ldr	r4, [pc, #52]	; (8007990 <__libc_init_array+0x3c>)
 800795a:	1b64      	subs	r4, r4, r5
 800795c:	10a4      	asrs	r4, r4, #2
 800795e:	2600      	movs	r6, #0
 8007960:	42a6      	cmp	r6, r4
 8007962:	d109      	bne.n	8007978 <__libc_init_array+0x24>
 8007964:	4d0b      	ldr	r5, [pc, #44]	; (8007994 <__libc_init_array+0x40>)
 8007966:	4c0c      	ldr	r4, [pc, #48]	; (8007998 <__libc_init_array+0x44>)
 8007968:	f001 f8de 	bl	8008b28 <_init>
 800796c:	1b64      	subs	r4, r4, r5
 800796e:	10a4      	asrs	r4, r4, #2
 8007970:	2600      	movs	r6, #0
 8007972:	42a6      	cmp	r6, r4
 8007974:	d105      	bne.n	8007982 <__libc_init_array+0x2e>
 8007976:	bd70      	pop	{r4, r5, r6, pc}
 8007978:	f855 3b04 	ldr.w	r3, [r5], #4
 800797c:	4798      	blx	r3
 800797e:	3601      	adds	r6, #1
 8007980:	e7ee      	b.n	8007960 <__libc_init_array+0xc>
 8007982:	f855 3b04 	ldr.w	r3, [r5], #4
 8007986:	4798      	blx	r3
 8007988:	3601      	adds	r6, #1
 800798a:	e7f2      	b.n	8007972 <__libc_init_array+0x1e>
 800798c:	08008d40 	.word	0x08008d40
 8007990:	08008d40 	.word	0x08008d40
 8007994:	08008d40 	.word	0x08008d40
 8007998:	08008d44 	.word	0x08008d44

0800799c <memcpy>:
 800799c:	440a      	add	r2, r1
 800799e:	4291      	cmp	r1, r2
 80079a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80079a4:	d100      	bne.n	80079a8 <memcpy+0xc>
 80079a6:	4770      	bx	lr
 80079a8:	b510      	push	{r4, lr}
 80079aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079b2:	4291      	cmp	r1, r2
 80079b4:	d1f9      	bne.n	80079aa <memcpy+0xe>
 80079b6:	bd10      	pop	{r4, pc}

080079b8 <cos>:
 80079b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079ba:	ec53 2b10 	vmov	r2, r3, d0
 80079be:	4826      	ldr	r0, [pc, #152]	; (8007a58 <cos+0xa0>)
 80079c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80079c4:	4281      	cmp	r1, r0
 80079c6:	dc06      	bgt.n	80079d6 <cos+0x1e>
 80079c8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007a50 <cos+0x98>
 80079cc:	b005      	add	sp, #20
 80079ce:	f85d eb04 	ldr.w	lr, [sp], #4
 80079d2:	f000 b8c1 	b.w	8007b58 <__kernel_cos>
 80079d6:	4821      	ldr	r0, [pc, #132]	; (8007a5c <cos+0xa4>)
 80079d8:	4281      	cmp	r1, r0
 80079da:	dd09      	ble.n	80079f0 <cos+0x38>
 80079dc:	ee10 0a10 	vmov	r0, s0
 80079e0:	4619      	mov	r1, r3
 80079e2:	f7f8 fbf5 	bl	80001d0 <__aeabi_dsub>
 80079e6:	ec41 0b10 	vmov	d0, r0, r1
 80079ea:	b005      	add	sp, #20
 80079ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80079f0:	4668      	mov	r0, sp
 80079f2:	f000 fa39 	bl	8007e68 <__ieee754_rem_pio2>
 80079f6:	f000 0003 	and.w	r0, r0, #3
 80079fa:	2801      	cmp	r0, #1
 80079fc:	d00b      	beq.n	8007a16 <cos+0x5e>
 80079fe:	2802      	cmp	r0, #2
 8007a00:	d016      	beq.n	8007a30 <cos+0x78>
 8007a02:	b9e0      	cbnz	r0, 8007a3e <cos+0x86>
 8007a04:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a08:	ed9d 0b00 	vldr	d0, [sp]
 8007a0c:	f000 f8a4 	bl	8007b58 <__kernel_cos>
 8007a10:	ec51 0b10 	vmov	r0, r1, d0
 8007a14:	e7e7      	b.n	80079e6 <cos+0x2e>
 8007a16:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a1a:	ed9d 0b00 	vldr	d0, [sp]
 8007a1e:	f000 f963 	bl	8007ce8 <__kernel_sin>
 8007a22:	ec53 2b10 	vmov	r2, r3, d0
 8007a26:	ee10 0a10 	vmov	r0, s0
 8007a2a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007a2e:	e7da      	b.n	80079e6 <cos+0x2e>
 8007a30:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a34:	ed9d 0b00 	vldr	d0, [sp]
 8007a38:	f000 f88e 	bl	8007b58 <__kernel_cos>
 8007a3c:	e7f1      	b.n	8007a22 <cos+0x6a>
 8007a3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a42:	ed9d 0b00 	vldr	d0, [sp]
 8007a46:	2001      	movs	r0, #1
 8007a48:	f000 f94e 	bl	8007ce8 <__kernel_sin>
 8007a4c:	e7e0      	b.n	8007a10 <cos+0x58>
 8007a4e:	bf00      	nop
	...
 8007a58:	3fe921fb 	.word	0x3fe921fb
 8007a5c:	7fefffff 	.word	0x7fefffff

08007a60 <sin>:
 8007a60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a62:	ec53 2b10 	vmov	r2, r3, d0
 8007a66:	4828      	ldr	r0, [pc, #160]	; (8007b08 <sin+0xa8>)
 8007a68:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007a6c:	4281      	cmp	r1, r0
 8007a6e:	dc07      	bgt.n	8007a80 <sin+0x20>
 8007a70:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007b00 <sin+0xa0>
 8007a74:	2000      	movs	r0, #0
 8007a76:	b005      	add	sp, #20
 8007a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a7c:	f000 b934 	b.w	8007ce8 <__kernel_sin>
 8007a80:	4822      	ldr	r0, [pc, #136]	; (8007b0c <sin+0xac>)
 8007a82:	4281      	cmp	r1, r0
 8007a84:	dd09      	ble.n	8007a9a <sin+0x3a>
 8007a86:	ee10 0a10 	vmov	r0, s0
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	f7f8 fba0 	bl	80001d0 <__aeabi_dsub>
 8007a90:	ec41 0b10 	vmov	d0, r0, r1
 8007a94:	b005      	add	sp, #20
 8007a96:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a9a:	4668      	mov	r0, sp
 8007a9c:	f000 f9e4 	bl	8007e68 <__ieee754_rem_pio2>
 8007aa0:	f000 0003 	and.w	r0, r0, #3
 8007aa4:	2801      	cmp	r0, #1
 8007aa6:	d00c      	beq.n	8007ac2 <sin+0x62>
 8007aa8:	2802      	cmp	r0, #2
 8007aaa:	d011      	beq.n	8007ad0 <sin+0x70>
 8007aac:	b9f0      	cbnz	r0, 8007aec <sin+0x8c>
 8007aae:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ab2:	ed9d 0b00 	vldr	d0, [sp]
 8007ab6:	2001      	movs	r0, #1
 8007ab8:	f000 f916 	bl	8007ce8 <__kernel_sin>
 8007abc:	ec51 0b10 	vmov	r0, r1, d0
 8007ac0:	e7e6      	b.n	8007a90 <sin+0x30>
 8007ac2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ac6:	ed9d 0b00 	vldr	d0, [sp]
 8007aca:	f000 f845 	bl	8007b58 <__kernel_cos>
 8007ace:	e7f5      	b.n	8007abc <sin+0x5c>
 8007ad0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ad4:	ed9d 0b00 	vldr	d0, [sp]
 8007ad8:	2001      	movs	r0, #1
 8007ada:	f000 f905 	bl	8007ce8 <__kernel_sin>
 8007ade:	ec53 2b10 	vmov	r2, r3, d0
 8007ae2:	ee10 0a10 	vmov	r0, s0
 8007ae6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007aea:	e7d1      	b.n	8007a90 <sin+0x30>
 8007aec:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007af0:	ed9d 0b00 	vldr	d0, [sp]
 8007af4:	f000 f830 	bl	8007b58 <__kernel_cos>
 8007af8:	e7f1      	b.n	8007ade <sin+0x7e>
 8007afa:	bf00      	nop
 8007afc:	f3af 8000 	nop.w
	...
 8007b08:	3fe921fb 	.word	0x3fe921fb
 8007b0c:	7fefffff 	.word	0x7fefffff

08007b10 <sqrtf>:
 8007b10:	b508      	push	{r3, lr}
 8007b12:	ed2d 8b02 	vpush	{d8}
 8007b16:	eeb0 8a40 	vmov.f32	s16, s0
 8007b1a:	f000 f817 	bl	8007b4c <__ieee754_sqrtf>
 8007b1e:	eeb4 8a48 	vcmp.f32	s16, s16
 8007b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b26:	d60c      	bvs.n	8007b42 <sqrtf+0x32>
 8007b28:	eddf 8a07 	vldr	s17, [pc, #28]	; 8007b48 <sqrtf+0x38>
 8007b2c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b34:	d505      	bpl.n	8007b42 <sqrtf+0x32>
 8007b36:	f7ff ff07 	bl	8007948 <__errno>
 8007b3a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007b3e:	2321      	movs	r3, #33	; 0x21
 8007b40:	6003      	str	r3, [r0, #0]
 8007b42:	ecbd 8b02 	vpop	{d8}
 8007b46:	bd08      	pop	{r3, pc}
 8007b48:	00000000 	.word	0x00000000

08007b4c <__ieee754_sqrtf>:
 8007b4c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007b50:	4770      	bx	lr
 8007b52:	0000      	movs	r0, r0
 8007b54:	0000      	movs	r0, r0
	...

08007b58 <__kernel_cos>:
 8007b58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b5c:	ec57 6b10 	vmov	r6, r7, d0
 8007b60:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007b64:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007b68:	ed8d 1b00 	vstr	d1, [sp]
 8007b6c:	da07      	bge.n	8007b7e <__kernel_cos+0x26>
 8007b6e:	ee10 0a10 	vmov	r0, s0
 8007b72:	4639      	mov	r1, r7
 8007b74:	f7f8 ff7e 	bl	8000a74 <__aeabi_d2iz>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	f000 8088 	beq.w	8007c8e <__kernel_cos+0x136>
 8007b7e:	4632      	mov	r2, r6
 8007b80:	463b      	mov	r3, r7
 8007b82:	4630      	mov	r0, r6
 8007b84:	4639      	mov	r1, r7
 8007b86:	f7f8 fcdb 	bl	8000540 <__aeabi_dmul>
 8007b8a:	4b51      	ldr	r3, [pc, #324]	; (8007cd0 <__kernel_cos+0x178>)
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	4604      	mov	r4, r0
 8007b90:	460d      	mov	r5, r1
 8007b92:	f7f8 fcd5 	bl	8000540 <__aeabi_dmul>
 8007b96:	a340      	add	r3, pc, #256	; (adr r3, 8007c98 <__kernel_cos+0x140>)
 8007b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9c:	4682      	mov	sl, r0
 8007b9e:	468b      	mov	fp, r1
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	f7f8 fccc 	bl	8000540 <__aeabi_dmul>
 8007ba8:	a33d      	add	r3, pc, #244	; (adr r3, 8007ca0 <__kernel_cos+0x148>)
 8007baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bae:	f7f8 fb11 	bl	80001d4 <__adddf3>
 8007bb2:	4622      	mov	r2, r4
 8007bb4:	462b      	mov	r3, r5
 8007bb6:	f7f8 fcc3 	bl	8000540 <__aeabi_dmul>
 8007bba:	a33b      	add	r3, pc, #236	; (adr r3, 8007ca8 <__kernel_cos+0x150>)
 8007bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc0:	f7f8 fb06 	bl	80001d0 <__aeabi_dsub>
 8007bc4:	4622      	mov	r2, r4
 8007bc6:	462b      	mov	r3, r5
 8007bc8:	f7f8 fcba 	bl	8000540 <__aeabi_dmul>
 8007bcc:	a338      	add	r3, pc, #224	; (adr r3, 8007cb0 <__kernel_cos+0x158>)
 8007bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd2:	f7f8 faff 	bl	80001d4 <__adddf3>
 8007bd6:	4622      	mov	r2, r4
 8007bd8:	462b      	mov	r3, r5
 8007bda:	f7f8 fcb1 	bl	8000540 <__aeabi_dmul>
 8007bde:	a336      	add	r3, pc, #216	; (adr r3, 8007cb8 <__kernel_cos+0x160>)
 8007be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be4:	f7f8 faf4 	bl	80001d0 <__aeabi_dsub>
 8007be8:	4622      	mov	r2, r4
 8007bea:	462b      	mov	r3, r5
 8007bec:	f7f8 fca8 	bl	8000540 <__aeabi_dmul>
 8007bf0:	a333      	add	r3, pc, #204	; (adr r3, 8007cc0 <__kernel_cos+0x168>)
 8007bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf6:	f7f8 faed 	bl	80001d4 <__adddf3>
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	462b      	mov	r3, r5
 8007bfe:	f7f8 fc9f 	bl	8000540 <__aeabi_dmul>
 8007c02:	4622      	mov	r2, r4
 8007c04:	462b      	mov	r3, r5
 8007c06:	f7f8 fc9b 	bl	8000540 <__aeabi_dmul>
 8007c0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c0e:	4604      	mov	r4, r0
 8007c10:	460d      	mov	r5, r1
 8007c12:	4630      	mov	r0, r6
 8007c14:	4639      	mov	r1, r7
 8007c16:	f7f8 fc93 	bl	8000540 <__aeabi_dmul>
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	4629      	mov	r1, r5
 8007c20:	4620      	mov	r0, r4
 8007c22:	f7f8 fad5 	bl	80001d0 <__aeabi_dsub>
 8007c26:	4b2b      	ldr	r3, [pc, #172]	; (8007cd4 <__kernel_cos+0x17c>)
 8007c28:	4598      	cmp	r8, r3
 8007c2a:	4606      	mov	r6, r0
 8007c2c:	460f      	mov	r7, r1
 8007c2e:	dc10      	bgt.n	8007c52 <__kernel_cos+0xfa>
 8007c30:	4602      	mov	r2, r0
 8007c32:	460b      	mov	r3, r1
 8007c34:	4650      	mov	r0, sl
 8007c36:	4659      	mov	r1, fp
 8007c38:	f7f8 faca 	bl	80001d0 <__aeabi_dsub>
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	4926      	ldr	r1, [pc, #152]	; (8007cd8 <__kernel_cos+0x180>)
 8007c40:	4602      	mov	r2, r0
 8007c42:	2000      	movs	r0, #0
 8007c44:	f7f8 fac4 	bl	80001d0 <__aeabi_dsub>
 8007c48:	ec41 0b10 	vmov	d0, r0, r1
 8007c4c:	b003      	add	sp, #12
 8007c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c52:	4b22      	ldr	r3, [pc, #136]	; (8007cdc <__kernel_cos+0x184>)
 8007c54:	4920      	ldr	r1, [pc, #128]	; (8007cd8 <__kernel_cos+0x180>)
 8007c56:	4598      	cmp	r8, r3
 8007c58:	bfcc      	ite	gt
 8007c5a:	4d21      	ldrgt	r5, [pc, #132]	; (8007ce0 <__kernel_cos+0x188>)
 8007c5c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007c60:	2400      	movs	r4, #0
 8007c62:	4622      	mov	r2, r4
 8007c64:	462b      	mov	r3, r5
 8007c66:	2000      	movs	r0, #0
 8007c68:	f7f8 fab2 	bl	80001d0 <__aeabi_dsub>
 8007c6c:	4622      	mov	r2, r4
 8007c6e:	4680      	mov	r8, r0
 8007c70:	4689      	mov	r9, r1
 8007c72:	462b      	mov	r3, r5
 8007c74:	4650      	mov	r0, sl
 8007c76:	4659      	mov	r1, fp
 8007c78:	f7f8 faaa 	bl	80001d0 <__aeabi_dsub>
 8007c7c:	4632      	mov	r2, r6
 8007c7e:	463b      	mov	r3, r7
 8007c80:	f7f8 faa6 	bl	80001d0 <__aeabi_dsub>
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	4640      	mov	r0, r8
 8007c8a:	4649      	mov	r1, r9
 8007c8c:	e7da      	b.n	8007c44 <__kernel_cos+0xec>
 8007c8e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007cc8 <__kernel_cos+0x170>
 8007c92:	e7db      	b.n	8007c4c <__kernel_cos+0xf4>
 8007c94:	f3af 8000 	nop.w
 8007c98:	be8838d4 	.word	0xbe8838d4
 8007c9c:	bda8fae9 	.word	0xbda8fae9
 8007ca0:	bdb4b1c4 	.word	0xbdb4b1c4
 8007ca4:	3e21ee9e 	.word	0x3e21ee9e
 8007ca8:	809c52ad 	.word	0x809c52ad
 8007cac:	3e927e4f 	.word	0x3e927e4f
 8007cb0:	19cb1590 	.word	0x19cb1590
 8007cb4:	3efa01a0 	.word	0x3efa01a0
 8007cb8:	16c15177 	.word	0x16c15177
 8007cbc:	3f56c16c 	.word	0x3f56c16c
 8007cc0:	5555554c 	.word	0x5555554c
 8007cc4:	3fa55555 	.word	0x3fa55555
 8007cc8:	00000000 	.word	0x00000000
 8007ccc:	3ff00000 	.word	0x3ff00000
 8007cd0:	3fe00000 	.word	0x3fe00000
 8007cd4:	3fd33332 	.word	0x3fd33332
 8007cd8:	3ff00000 	.word	0x3ff00000
 8007cdc:	3fe90000 	.word	0x3fe90000
 8007ce0:	3fd20000 	.word	0x3fd20000
 8007ce4:	00000000 	.word	0x00000000

08007ce8 <__kernel_sin>:
 8007ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cec:	ed2d 8b04 	vpush	{d8-d9}
 8007cf0:	eeb0 8a41 	vmov.f32	s16, s2
 8007cf4:	eef0 8a61 	vmov.f32	s17, s3
 8007cf8:	ec55 4b10 	vmov	r4, r5, d0
 8007cfc:	b083      	sub	sp, #12
 8007cfe:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007d02:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007d06:	9001      	str	r0, [sp, #4]
 8007d08:	da06      	bge.n	8007d18 <__kernel_sin+0x30>
 8007d0a:	ee10 0a10 	vmov	r0, s0
 8007d0e:	4629      	mov	r1, r5
 8007d10:	f7f8 feb0 	bl	8000a74 <__aeabi_d2iz>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d051      	beq.n	8007dbc <__kernel_sin+0xd4>
 8007d18:	4622      	mov	r2, r4
 8007d1a:	462b      	mov	r3, r5
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	4629      	mov	r1, r5
 8007d20:	f7f8 fc0e 	bl	8000540 <__aeabi_dmul>
 8007d24:	4682      	mov	sl, r0
 8007d26:	468b      	mov	fp, r1
 8007d28:	4602      	mov	r2, r0
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	4629      	mov	r1, r5
 8007d30:	f7f8 fc06 	bl	8000540 <__aeabi_dmul>
 8007d34:	a341      	add	r3, pc, #260	; (adr r3, 8007e3c <__kernel_sin+0x154>)
 8007d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3a:	4680      	mov	r8, r0
 8007d3c:	4689      	mov	r9, r1
 8007d3e:	4650      	mov	r0, sl
 8007d40:	4659      	mov	r1, fp
 8007d42:	f7f8 fbfd 	bl	8000540 <__aeabi_dmul>
 8007d46:	a33f      	add	r3, pc, #252	; (adr r3, 8007e44 <__kernel_sin+0x15c>)
 8007d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4c:	f7f8 fa40 	bl	80001d0 <__aeabi_dsub>
 8007d50:	4652      	mov	r2, sl
 8007d52:	465b      	mov	r3, fp
 8007d54:	f7f8 fbf4 	bl	8000540 <__aeabi_dmul>
 8007d58:	a33c      	add	r3, pc, #240	; (adr r3, 8007e4c <__kernel_sin+0x164>)
 8007d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5e:	f7f8 fa39 	bl	80001d4 <__adddf3>
 8007d62:	4652      	mov	r2, sl
 8007d64:	465b      	mov	r3, fp
 8007d66:	f7f8 fbeb 	bl	8000540 <__aeabi_dmul>
 8007d6a:	a33a      	add	r3, pc, #232	; (adr r3, 8007e54 <__kernel_sin+0x16c>)
 8007d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d70:	f7f8 fa2e 	bl	80001d0 <__aeabi_dsub>
 8007d74:	4652      	mov	r2, sl
 8007d76:	465b      	mov	r3, fp
 8007d78:	f7f8 fbe2 	bl	8000540 <__aeabi_dmul>
 8007d7c:	a337      	add	r3, pc, #220	; (adr r3, 8007e5c <__kernel_sin+0x174>)
 8007d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d82:	f7f8 fa27 	bl	80001d4 <__adddf3>
 8007d86:	9b01      	ldr	r3, [sp, #4]
 8007d88:	4606      	mov	r6, r0
 8007d8a:	460f      	mov	r7, r1
 8007d8c:	b9eb      	cbnz	r3, 8007dca <__kernel_sin+0xe2>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4650      	mov	r0, sl
 8007d94:	4659      	mov	r1, fp
 8007d96:	f7f8 fbd3 	bl	8000540 <__aeabi_dmul>
 8007d9a:	a325      	add	r3, pc, #148	; (adr r3, 8007e30 <__kernel_sin+0x148>)
 8007d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da0:	f7f8 fa16 	bl	80001d0 <__aeabi_dsub>
 8007da4:	4642      	mov	r2, r8
 8007da6:	464b      	mov	r3, r9
 8007da8:	f7f8 fbca 	bl	8000540 <__aeabi_dmul>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	4620      	mov	r0, r4
 8007db2:	4629      	mov	r1, r5
 8007db4:	f7f8 fa0e 	bl	80001d4 <__adddf3>
 8007db8:	4604      	mov	r4, r0
 8007dba:	460d      	mov	r5, r1
 8007dbc:	ec45 4b10 	vmov	d0, r4, r5
 8007dc0:	b003      	add	sp, #12
 8007dc2:	ecbd 8b04 	vpop	{d8-d9}
 8007dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dca:	4b1b      	ldr	r3, [pc, #108]	; (8007e38 <__kernel_sin+0x150>)
 8007dcc:	ec51 0b18 	vmov	r0, r1, d8
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f7f8 fbb5 	bl	8000540 <__aeabi_dmul>
 8007dd6:	4632      	mov	r2, r6
 8007dd8:	ec41 0b19 	vmov	d9, r0, r1
 8007ddc:	463b      	mov	r3, r7
 8007dde:	4640      	mov	r0, r8
 8007de0:	4649      	mov	r1, r9
 8007de2:	f7f8 fbad 	bl	8000540 <__aeabi_dmul>
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	ec51 0b19 	vmov	r0, r1, d9
 8007dee:	f7f8 f9ef 	bl	80001d0 <__aeabi_dsub>
 8007df2:	4652      	mov	r2, sl
 8007df4:	465b      	mov	r3, fp
 8007df6:	f7f8 fba3 	bl	8000540 <__aeabi_dmul>
 8007dfa:	ec53 2b18 	vmov	r2, r3, d8
 8007dfe:	f7f8 f9e7 	bl	80001d0 <__aeabi_dsub>
 8007e02:	a30b      	add	r3, pc, #44	; (adr r3, 8007e30 <__kernel_sin+0x148>)
 8007e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e08:	4606      	mov	r6, r0
 8007e0a:	460f      	mov	r7, r1
 8007e0c:	4640      	mov	r0, r8
 8007e0e:	4649      	mov	r1, r9
 8007e10:	f7f8 fb96 	bl	8000540 <__aeabi_dmul>
 8007e14:	4602      	mov	r2, r0
 8007e16:	460b      	mov	r3, r1
 8007e18:	4630      	mov	r0, r6
 8007e1a:	4639      	mov	r1, r7
 8007e1c:	f7f8 f9da 	bl	80001d4 <__adddf3>
 8007e20:	4602      	mov	r2, r0
 8007e22:	460b      	mov	r3, r1
 8007e24:	4620      	mov	r0, r4
 8007e26:	4629      	mov	r1, r5
 8007e28:	f7f8 f9d2 	bl	80001d0 <__aeabi_dsub>
 8007e2c:	e7c4      	b.n	8007db8 <__kernel_sin+0xd0>
 8007e2e:	bf00      	nop
 8007e30:	55555549 	.word	0x55555549
 8007e34:	3fc55555 	.word	0x3fc55555
 8007e38:	3fe00000 	.word	0x3fe00000
 8007e3c:	5acfd57c 	.word	0x5acfd57c
 8007e40:	3de5d93a 	.word	0x3de5d93a
 8007e44:	8a2b9ceb 	.word	0x8a2b9ceb
 8007e48:	3e5ae5e6 	.word	0x3e5ae5e6
 8007e4c:	57b1fe7d 	.word	0x57b1fe7d
 8007e50:	3ec71de3 	.word	0x3ec71de3
 8007e54:	19c161d5 	.word	0x19c161d5
 8007e58:	3f2a01a0 	.word	0x3f2a01a0
 8007e5c:	1110f8a6 	.word	0x1110f8a6
 8007e60:	3f811111 	.word	0x3f811111
 8007e64:	00000000 	.word	0x00000000

08007e68 <__ieee754_rem_pio2>:
 8007e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e6c:	ed2d 8b02 	vpush	{d8}
 8007e70:	ec55 4b10 	vmov	r4, r5, d0
 8007e74:	4bca      	ldr	r3, [pc, #808]	; (80081a0 <__ieee754_rem_pio2+0x338>)
 8007e76:	b08b      	sub	sp, #44	; 0x2c
 8007e78:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007e7c:	4598      	cmp	r8, r3
 8007e7e:	4682      	mov	sl, r0
 8007e80:	9502      	str	r5, [sp, #8]
 8007e82:	dc08      	bgt.n	8007e96 <__ieee754_rem_pio2+0x2e>
 8007e84:	2200      	movs	r2, #0
 8007e86:	2300      	movs	r3, #0
 8007e88:	ed80 0b00 	vstr	d0, [r0]
 8007e8c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007e90:	f04f 0b00 	mov.w	fp, #0
 8007e94:	e028      	b.n	8007ee8 <__ieee754_rem_pio2+0x80>
 8007e96:	4bc3      	ldr	r3, [pc, #780]	; (80081a4 <__ieee754_rem_pio2+0x33c>)
 8007e98:	4598      	cmp	r8, r3
 8007e9a:	dc78      	bgt.n	8007f8e <__ieee754_rem_pio2+0x126>
 8007e9c:	9b02      	ldr	r3, [sp, #8]
 8007e9e:	4ec2      	ldr	r6, [pc, #776]	; (80081a8 <__ieee754_rem_pio2+0x340>)
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	ee10 0a10 	vmov	r0, s0
 8007ea6:	a3b0      	add	r3, pc, #704	; (adr r3, 8008168 <__ieee754_rem_pio2+0x300>)
 8007ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eac:	4629      	mov	r1, r5
 8007eae:	dd39      	ble.n	8007f24 <__ieee754_rem_pio2+0xbc>
 8007eb0:	f7f8 f98e 	bl	80001d0 <__aeabi_dsub>
 8007eb4:	45b0      	cmp	r8, r6
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	460d      	mov	r5, r1
 8007eba:	d01b      	beq.n	8007ef4 <__ieee754_rem_pio2+0x8c>
 8007ebc:	a3ac      	add	r3, pc, #688	; (adr r3, 8008170 <__ieee754_rem_pio2+0x308>)
 8007ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec2:	f7f8 f985 	bl	80001d0 <__aeabi_dsub>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	e9ca 2300 	strd	r2, r3, [sl]
 8007ece:	4620      	mov	r0, r4
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7f8 f97d 	bl	80001d0 <__aeabi_dsub>
 8007ed6:	a3a6      	add	r3, pc, #664	; (adr r3, 8008170 <__ieee754_rem_pio2+0x308>)
 8007ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007edc:	f7f8 f978 	bl	80001d0 <__aeabi_dsub>
 8007ee0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007ee4:	f04f 0b01 	mov.w	fp, #1
 8007ee8:	4658      	mov	r0, fp
 8007eea:	b00b      	add	sp, #44	; 0x2c
 8007eec:	ecbd 8b02 	vpop	{d8}
 8007ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef4:	a3a0      	add	r3, pc, #640	; (adr r3, 8008178 <__ieee754_rem_pio2+0x310>)
 8007ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efa:	f7f8 f969 	bl	80001d0 <__aeabi_dsub>
 8007efe:	a3a0      	add	r3, pc, #640	; (adr r3, 8008180 <__ieee754_rem_pio2+0x318>)
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	4604      	mov	r4, r0
 8007f06:	460d      	mov	r5, r1
 8007f08:	f7f8 f962 	bl	80001d0 <__aeabi_dsub>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	460b      	mov	r3, r1
 8007f10:	e9ca 2300 	strd	r2, r3, [sl]
 8007f14:	4620      	mov	r0, r4
 8007f16:	4629      	mov	r1, r5
 8007f18:	f7f8 f95a 	bl	80001d0 <__aeabi_dsub>
 8007f1c:	a398      	add	r3, pc, #608	; (adr r3, 8008180 <__ieee754_rem_pio2+0x318>)
 8007f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f22:	e7db      	b.n	8007edc <__ieee754_rem_pio2+0x74>
 8007f24:	f7f8 f956 	bl	80001d4 <__adddf3>
 8007f28:	45b0      	cmp	r8, r6
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	460d      	mov	r5, r1
 8007f2e:	d016      	beq.n	8007f5e <__ieee754_rem_pio2+0xf6>
 8007f30:	a38f      	add	r3, pc, #572	; (adr r3, 8008170 <__ieee754_rem_pio2+0x308>)
 8007f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f36:	f7f8 f94d 	bl	80001d4 <__adddf3>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	e9ca 2300 	strd	r2, r3, [sl]
 8007f42:	4620      	mov	r0, r4
 8007f44:	4629      	mov	r1, r5
 8007f46:	f7f8 f943 	bl	80001d0 <__aeabi_dsub>
 8007f4a:	a389      	add	r3, pc, #548	; (adr r3, 8008170 <__ieee754_rem_pio2+0x308>)
 8007f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f50:	f7f8 f940 	bl	80001d4 <__adddf3>
 8007f54:	f04f 3bff 	mov.w	fp, #4294967295
 8007f58:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007f5c:	e7c4      	b.n	8007ee8 <__ieee754_rem_pio2+0x80>
 8007f5e:	a386      	add	r3, pc, #536	; (adr r3, 8008178 <__ieee754_rem_pio2+0x310>)
 8007f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f64:	f7f8 f936 	bl	80001d4 <__adddf3>
 8007f68:	a385      	add	r3, pc, #532	; (adr r3, 8008180 <__ieee754_rem_pio2+0x318>)
 8007f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6e:	4604      	mov	r4, r0
 8007f70:	460d      	mov	r5, r1
 8007f72:	f7f8 f92f 	bl	80001d4 <__adddf3>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	e9ca 2300 	strd	r2, r3, [sl]
 8007f7e:	4620      	mov	r0, r4
 8007f80:	4629      	mov	r1, r5
 8007f82:	f7f8 f925 	bl	80001d0 <__aeabi_dsub>
 8007f86:	a37e      	add	r3, pc, #504	; (adr r3, 8008180 <__ieee754_rem_pio2+0x318>)
 8007f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8c:	e7e0      	b.n	8007f50 <__ieee754_rem_pio2+0xe8>
 8007f8e:	4b87      	ldr	r3, [pc, #540]	; (80081ac <__ieee754_rem_pio2+0x344>)
 8007f90:	4598      	cmp	r8, r3
 8007f92:	f300 80d8 	bgt.w	8008146 <__ieee754_rem_pio2+0x2de>
 8007f96:	f000 f96d 	bl	8008274 <fabs>
 8007f9a:	ec55 4b10 	vmov	r4, r5, d0
 8007f9e:	ee10 0a10 	vmov	r0, s0
 8007fa2:	a379      	add	r3, pc, #484	; (adr r3, 8008188 <__ieee754_rem_pio2+0x320>)
 8007fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa8:	4629      	mov	r1, r5
 8007faa:	f7f8 fac9 	bl	8000540 <__aeabi_dmul>
 8007fae:	4b80      	ldr	r3, [pc, #512]	; (80081b0 <__ieee754_rem_pio2+0x348>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f7f8 f90f 	bl	80001d4 <__adddf3>
 8007fb6:	f7f8 fd5d 	bl	8000a74 <__aeabi_d2iz>
 8007fba:	4683      	mov	fp, r0
 8007fbc:	f7f8 fa56 	bl	800046c <__aeabi_i2d>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	460b      	mov	r3, r1
 8007fc4:	ec43 2b18 	vmov	d8, r2, r3
 8007fc8:	a367      	add	r3, pc, #412	; (adr r3, 8008168 <__ieee754_rem_pio2+0x300>)
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	f7f8 fab7 	bl	8000540 <__aeabi_dmul>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	4629      	mov	r1, r5
 8007fda:	f7f8 f8f9 	bl	80001d0 <__aeabi_dsub>
 8007fde:	a364      	add	r3, pc, #400	; (adr r3, 8008170 <__ieee754_rem_pio2+0x308>)
 8007fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	460f      	mov	r7, r1
 8007fe8:	ec51 0b18 	vmov	r0, r1, d8
 8007fec:	f7f8 faa8 	bl	8000540 <__aeabi_dmul>
 8007ff0:	f1bb 0f1f 	cmp.w	fp, #31
 8007ff4:	4604      	mov	r4, r0
 8007ff6:	460d      	mov	r5, r1
 8007ff8:	dc0d      	bgt.n	8008016 <__ieee754_rem_pio2+0x1ae>
 8007ffa:	4b6e      	ldr	r3, [pc, #440]	; (80081b4 <__ieee754_rem_pio2+0x34c>)
 8007ffc:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008004:	4543      	cmp	r3, r8
 8008006:	d006      	beq.n	8008016 <__ieee754_rem_pio2+0x1ae>
 8008008:	4622      	mov	r2, r4
 800800a:	462b      	mov	r3, r5
 800800c:	4630      	mov	r0, r6
 800800e:	4639      	mov	r1, r7
 8008010:	f7f8 f8de 	bl	80001d0 <__aeabi_dsub>
 8008014:	e00e      	b.n	8008034 <__ieee754_rem_pio2+0x1cc>
 8008016:	462b      	mov	r3, r5
 8008018:	4622      	mov	r2, r4
 800801a:	4630      	mov	r0, r6
 800801c:	4639      	mov	r1, r7
 800801e:	f7f8 f8d7 	bl	80001d0 <__aeabi_dsub>
 8008022:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008026:	9303      	str	r3, [sp, #12]
 8008028:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800802c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008030:	2b10      	cmp	r3, #16
 8008032:	dc02      	bgt.n	800803a <__ieee754_rem_pio2+0x1d2>
 8008034:	e9ca 0100 	strd	r0, r1, [sl]
 8008038:	e039      	b.n	80080ae <__ieee754_rem_pio2+0x246>
 800803a:	a34f      	add	r3, pc, #316	; (adr r3, 8008178 <__ieee754_rem_pio2+0x310>)
 800803c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008040:	ec51 0b18 	vmov	r0, r1, d8
 8008044:	f7f8 fa7c 	bl	8000540 <__aeabi_dmul>
 8008048:	4604      	mov	r4, r0
 800804a:	460d      	mov	r5, r1
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	4630      	mov	r0, r6
 8008052:	4639      	mov	r1, r7
 8008054:	f7f8 f8bc 	bl	80001d0 <__aeabi_dsub>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4680      	mov	r8, r0
 800805e:	4689      	mov	r9, r1
 8008060:	4630      	mov	r0, r6
 8008062:	4639      	mov	r1, r7
 8008064:	f7f8 f8b4 	bl	80001d0 <__aeabi_dsub>
 8008068:	4622      	mov	r2, r4
 800806a:	462b      	mov	r3, r5
 800806c:	f7f8 f8b0 	bl	80001d0 <__aeabi_dsub>
 8008070:	a343      	add	r3, pc, #268	; (adr r3, 8008180 <__ieee754_rem_pio2+0x318>)
 8008072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008076:	4604      	mov	r4, r0
 8008078:	460d      	mov	r5, r1
 800807a:	ec51 0b18 	vmov	r0, r1, d8
 800807e:	f7f8 fa5f 	bl	8000540 <__aeabi_dmul>
 8008082:	4622      	mov	r2, r4
 8008084:	462b      	mov	r3, r5
 8008086:	f7f8 f8a3 	bl	80001d0 <__aeabi_dsub>
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	4604      	mov	r4, r0
 8008090:	460d      	mov	r5, r1
 8008092:	4640      	mov	r0, r8
 8008094:	4649      	mov	r1, r9
 8008096:	f7f8 f89b 	bl	80001d0 <__aeabi_dsub>
 800809a:	9a03      	ldr	r2, [sp, #12]
 800809c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	2b31      	cmp	r3, #49	; 0x31
 80080a4:	dc24      	bgt.n	80080f0 <__ieee754_rem_pio2+0x288>
 80080a6:	e9ca 0100 	strd	r0, r1, [sl]
 80080aa:	4646      	mov	r6, r8
 80080ac:	464f      	mov	r7, r9
 80080ae:	e9da 8900 	ldrd	r8, r9, [sl]
 80080b2:	4630      	mov	r0, r6
 80080b4:	4642      	mov	r2, r8
 80080b6:	464b      	mov	r3, r9
 80080b8:	4639      	mov	r1, r7
 80080ba:	f7f8 f889 	bl	80001d0 <__aeabi_dsub>
 80080be:	462b      	mov	r3, r5
 80080c0:	4622      	mov	r2, r4
 80080c2:	f7f8 f885 	bl	80001d0 <__aeabi_dsub>
 80080c6:	9b02      	ldr	r3, [sp, #8]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80080ce:	f6bf af0b 	bge.w	8007ee8 <__ieee754_rem_pio2+0x80>
 80080d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80080d6:	f8ca 3004 	str.w	r3, [sl, #4]
 80080da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80080de:	f8ca 8000 	str.w	r8, [sl]
 80080e2:	f8ca 0008 	str.w	r0, [sl, #8]
 80080e6:	f8ca 300c 	str.w	r3, [sl, #12]
 80080ea:	f1cb 0b00 	rsb	fp, fp, #0
 80080ee:	e6fb      	b.n	8007ee8 <__ieee754_rem_pio2+0x80>
 80080f0:	a327      	add	r3, pc, #156	; (adr r3, 8008190 <__ieee754_rem_pio2+0x328>)
 80080f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f6:	ec51 0b18 	vmov	r0, r1, d8
 80080fa:	f7f8 fa21 	bl	8000540 <__aeabi_dmul>
 80080fe:	4604      	mov	r4, r0
 8008100:	460d      	mov	r5, r1
 8008102:	4602      	mov	r2, r0
 8008104:	460b      	mov	r3, r1
 8008106:	4640      	mov	r0, r8
 8008108:	4649      	mov	r1, r9
 800810a:	f7f8 f861 	bl	80001d0 <__aeabi_dsub>
 800810e:	4602      	mov	r2, r0
 8008110:	460b      	mov	r3, r1
 8008112:	4606      	mov	r6, r0
 8008114:	460f      	mov	r7, r1
 8008116:	4640      	mov	r0, r8
 8008118:	4649      	mov	r1, r9
 800811a:	f7f8 f859 	bl	80001d0 <__aeabi_dsub>
 800811e:	4622      	mov	r2, r4
 8008120:	462b      	mov	r3, r5
 8008122:	f7f8 f855 	bl	80001d0 <__aeabi_dsub>
 8008126:	a31c      	add	r3, pc, #112	; (adr r3, 8008198 <__ieee754_rem_pio2+0x330>)
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	4604      	mov	r4, r0
 800812e:	460d      	mov	r5, r1
 8008130:	ec51 0b18 	vmov	r0, r1, d8
 8008134:	f7f8 fa04 	bl	8000540 <__aeabi_dmul>
 8008138:	4622      	mov	r2, r4
 800813a:	462b      	mov	r3, r5
 800813c:	f7f8 f848 	bl	80001d0 <__aeabi_dsub>
 8008140:	4604      	mov	r4, r0
 8008142:	460d      	mov	r5, r1
 8008144:	e760      	b.n	8008008 <__ieee754_rem_pio2+0x1a0>
 8008146:	4b1c      	ldr	r3, [pc, #112]	; (80081b8 <__ieee754_rem_pio2+0x350>)
 8008148:	4598      	cmp	r8, r3
 800814a:	dd37      	ble.n	80081bc <__ieee754_rem_pio2+0x354>
 800814c:	ee10 2a10 	vmov	r2, s0
 8008150:	462b      	mov	r3, r5
 8008152:	4620      	mov	r0, r4
 8008154:	4629      	mov	r1, r5
 8008156:	f7f8 f83b 	bl	80001d0 <__aeabi_dsub>
 800815a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800815e:	e9ca 0100 	strd	r0, r1, [sl]
 8008162:	e695      	b.n	8007e90 <__ieee754_rem_pio2+0x28>
 8008164:	f3af 8000 	nop.w
 8008168:	54400000 	.word	0x54400000
 800816c:	3ff921fb 	.word	0x3ff921fb
 8008170:	1a626331 	.word	0x1a626331
 8008174:	3dd0b461 	.word	0x3dd0b461
 8008178:	1a600000 	.word	0x1a600000
 800817c:	3dd0b461 	.word	0x3dd0b461
 8008180:	2e037073 	.word	0x2e037073
 8008184:	3ba3198a 	.word	0x3ba3198a
 8008188:	6dc9c883 	.word	0x6dc9c883
 800818c:	3fe45f30 	.word	0x3fe45f30
 8008190:	2e000000 	.word	0x2e000000
 8008194:	3ba3198a 	.word	0x3ba3198a
 8008198:	252049c1 	.word	0x252049c1
 800819c:	397b839a 	.word	0x397b839a
 80081a0:	3fe921fb 	.word	0x3fe921fb
 80081a4:	4002d97b 	.word	0x4002d97b
 80081a8:	3ff921fb 	.word	0x3ff921fb
 80081ac:	413921fb 	.word	0x413921fb
 80081b0:	3fe00000 	.word	0x3fe00000
 80081b4:	08008b60 	.word	0x08008b60
 80081b8:	7fefffff 	.word	0x7fefffff
 80081bc:	ea4f 5628 	mov.w	r6, r8, asr #20
 80081c0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80081c4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80081c8:	4620      	mov	r0, r4
 80081ca:	460d      	mov	r5, r1
 80081cc:	f7f8 fc52 	bl	8000a74 <__aeabi_d2iz>
 80081d0:	f7f8 f94c 	bl	800046c <__aeabi_i2d>
 80081d4:	4602      	mov	r2, r0
 80081d6:	460b      	mov	r3, r1
 80081d8:	4620      	mov	r0, r4
 80081da:	4629      	mov	r1, r5
 80081dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081e0:	f7f7 fff6 	bl	80001d0 <__aeabi_dsub>
 80081e4:	4b21      	ldr	r3, [pc, #132]	; (800826c <__ieee754_rem_pio2+0x404>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	f7f8 f9aa 	bl	8000540 <__aeabi_dmul>
 80081ec:	460d      	mov	r5, r1
 80081ee:	4604      	mov	r4, r0
 80081f0:	f7f8 fc40 	bl	8000a74 <__aeabi_d2iz>
 80081f4:	f7f8 f93a 	bl	800046c <__aeabi_i2d>
 80081f8:	4602      	mov	r2, r0
 80081fa:	460b      	mov	r3, r1
 80081fc:	4620      	mov	r0, r4
 80081fe:	4629      	mov	r1, r5
 8008200:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008204:	f7f7 ffe4 	bl	80001d0 <__aeabi_dsub>
 8008208:	4b18      	ldr	r3, [pc, #96]	; (800826c <__ieee754_rem_pio2+0x404>)
 800820a:	2200      	movs	r2, #0
 800820c:	f7f8 f998 	bl	8000540 <__aeabi_dmul>
 8008210:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008214:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8008218:	2703      	movs	r7, #3
 800821a:	2400      	movs	r4, #0
 800821c:	2500      	movs	r5, #0
 800821e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8008222:	4622      	mov	r2, r4
 8008224:	462b      	mov	r3, r5
 8008226:	46b9      	mov	r9, r7
 8008228:	3f01      	subs	r7, #1
 800822a:	f7f8 fbf1 	bl	8000a10 <__aeabi_dcmpeq>
 800822e:	2800      	cmp	r0, #0
 8008230:	d1f5      	bne.n	800821e <__ieee754_rem_pio2+0x3b6>
 8008232:	4b0f      	ldr	r3, [pc, #60]	; (8008270 <__ieee754_rem_pio2+0x408>)
 8008234:	9301      	str	r3, [sp, #4]
 8008236:	2302      	movs	r3, #2
 8008238:	9300      	str	r3, [sp, #0]
 800823a:	4632      	mov	r2, r6
 800823c:	464b      	mov	r3, r9
 800823e:	4651      	mov	r1, sl
 8008240:	a804      	add	r0, sp, #16
 8008242:	f000 f821 	bl	8008288 <__kernel_rem_pio2>
 8008246:	9b02      	ldr	r3, [sp, #8]
 8008248:	2b00      	cmp	r3, #0
 800824a:	4683      	mov	fp, r0
 800824c:	f6bf ae4c 	bge.w	8007ee8 <__ieee754_rem_pio2+0x80>
 8008250:	e9da 2100 	ldrd	r2, r1, [sl]
 8008254:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008258:	e9ca 2300 	strd	r2, r3, [sl]
 800825c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8008260:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008264:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8008268:	e73f      	b.n	80080ea <__ieee754_rem_pio2+0x282>
 800826a:	bf00      	nop
 800826c:	41700000 	.word	0x41700000
 8008270:	08008be0 	.word	0x08008be0

08008274 <fabs>:
 8008274:	ec51 0b10 	vmov	r0, r1, d0
 8008278:	ee10 2a10 	vmov	r2, s0
 800827c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008280:	ec43 2b10 	vmov	d0, r2, r3
 8008284:	4770      	bx	lr
	...

08008288 <__kernel_rem_pio2>:
 8008288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828c:	ed2d 8b02 	vpush	{d8}
 8008290:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008294:	f112 0f14 	cmn.w	r2, #20
 8008298:	9306      	str	r3, [sp, #24]
 800829a:	9104      	str	r1, [sp, #16]
 800829c:	4bc2      	ldr	r3, [pc, #776]	; (80085a8 <__kernel_rem_pio2+0x320>)
 800829e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80082a0:	9009      	str	r0, [sp, #36]	; 0x24
 80082a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	9b06      	ldr	r3, [sp, #24]
 80082aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80082ae:	bfa8      	it	ge
 80082b0:	1ed4      	subge	r4, r2, #3
 80082b2:	9305      	str	r3, [sp, #20]
 80082b4:	bfb2      	itee	lt
 80082b6:	2400      	movlt	r4, #0
 80082b8:	2318      	movge	r3, #24
 80082ba:	fb94 f4f3 	sdivge	r4, r4, r3
 80082be:	f06f 0317 	mvn.w	r3, #23
 80082c2:	fb04 3303 	mla	r3, r4, r3, r3
 80082c6:	eb03 0a02 	add.w	sl, r3, r2
 80082ca:	9b00      	ldr	r3, [sp, #0]
 80082cc:	9a05      	ldr	r2, [sp, #20]
 80082ce:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8008598 <__kernel_rem_pio2+0x310>
 80082d2:	eb03 0802 	add.w	r8, r3, r2
 80082d6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80082d8:	1aa7      	subs	r7, r4, r2
 80082da:	ae20      	add	r6, sp, #128	; 0x80
 80082dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80082e0:	2500      	movs	r5, #0
 80082e2:	4545      	cmp	r5, r8
 80082e4:	dd13      	ble.n	800830e <__kernel_rem_pio2+0x86>
 80082e6:	9b06      	ldr	r3, [sp, #24]
 80082e8:	aa20      	add	r2, sp, #128	; 0x80
 80082ea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80082ee:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80082f2:	f04f 0800 	mov.w	r8, #0
 80082f6:	9b00      	ldr	r3, [sp, #0]
 80082f8:	4598      	cmp	r8, r3
 80082fa:	dc31      	bgt.n	8008360 <__kernel_rem_pio2+0xd8>
 80082fc:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8008598 <__kernel_rem_pio2+0x310>
 8008300:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008304:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008308:	462f      	mov	r7, r5
 800830a:	2600      	movs	r6, #0
 800830c:	e01b      	b.n	8008346 <__kernel_rem_pio2+0xbe>
 800830e:	42ef      	cmn	r7, r5
 8008310:	d407      	bmi.n	8008322 <__kernel_rem_pio2+0x9a>
 8008312:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008316:	f7f8 f8a9 	bl	800046c <__aeabi_i2d>
 800831a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800831e:	3501      	adds	r5, #1
 8008320:	e7df      	b.n	80082e2 <__kernel_rem_pio2+0x5a>
 8008322:	ec51 0b18 	vmov	r0, r1, d8
 8008326:	e7f8      	b.n	800831a <__kernel_rem_pio2+0x92>
 8008328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800832c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008330:	f7f8 f906 	bl	8000540 <__aeabi_dmul>
 8008334:	4602      	mov	r2, r0
 8008336:	460b      	mov	r3, r1
 8008338:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800833c:	f7f7 ff4a 	bl	80001d4 <__adddf3>
 8008340:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008344:	3601      	adds	r6, #1
 8008346:	9b05      	ldr	r3, [sp, #20]
 8008348:	429e      	cmp	r6, r3
 800834a:	f1a7 0708 	sub.w	r7, r7, #8
 800834e:	ddeb      	ble.n	8008328 <__kernel_rem_pio2+0xa0>
 8008350:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008354:	f108 0801 	add.w	r8, r8, #1
 8008358:	ecab 7b02 	vstmia	fp!, {d7}
 800835c:	3508      	adds	r5, #8
 800835e:	e7ca      	b.n	80082f6 <__kernel_rem_pio2+0x6e>
 8008360:	9b00      	ldr	r3, [sp, #0]
 8008362:	aa0c      	add	r2, sp, #48	; 0x30
 8008364:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008368:	930b      	str	r3, [sp, #44]	; 0x2c
 800836a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800836c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008370:	9c00      	ldr	r4, [sp, #0]
 8008372:	930a      	str	r3, [sp, #40]	; 0x28
 8008374:	00e3      	lsls	r3, r4, #3
 8008376:	9308      	str	r3, [sp, #32]
 8008378:	ab98      	add	r3, sp, #608	; 0x260
 800837a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800837e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008382:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8008386:	ab70      	add	r3, sp, #448	; 0x1c0
 8008388:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800838c:	46c3      	mov	fp, r8
 800838e:	46a1      	mov	r9, r4
 8008390:	f1b9 0f00 	cmp.w	r9, #0
 8008394:	f1a5 0508 	sub.w	r5, r5, #8
 8008398:	dc77      	bgt.n	800848a <__kernel_rem_pio2+0x202>
 800839a:	ec47 6b10 	vmov	d0, r6, r7
 800839e:	4650      	mov	r0, sl
 80083a0:	f000 fac2 	bl	8008928 <scalbn>
 80083a4:	ec57 6b10 	vmov	r6, r7, d0
 80083a8:	2200      	movs	r2, #0
 80083aa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80083ae:	ee10 0a10 	vmov	r0, s0
 80083b2:	4639      	mov	r1, r7
 80083b4:	f7f8 f8c4 	bl	8000540 <__aeabi_dmul>
 80083b8:	ec41 0b10 	vmov	d0, r0, r1
 80083bc:	f000 fb34 	bl	8008a28 <floor>
 80083c0:	4b7a      	ldr	r3, [pc, #488]	; (80085ac <__kernel_rem_pio2+0x324>)
 80083c2:	ec51 0b10 	vmov	r0, r1, d0
 80083c6:	2200      	movs	r2, #0
 80083c8:	f7f8 f8ba 	bl	8000540 <__aeabi_dmul>
 80083cc:	4602      	mov	r2, r0
 80083ce:	460b      	mov	r3, r1
 80083d0:	4630      	mov	r0, r6
 80083d2:	4639      	mov	r1, r7
 80083d4:	f7f7 fefc 	bl	80001d0 <__aeabi_dsub>
 80083d8:	460f      	mov	r7, r1
 80083da:	4606      	mov	r6, r0
 80083dc:	f7f8 fb4a 	bl	8000a74 <__aeabi_d2iz>
 80083e0:	9002      	str	r0, [sp, #8]
 80083e2:	f7f8 f843 	bl	800046c <__aeabi_i2d>
 80083e6:	4602      	mov	r2, r0
 80083e8:	460b      	mov	r3, r1
 80083ea:	4630      	mov	r0, r6
 80083ec:	4639      	mov	r1, r7
 80083ee:	f7f7 feef 	bl	80001d0 <__aeabi_dsub>
 80083f2:	f1ba 0f00 	cmp.w	sl, #0
 80083f6:	4606      	mov	r6, r0
 80083f8:	460f      	mov	r7, r1
 80083fa:	dd6d      	ble.n	80084d8 <__kernel_rem_pio2+0x250>
 80083fc:	1e61      	subs	r1, r4, #1
 80083fe:	ab0c      	add	r3, sp, #48	; 0x30
 8008400:	9d02      	ldr	r5, [sp, #8]
 8008402:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008406:	f1ca 0018 	rsb	r0, sl, #24
 800840a:	fa43 f200 	asr.w	r2, r3, r0
 800840e:	4415      	add	r5, r2
 8008410:	4082      	lsls	r2, r0
 8008412:	1a9b      	subs	r3, r3, r2
 8008414:	aa0c      	add	r2, sp, #48	; 0x30
 8008416:	9502      	str	r5, [sp, #8]
 8008418:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800841c:	f1ca 0217 	rsb	r2, sl, #23
 8008420:	fa43 fb02 	asr.w	fp, r3, r2
 8008424:	f1bb 0f00 	cmp.w	fp, #0
 8008428:	dd65      	ble.n	80084f6 <__kernel_rem_pio2+0x26e>
 800842a:	9b02      	ldr	r3, [sp, #8]
 800842c:	2200      	movs	r2, #0
 800842e:	3301      	adds	r3, #1
 8008430:	9302      	str	r3, [sp, #8]
 8008432:	4615      	mov	r5, r2
 8008434:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008438:	4294      	cmp	r4, r2
 800843a:	f300 809f 	bgt.w	800857c <__kernel_rem_pio2+0x2f4>
 800843e:	f1ba 0f00 	cmp.w	sl, #0
 8008442:	dd07      	ble.n	8008454 <__kernel_rem_pio2+0x1cc>
 8008444:	f1ba 0f01 	cmp.w	sl, #1
 8008448:	f000 80c1 	beq.w	80085ce <__kernel_rem_pio2+0x346>
 800844c:	f1ba 0f02 	cmp.w	sl, #2
 8008450:	f000 80c7 	beq.w	80085e2 <__kernel_rem_pio2+0x35a>
 8008454:	f1bb 0f02 	cmp.w	fp, #2
 8008458:	d14d      	bne.n	80084f6 <__kernel_rem_pio2+0x26e>
 800845a:	4632      	mov	r2, r6
 800845c:	463b      	mov	r3, r7
 800845e:	4954      	ldr	r1, [pc, #336]	; (80085b0 <__kernel_rem_pio2+0x328>)
 8008460:	2000      	movs	r0, #0
 8008462:	f7f7 feb5 	bl	80001d0 <__aeabi_dsub>
 8008466:	4606      	mov	r6, r0
 8008468:	460f      	mov	r7, r1
 800846a:	2d00      	cmp	r5, #0
 800846c:	d043      	beq.n	80084f6 <__kernel_rem_pio2+0x26e>
 800846e:	4650      	mov	r0, sl
 8008470:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80085a0 <__kernel_rem_pio2+0x318>
 8008474:	f000 fa58 	bl	8008928 <scalbn>
 8008478:	4630      	mov	r0, r6
 800847a:	4639      	mov	r1, r7
 800847c:	ec53 2b10 	vmov	r2, r3, d0
 8008480:	f7f7 fea6 	bl	80001d0 <__aeabi_dsub>
 8008484:	4606      	mov	r6, r0
 8008486:	460f      	mov	r7, r1
 8008488:	e035      	b.n	80084f6 <__kernel_rem_pio2+0x26e>
 800848a:	4b4a      	ldr	r3, [pc, #296]	; (80085b4 <__kernel_rem_pio2+0x32c>)
 800848c:	2200      	movs	r2, #0
 800848e:	4630      	mov	r0, r6
 8008490:	4639      	mov	r1, r7
 8008492:	f7f8 f855 	bl	8000540 <__aeabi_dmul>
 8008496:	f7f8 faed 	bl	8000a74 <__aeabi_d2iz>
 800849a:	f7f7 ffe7 	bl	800046c <__aeabi_i2d>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	ec43 2b18 	vmov	d8, r2, r3
 80084a6:	4b44      	ldr	r3, [pc, #272]	; (80085b8 <__kernel_rem_pio2+0x330>)
 80084a8:	2200      	movs	r2, #0
 80084aa:	f7f8 f849 	bl	8000540 <__aeabi_dmul>
 80084ae:	4602      	mov	r2, r0
 80084b0:	460b      	mov	r3, r1
 80084b2:	4630      	mov	r0, r6
 80084b4:	4639      	mov	r1, r7
 80084b6:	f7f7 fe8b 	bl	80001d0 <__aeabi_dsub>
 80084ba:	f7f8 fadb 	bl	8000a74 <__aeabi_d2iz>
 80084be:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084c2:	f84b 0b04 	str.w	r0, [fp], #4
 80084c6:	ec51 0b18 	vmov	r0, r1, d8
 80084ca:	f7f7 fe83 	bl	80001d4 <__adddf3>
 80084ce:	f109 39ff 	add.w	r9, r9, #4294967295
 80084d2:	4606      	mov	r6, r0
 80084d4:	460f      	mov	r7, r1
 80084d6:	e75b      	b.n	8008390 <__kernel_rem_pio2+0x108>
 80084d8:	d106      	bne.n	80084e8 <__kernel_rem_pio2+0x260>
 80084da:	1e63      	subs	r3, r4, #1
 80084dc:	aa0c      	add	r2, sp, #48	; 0x30
 80084de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084e2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 80084e6:	e79d      	b.n	8008424 <__kernel_rem_pio2+0x19c>
 80084e8:	4b34      	ldr	r3, [pc, #208]	; (80085bc <__kernel_rem_pio2+0x334>)
 80084ea:	2200      	movs	r2, #0
 80084ec:	f7f8 faae 	bl	8000a4c <__aeabi_dcmpge>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	d140      	bne.n	8008576 <__kernel_rem_pio2+0x2ee>
 80084f4:	4683      	mov	fp, r0
 80084f6:	2200      	movs	r2, #0
 80084f8:	2300      	movs	r3, #0
 80084fa:	4630      	mov	r0, r6
 80084fc:	4639      	mov	r1, r7
 80084fe:	f7f8 fa87 	bl	8000a10 <__aeabi_dcmpeq>
 8008502:	2800      	cmp	r0, #0
 8008504:	f000 80c1 	beq.w	800868a <__kernel_rem_pio2+0x402>
 8008508:	1e65      	subs	r5, r4, #1
 800850a:	462b      	mov	r3, r5
 800850c:	2200      	movs	r2, #0
 800850e:	9900      	ldr	r1, [sp, #0]
 8008510:	428b      	cmp	r3, r1
 8008512:	da6d      	bge.n	80085f0 <__kernel_rem_pio2+0x368>
 8008514:	2a00      	cmp	r2, #0
 8008516:	f000 808a 	beq.w	800862e <__kernel_rem_pio2+0x3a6>
 800851a:	ab0c      	add	r3, sp, #48	; 0x30
 800851c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008520:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 80ae 	beq.w	8008686 <__kernel_rem_pio2+0x3fe>
 800852a:	4650      	mov	r0, sl
 800852c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80085a0 <__kernel_rem_pio2+0x318>
 8008530:	f000 f9fa 	bl	8008928 <scalbn>
 8008534:	1c6b      	adds	r3, r5, #1
 8008536:	00da      	lsls	r2, r3, #3
 8008538:	9205      	str	r2, [sp, #20]
 800853a:	ec57 6b10 	vmov	r6, r7, d0
 800853e:	aa70      	add	r2, sp, #448	; 0x1c0
 8008540:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80085b4 <__kernel_rem_pio2+0x32c>
 8008544:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8008548:	462c      	mov	r4, r5
 800854a:	f04f 0800 	mov.w	r8, #0
 800854e:	2c00      	cmp	r4, #0
 8008550:	f280 80d4 	bge.w	80086fc <__kernel_rem_pio2+0x474>
 8008554:	462c      	mov	r4, r5
 8008556:	2c00      	cmp	r4, #0
 8008558:	f2c0 8102 	blt.w	8008760 <__kernel_rem_pio2+0x4d8>
 800855c:	4b18      	ldr	r3, [pc, #96]	; (80085c0 <__kernel_rem_pio2+0x338>)
 800855e:	461e      	mov	r6, r3
 8008560:	ab70      	add	r3, sp, #448	; 0x1c0
 8008562:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8008566:	1b2b      	subs	r3, r5, r4
 8008568:	f04f 0900 	mov.w	r9, #0
 800856c:	f04f 0a00 	mov.w	sl, #0
 8008570:	2700      	movs	r7, #0
 8008572:	9306      	str	r3, [sp, #24]
 8008574:	e0e6      	b.n	8008744 <__kernel_rem_pio2+0x4bc>
 8008576:	f04f 0b02 	mov.w	fp, #2
 800857a:	e756      	b.n	800842a <__kernel_rem_pio2+0x1a2>
 800857c:	f8d8 3000 	ldr.w	r3, [r8]
 8008580:	bb05      	cbnz	r5, 80085c4 <__kernel_rem_pio2+0x33c>
 8008582:	b123      	cbz	r3, 800858e <__kernel_rem_pio2+0x306>
 8008584:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008588:	f8c8 3000 	str.w	r3, [r8]
 800858c:	2301      	movs	r3, #1
 800858e:	3201      	adds	r2, #1
 8008590:	f108 0804 	add.w	r8, r8, #4
 8008594:	461d      	mov	r5, r3
 8008596:	e74f      	b.n	8008438 <__kernel_rem_pio2+0x1b0>
	...
 80085a4:	3ff00000 	.word	0x3ff00000
 80085a8:	08008d28 	.word	0x08008d28
 80085ac:	40200000 	.word	0x40200000
 80085b0:	3ff00000 	.word	0x3ff00000
 80085b4:	3e700000 	.word	0x3e700000
 80085b8:	41700000 	.word	0x41700000
 80085bc:	3fe00000 	.word	0x3fe00000
 80085c0:	08008ce8 	.word	0x08008ce8
 80085c4:	1acb      	subs	r3, r1, r3
 80085c6:	f8c8 3000 	str.w	r3, [r8]
 80085ca:	462b      	mov	r3, r5
 80085cc:	e7df      	b.n	800858e <__kernel_rem_pio2+0x306>
 80085ce:	1e62      	subs	r2, r4, #1
 80085d0:	ab0c      	add	r3, sp, #48	; 0x30
 80085d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085d6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80085da:	a90c      	add	r1, sp, #48	; 0x30
 80085dc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80085e0:	e738      	b.n	8008454 <__kernel_rem_pio2+0x1cc>
 80085e2:	1e62      	subs	r2, r4, #1
 80085e4:	ab0c      	add	r3, sp, #48	; 0x30
 80085e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ea:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80085ee:	e7f4      	b.n	80085da <__kernel_rem_pio2+0x352>
 80085f0:	a90c      	add	r1, sp, #48	; 0x30
 80085f2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80085f6:	3b01      	subs	r3, #1
 80085f8:	430a      	orrs	r2, r1
 80085fa:	e788      	b.n	800850e <__kernel_rem_pio2+0x286>
 80085fc:	3301      	adds	r3, #1
 80085fe:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008602:	2900      	cmp	r1, #0
 8008604:	d0fa      	beq.n	80085fc <__kernel_rem_pio2+0x374>
 8008606:	9a08      	ldr	r2, [sp, #32]
 8008608:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800860c:	446a      	add	r2, sp
 800860e:	3a98      	subs	r2, #152	; 0x98
 8008610:	9208      	str	r2, [sp, #32]
 8008612:	9a06      	ldr	r2, [sp, #24]
 8008614:	a920      	add	r1, sp, #128	; 0x80
 8008616:	18a2      	adds	r2, r4, r2
 8008618:	18e3      	adds	r3, r4, r3
 800861a:	f104 0801 	add.w	r8, r4, #1
 800861e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8008622:	9302      	str	r3, [sp, #8]
 8008624:	9b02      	ldr	r3, [sp, #8]
 8008626:	4543      	cmp	r3, r8
 8008628:	da04      	bge.n	8008634 <__kernel_rem_pio2+0x3ac>
 800862a:	461c      	mov	r4, r3
 800862c:	e6a2      	b.n	8008374 <__kernel_rem_pio2+0xec>
 800862e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008630:	2301      	movs	r3, #1
 8008632:	e7e4      	b.n	80085fe <__kernel_rem_pio2+0x376>
 8008634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008636:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800863a:	f7f7 ff17 	bl	800046c <__aeabi_i2d>
 800863e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8008642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008644:	46ab      	mov	fp, r5
 8008646:	461c      	mov	r4, r3
 8008648:	f04f 0900 	mov.w	r9, #0
 800864c:	2600      	movs	r6, #0
 800864e:	2700      	movs	r7, #0
 8008650:	9b05      	ldr	r3, [sp, #20]
 8008652:	4599      	cmp	r9, r3
 8008654:	dd06      	ble.n	8008664 <__kernel_rem_pio2+0x3dc>
 8008656:	9b08      	ldr	r3, [sp, #32]
 8008658:	e8e3 6702 	strd	r6, r7, [r3], #8
 800865c:	f108 0801 	add.w	r8, r8, #1
 8008660:	9308      	str	r3, [sp, #32]
 8008662:	e7df      	b.n	8008624 <__kernel_rem_pio2+0x39c>
 8008664:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008668:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800866c:	f7f7 ff68 	bl	8000540 <__aeabi_dmul>
 8008670:	4602      	mov	r2, r0
 8008672:	460b      	mov	r3, r1
 8008674:	4630      	mov	r0, r6
 8008676:	4639      	mov	r1, r7
 8008678:	f7f7 fdac 	bl	80001d4 <__adddf3>
 800867c:	f109 0901 	add.w	r9, r9, #1
 8008680:	4606      	mov	r6, r0
 8008682:	460f      	mov	r7, r1
 8008684:	e7e4      	b.n	8008650 <__kernel_rem_pio2+0x3c8>
 8008686:	3d01      	subs	r5, #1
 8008688:	e747      	b.n	800851a <__kernel_rem_pio2+0x292>
 800868a:	ec47 6b10 	vmov	d0, r6, r7
 800868e:	f1ca 0000 	rsb	r0, sl, #0
 8008692:	f000 f949 	bl	8008928 <scalbn>
 8008696:	ec57 6b10 	vmov	r6, r7, d0
 800869a:	4ba0      	ldr	r3, [pc, #640]	; (800891c <__kernel_rem_pio2+0x694>)
 800869c:	ee10 0a10 	vmov	r0, s0
 80086a0:	2200      	movs	r2, #0
 80086a2:	4639      	mov	r1, r7
 80086a4:	f7f8 f9d2 	bl	8000a4c <__aeabi_dcmpge>
 80086a8:	b1f8      	cbz	r0, 80086ea <__kernel_rem_pio2+0x462>
 80086aa:	4b9d      	ldr	r3, [pc, #628]	; (8008920 <__kernel_rem_pio2+0x698>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	4630      	mov	r0, r6
 80086b0:	4639      	mov	r1, r7
 80086b2:	f7f7 ff45 	bl	8000540 <__aeabi_dmul>
 80086b6:	f7f8 f9dd 	bl	8000a74 <__aeabi_d2iz>
 80086ba:	4680      	mov	r8, r0
 80086bc:	f7f7 fed6 	bl	800046c <__aeabi_i2d>
 80086c0:	4b96      	ldr	r3, [pc, #600]	; (800891c <__kernel_rem_pio2+0x694>)
 80086c2:	2200      	movs	r2, #0
 80086c4:	f7f7 ff3c 	bl	8000540 <__aeabi_dmul>
 80086c8:	460b      	mov	r3, r1
 80086ca:	4602      	mov	r2, r0
 80086cc:	4639      	mov	r1, r7
 80086ce:	4630      	mov	r0, r6
 80086d0:	f7f7 fd7e 	bl	80001d0 <__aeabi_dsub>
 80086d4:	f7f8 f9ce 	bl	8000a74 <__aeabi_d2iz>
 80086d8:	1c65      	adds	r5, r4, #1
 80086da:	ab0c      	add	r3, sp, #48	; 0x30
 80086dc:	f10a 0a18 	add.w	sl, sl, #24
 80086e0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80086e4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80086e8:	e71f      	b.n	800852a <__kernel_rem_pio2+0x2a2>
 80086ea:	4630      	mov	r0, r6
 80086ec:	4639      	mov	r1, r7
 80086ee:	f7f8 f9c1 	bl	8000a74 <__aeabi_d2iz>
 80086f2:	ab0c      	add	r3, sp, #48	; 0x30
 80086f4:	4625      	mov	r5, r4
 80086f6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80086fa:	e716      	b.n	800852a <__kernel_rem_pio2+0x2a2>
 80086fc:	ab0c      	add	r3, sp, #48	; 0x30
 80086fe:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008702:	f7f7 feb3 	bl	800046c <__aeabi_i2d>
 8008706:	4632      	mov	r2, r6
 8008708:	463b      	mov	r3, r7
 800870a:	f7f7 ff19 	bl	8000540 <__aeabi_dmul>
 800870e:	4642      	mov	r2, r8
 8008710:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8008714:	464b      	mov	r3, r9
 8008716:	4630      	mov	r0, r6
 8008718:	4639      	mov	r1, r7
 800871a:	f7f7 ff11 	bl	8000540 <__aeabi_dmul>
 800871e:	3c01      	subs	r4, #1
 8008720:	4606      	mov	r6, r0
 8008722:	460f      	mov	r7, r1
 8008724:	e713      	b.n	800854e <__kernel_rem_pio2+0x2c6>
 8008726:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800872a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800872e:	f7f7 ff07 	bl	8000540 <__aeabi_dmul>
 8008732:	4602      	mov	r2, r0
 8008734:	460b      	mov	r3, r1
 8008736:	4648      	mov	r0, r9
 8008738:	4651      	mov	r1, sl
 800873a:	f7f7 fd4b 	bl	80001d4 <__adddf3>
 800873e:	3701      	adds	r7, #1
 8008740:	4681      	mov	r9, r0
 8008742:	468a      	mov	sl, r1
 8008744:	9b00      	ldr	r3, [sp, #0]
 8008746:	429f      	cmp	r7, r3
 8008748:	dc02      	bgt.n	8008750 <__kernel_rem_pio2+0x4c8>
 800874a:	9b06      	ldr	r3, [sp, #24]
 800874c:	429f      	cmp	r7, r3
 800874e:	ddea      	ble.n	8008726 <__kernel_rem_pio2+0x49e>
 8008750:	9a06      	ldr	r2, [sp, #24]
 8008752:	ab48      	add	r3, sp, #288	; 0x120
 8008754:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8008758:	e9c6 9a00 	strd	r9, sl, [r6]
 800875c:	3c01      	subs	r4, #1
 800875e:	e6fa      	b.n	8008556 <__kernel_rem_pio2+0x2ce>
 8008760:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008762:	2b02      	cmp	r3, #2
 8008764:	dc0b      	bgt.n	800877e <__kernel_rem_pio2+0x4f6>
 8008766:	2b00      	cmp	r3, #0
 8008768:	dc39      	bgt.n	80087de <__kernel_rem_pio2+0x556>
 800876a:	d05d      	beq.n	8008828 <__kernel_rem_pio2+0x5a0>
 800876c:	9b02      	ldr	r3, [sp, #8]
 800876e:	f003 0007 	and.w	r0, r3, #7
 8008772:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008776:	ecbd 8b02 	vpop	{d8}
 800877a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800877e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008780:	2b03      	cmp	r3, #3
 8008782:	d1f3      	bne.n	800876c <__kernel_rem_pio2+0x4e4>
 8008784:	9b05      	ldr	r3, [sp, #20]
 8008786:	9500      	str	r5, [sp, #0]
 8008788:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800878c:	eb0d 0403 	add.w	r4, sp, r3
 8008790:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8008794:	46a2      	mov	sl, r4
 8008796:	9b00      	ldr	r3, [sp, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	f1aa 0a08 	sub.w	sl, sl, #8
 800879e:	dc69      	bgt.n	8008874 <__kernel_rem_pio2+0x5ec>
 80087a0:	46aa      	mov	sl, r5
 80087a2:	f1ba 0f01 	cmp.w	sl, #1
 80087a6:	f1a4 0408 	sub.w	r4, r4, #8
 80087aa:	f300 8083 	bgt.w	80088b4 <__kernel_rem_pio2+0x62c>
 80087ae:	9c05      	ldr	r4, [sp, #20]
 80087b0:	ab48      	add	r3, sp, #288	; 0x120
 80087b2:	441c      	add	r4, r3
 80087b4:	2000      	movs	r0, #0
 80087b6:	2100      	movs	r1, #0
 80087b8:	2d01      	cmp	r5, #1
 80087ba:	f300 809a 	bgt.w	80088f2 <__kernel_rem_pio2+0x66a>
 80087be:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 80087c2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80087c6:	f1bb 0f00 	cmp.w	fp, #0
 80087ca:	f040 8098 	bne.w	80088fe <__kernel_rem_pio2+0x676>
 80087ce:	9b04      	ldr	r3, [sp, #16]
 80087d0:	e9c3 7800 	strd	r7, r8, [r3]
 80087d4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80087d8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80087dc:	e7c6      	b.n	800876c <__kernel_rem_pio2+0x4e4>
 80087de:	9e05      	ldr	r6, [sp, #20]
 80087e0:	ab48      	add	r3, sp, #288	; 0x120
 80087e2:	441e      	add	r6, r3
 80087e4:	462c      	mov	r4, r5
 80087e6:	2000      	movs	r0, #0
 80087e8:	2100      	movs	r1, #0
 80087ea:	2c00      	cmp	r4, #0
 80087ec:	da33      	bge.n	8008856 <__kernel_rem_pio2+0x5ce>
 80087ee:	f1bb 0f00 	cmp.w	fp, #0
 80087f2:	d036      	beq.n	8008862 <__kernel_rem_pio2+0x5da>
 80087f4:	4602      	mov	r2, r0
 80087f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087fa:	9c04      	ldr	r4, [sp, #16]
 80087fc:	e9c4 2300 	strd	r2, r3, [r4]
 8008800:	4602      	mov	r2, r0
 8008802:	460b      	mov	r3, r1
 8008804:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008808:	f7f7 fce2 	bl	80001d0 <__aeabi_dsub>
 800880c:	ae4a      	add	r6, sp, #296	; 0x128
 800880e:	2401      	movs	r4, #1
 8008810:	42a5      	cmp	r5, r4
 8008812:	da29      	bge.n	8008868 <__kernel_rem_pio2+0x5e0>
 8008814:	f1bb 0f00 	cmp.w	fp, #0
 8008818:	d002      	beq.n	8008820 <__kernel_rem_pio2+0x598>
 800881a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800881e:	4619      	mov	r1, r3
 8008820:	9b04      	ldr	r3, [sp, #16]
 8008822:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008826:	e7a1      	b.n	800876c <__kernel_rem_pio2+0x4e4>
 8008828:	9c05      	ldr	r4, [sp, #20]
 800882a:	ab48      	add	r3, sp, #288	; 0x120
 800882c:	441c      	add	r4, r3
 800882e:	2000      	movs	r0, #0
 8008830:	2100      	movs	r1, #0
 8008832:	2d00      	cmp	r5, #0
 8008834:	da09      	bge.n	800884a <__kernel_rem_pio2+0x5c2>
 8008836:	f1bb 0f00 	cmp.w	fp, #0
 800883a:	d002      	beq.n	8008842 <__kernel_rem_pio2+0x5ba>
 800883c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008840:	4619      	mov	r1, r3
 8008842:	9b04      	ldr	r3, [sp, #16]
 8008844:	e9c3 0100 	strd	r0, r1, [r3]
 8008848:	e790      	b.n	800876c <__kernel_rem_pio2+0x4e4>
 800884a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800884e:	f7f7 fcc1 	bl	80001d4 <__adddf3>
 8008852:	3d01      	subs	r5, #1
 8008854:	e7ed      	b.n	8008832 <__kernel_rem_pio2+0x5aa>
 8008856:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800885a:	f7f7 fcbb 	bl	80001d4 <__adddf3>
 800885e:	3c01      	subs	r4, #1
 8008860:	e7c3      	b.n	80087ea <__kernel_rem_pio2+0x562>
 8008862:	4602      	mov	r2, r0
 8008864:	460b      	mov	r3, r1
 8008866:	e7c8      	b.n	80087fa <__kernel_rem_pio2+0x572>
 8008868:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800886c:	f7f7 fcb2 	bl	80001d4 <__adddf3>
 8008870:	3401      	adds	r4, #1
 8008872:	e7cd      	b.n	8008810 <__kernel_rem_pio2+0x588>
 8008874:	e9da 8900 	ldrd	r8, r9, [sl]
 8008878:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800887c:	9b00      	ldr	r3, [sp, #0]
 800887e:	3b01      	subs	r3, #1
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	4632      	mov	r2, r6
 8008884:	463b      	mov	r3, r7
 8008886:	4640      	mov	r0, r8
 8008888:	4649      	mov	r1, r9
 800888a:	f7f7 fca3 	bl	80001d4 <__adddf3>
 800888e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008892:	4602      	mov	r2, r0
 8008894:	460b      	mov	r3, r1
 8008896:	4640      	mov	r0, r8
 8008898:	4649      	mov	r1, r9
 800889a:	f7f7 fc99 	bl	80001d0 <__aeabi_dsub>
 800889e:	4632      	mov	r2, r6
 80088a0:	463b      	mov	r3, r7
 80088a2:	f7f7 fc97 	bl	80001d4 <__adddf3>
 80088a6:	ed9d 7b06 	vldr	d7, [sp, #24]
 80088aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80088ae:	ed8a 7b00 	vstr	d7, [sl]
 80088b2:	e770      	b.n	8008796 <__kernel_rem_pio2+0x50e>
 80088b4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80088b8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80088bc:	4640      	mov	r0, r8
 80088be:	4632      	mov	r2, r6
 80088c0:	463b      	mov	r3, r7
 80088c2:	4649      	mov	r1, r9
 80088c4:	f7f7 fc86 	bl	80001d4 <__adddf3>
 80088c8:	e9cd 0100 	strd	r0, r1, [sp]
 80088cc:	4602      	mov	r2, r0
 80088ce:	460b      	mov	r3, r1
 80088d0:	4640      	mov	r0, r8
 80088d2:	4649      	mov	r1, r9
 80088d4:	f7f7 fc7c 	bl	80001d0 <__aeabi_dsub>
 80088d8:	4632      	mov	r2, r6
 80088da:	463b      	mov	r3, r7
 80088dc:	f7f7 fc7a 	bl	80001d4 <__adddf3>
 80088e0:	ed9d 7b00 	vldr	d7, [sp]
 80088e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80088e8:	ed84 7b00 	vstr	d7, [r4]
 80088ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088f0:	e757      	b.n	80087a2 <__kernel_rem_pio2+0x51a>
 80088f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80088f6:	f7f7 fc6d 	bl	80001d4 <__adddf3>
 80088fa:	3d01      	subs	r5, #1
 80088fc:	e75c      	b.n	80087b8 <__kernel_rem_pio2+0x530>
 80088fe:	9b04      	ldr	r3, [sp, #16]
 8008900:	9a04      	ldr	r2, [sp, #16]
 8008902:	601f      	str	r7, [r3, #0]
 8008904:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8008908:	605c      	str	r4, [r3, #4]
 800890a:	609d      	str	r5, [r3, #8]
 800890c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008910:	60d3      	str	r3, [r2, #12]
 8008912:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008916:	6110      	str	r0, [r2, #16]
 8008918:	6153      	str	r3, [r2, #20]
 800891a:	e727      	b.n	800876c <__kernel_rem_pio2+0x4e4>
 800891c:	41700000 	.word	0x41700000
 8008920:	3e700000 	.word	0x3e700000
 8008924:	00000000 	.word	0x00000000

08008928 <scalbn>:
 8008928:	b570      	push	{r4, r5, r6, lr}
 800892a:	ec55 4b10 	vmov	r4, r5, d0
 800892e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008932:	4606      	mov	r6, r0
 8008934:	462b      	mov	r3, r5
 8008936:	b999      	cbnz	r1, 8008960 <scalbn+0x38>
 8008938:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800893c:	4323      	orrs	r3, r4
 800893e:	d03f      	beq.n	80089c0 <scalbn+0x98>
 8008940:	4b35      	ldr	r3, [pc, #212]	; (8008a18 <scalbn+0xf0>)
 8008942:	4629      	mov	r1, r5
 8008944:	ee10 0a10 	vmov	r0, s0
 8008948:	2200      	movs	r2, #0
 800894a:	f7f7 fdf9 	bl	8000540 <__aeabi_dmul>
 800894e:	4b33      	ldr	r3, [pc, #204]	; (8008a1c <scalbn+0xf4>)
 8008950:	429e      	cmp	r6, r3
 8008952:	4604      	mov	r4, r0
 8008954:	460d      	mov	r5, r1
 8008956:	da10      	bge.n	800897a <scalbn+0x52>
 8008958:	a327      	add	r3, pc, #156	; (adr r3, 80089f8 <scalbn+0xd0>)
 800895a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895e:	e01f      	b.n	80089a0 <scalbn+0x78>
 8008960:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8008964:	4291      	cmp	r1, r2
 8008966:	d10c      	bne.n	8008982 <scalbn+0x5a>
 8008968:	ee10 2a10 	vmov	r2, s0
 800896c:	4620      	mov	r0, r4
 800896e:	4629      	mov	r1, r5
 8008970:	f7f7 fc30 	bl	80001d4 <__adddf3>
 8008974:	4604      	mov	r4, r0
 8008976:	460d      	mov	r5, r1
 8008978:	e022      	b.n	80089c0 <scalbn+0x98>
 800897a:	460b      	mov	r3, r1
 800897c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008980:	3936      	subs	r1, #54	; 0x36
 8008982:	f24c 3250 	movw	r2, #50000	; 0xc350
 8008986:	4296      	cmp	r6, r2
 8008988:	dd0d      	ble.n	80089a6 <scalbn+0x7e>
 800898a:	2d00      	cmp	r5, #0
 800898c:	a11c      	add	r1, pc, #112	; (adr r1, 8008a00 <scalbn+0xd8>)
 800898e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008992:	da02      	bge.n	800899a <scalbn+0x72>
 8008994:	a11c      	add	r1, pc, #112	; (adr r1, 8008a08 <scalbn+0xe0>)
 8008996:	e9d1 0100 	ldrd	r0, r1, [r1]
 800899a:	a319      	add	r3, pc, #100	; (adr r3, 8008a00 <scalbn+0xd8>)
 800899c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a0:	f7f7 fdce 	bl	8000540 <__aeabi_dmul>
 80089a4:	e7e6      	b.n	8008974 <scalbn+0x4c>
 80089a6:	1872      	adds	r2, r6, r1
 80089a8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80089ac:	428a      	cmp	r2, r1
 80089ae:	dcec      	bgt.n	800898a <scalbn+0x62>
 80089b0:	2a00      	cmp	r2, #0
 80089b2:	dd08      	ble.n	80089c6 <scalbn+0x9e>
 80089b4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80089b8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80089bc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80089c0:	ec45 4b10 	vmov	d0, r4, r5
 80089c4:	bd70      	pop	{r4, r5, r6, pc}
 80089c6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80089ca:	da08      	bge.n	80089de <scalbn+0xb6>
 80089cc:	2d00      	cmp	r5, #0
 80089ce:	a10a      	add	r1, pc, #40	; (adr r1, 80089f8 <scalbn+0xd0>)
 80089d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089d4:	dac0      	bge.n	8008958 <scalbn+0x30>
 80089d6:	a10e      	add	r1, pc, #56	; (adr r1, 8008a10 <scalbn+0xe8>)
 80089d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089dc:	e7bc      	b.n	8008958 <scalbn+0x30>
 80089de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80089e2:	3236      	adds	r2, #54	; 0x36
 80089e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80089e8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80089ec:	4620      	mov	r0, r4
 80089ee:	4b0c      	ldr	r3, [pc, #48]	; (8008a20 <scalbn+0xf8>)
 80089f0:	2200      	movs	r2, #0
 80089f2:	e7d5      	b.n	80089a0 <scalbn+0x78>
 80089f4:	f3af 8000 	nop.w
 80089f8:	c2f8f359 	.word	0xc2f8f359
 80089fc:	01a56e1f 	.word	0x01a56e1f
 8008a00:	8800759c 	.word	0x8800759c
 8008a04:	7e37e43c 	.word	0x7e37e43c
 8008a08:	8800759c 	.word	0x8800759c
 8008a0c:	fe37e43c 	.word	0xfe37e43c
 8008a10:	c2f8f359 	.word	0xc2f8f359
 8008a14:	81a56e1f 	.word	0x81a56e1f
 8008a18:	43500000 	.word	0x43500000
 8008a1c:	ffff3cb0 	.word	0xffff3cb0
 8008a20:	3c900000 	.word	0x3c900000
 8008a24:	00000000 	.word	0x00000000

08008a28 <floor>:
 8008a28:	ec51 0b10 	vmov	r0, r1, d0
 8008a2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a34:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8008a38:	2e13      	cmp	r6, #19
 8008a3a:	ee10 5a10 	vmov	r5, s0
 8008a3e:	ee10 8a10 	vmov	r8, s0
 8008a42:	460c      	mov	r4, r1
 8008a44:	dc31      	bgt.n	8008aaa <floor+0x82>
 8008a46:	2e00      	cmp	r6, #0
 8008a48:	da14      	bge.n	8008a74 <floor+0x4c>
 8008a4a:	a333      	add	r3, pc, #204	; (adr r3, 8008b18 <floor+0xf0>)
 8008a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a50:	f7f7 fbc0 	bl	80001d4 <__adddf3>
 8008a54:	2200      	movs	r2, #0
 8008a56:	2300      	movs	r3, #0
 8008a58:	f7f8 f802 	bl	8000a60 <__aeabi_dcmpgt>
 8008a5c:	b138      	cbz	r0, 8008a6e <floor+0x46>
 8008a5e:	2c00      	cmp	r4, #0
 8008a60:	da53      	bge.n	8008b0a <floor+0xe2>
 8008a62:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8008a66:	4325      	orrs	r5, r4
 8008a68:	d052      	beq.n	8008b10 <floor+0xe8>
 8008a6a:	4c2d      	ldr	r4, [pc, #180]	; (8008b20 <floor+0xf8>)
 8008a6c:	2500      	movs	r5, #0
 8008a6e:	4621      	mov	r1, r4
 8008a70:	4628      	mov	r0, r5
 8008a72:	e024      	b.n	8008abe <floor+0x96>
 8008a74:	4f2b      	ldr	r7, [pc, #172]	; (8008b24 <floor+0xfc>)
 8008a76:	4137      	asrs	r7, r6
 8008a78:	ea01 0307 	and.w	r3, r1, r7
 8008a7c:	4303      	orrs	r3, r0
 8008a7e:	d01e      	beq.n	8008abe <floor+0x96>
 8008a80:	a325      	add	r3, pc, #148	; (adr r3, 8008b18 <floor+0xf0>)
 8008a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a86:	f7f7 fba5 	bl	80001d4 <__adddf3>
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	f7f7 ffe7 	bl	8000a60 <__aeabi_dcmpgt>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d0eb      	beq.n	8008a6e <floor+0x46>
 8008a96:	2c00      	cmp	r4, #0
 8008a98:	bfbe      	ittt	lt
 8008a9a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008a9e:	4133      	asrlt	r3, r6
 8008aa0:	18e4      	addlt	r4, r4, r3
 8008aa2:	ea24 0407 	bic.w	r4, r4, r7
 8008aa6:	2500      	movs	r5, #0
 8008aa8:	e7e1      	b.n	8008a6e <floor+0x46>
 8008aaa:	2e33      	cmp	r6, #51	; 0x33
 8008aac:	dd0b      	ble.n	8008ac6 <floor+0x9e>
 8008aae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008ab2:	d104      	bne.n	8008abe <floor+0x96>
 8008ab4:	ee10 2a10 	vmov	r2, s0
 8008ab8:	460b      	mov	r3, r1
 8008aba:	f7f7 fb8b 	bl	80001d4 <__adddf3>
 8008abe:	ec41 0b10 	vmov	d0, r0, r1
 8008ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ac6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8008aca:	f04f 37ff 	mov.w	r7, #4294967295
 8008ace:	40df      	lsrs	r7, r3
 8008ad0:	4238      	tst	r0, r7
 8008ad2:	d0f4      	beq.n	8008abe <floor+0x96>
 8008ad4:	a310      	add	r3, pc, #64	; (adr r3, 8008b18 <floor+0xf0>)
 8008ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ada:	f7f7 fb7b 	bl	80001d4 <__adddf3>
 8008ade:	2200      	movs	r2, #0
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	f7f7 ffbd 	bl	8000a60 <__aeabi_dcmpgt>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d0c1      	beq.n	8008a6e <floor+0x46>
 8008aea:	2c00      	cmp	r4, #0
 8008aec:	da0a      	bge.n	8008b04 <floor+0xdc>
 8008aee:	2e14      	cmp	r6, #20
 8008af0:	d101      	bne.n	8008af6 <floor+0xce>
 8008af2:	3401      	adds	r4, #1
 8008af4:	e006      	b.n	8008b04 <floor+0xdc>
 8008af6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008afa:	2301      	movs	r3, #1
 8008afc:	40b3      	lsls	r3, r6
 8008afe:	441d      	add	r5, r3
 8008b00:	45a8      	cmp	r8, r5
 8008b02:	d8f6      	bhi.n	8008af2 <floor+0xca>
 8008b04:	ea25 0507 	bic.w	r5, r5, r7
 8008b08:	e7b1      	b.n	8008a6e <floor+0x46>
 8008b0a:	2500      	movs	r5, #0
 8008b0c:	462c      	mov	r4, r5
 8008b0e:	e7ae      	b.n	8008a6e <floor+0x46>
 8008b10:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008b14:	e7ab      	b.n	8008a6e <floor+0x46>
 8008b16:	bf00      	nop
 8008b18:	8800759c 	.word	0x8800759c
 8008b1c:	7e37e43c 	.word	0x7e37e43c
 8008b20:	bff00000 	.word	0xbff00000
 8008b24:	000fffff 	.word	0x000fffff

08008b28 <_init>:
 8008b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b2a:	bf00      	nop
 8008b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2e:	bc08      	pop	{r3}
 8008b30:	469e      	mov	lr, r3
 8008b32:	4770      	bx	lr

08008b34 <_fini>:
 8008b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b36:	bf00      	nop
 8008b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b3a:	bc08      	pop	{r3}
 8008b3c:	469e      	mov	lr, r3
 8008b3e:	4770      	bx	lr
