/*
 * Copyright 2023 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_IMX93_CCM_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_IMX93_CCM_H_

#define IMX93_CCM_TYPE_MASK 0xfff00000

#define IMX93_CCM_TYPE_IP 0x00000000
#define IMX93_CCM_TYPE_ROOT 0x00100000
#define IMX93_CCM_TYPE_FIXED 0x01000000
#define IMX93_CCM_TYPE_PLL 0x01100000

#define IMX93_CCM_CLOCK(x, type)\
	(((x) & ~IMX93_CCM_TYPE_MASK) | IMX93_CCM_TYPE_##type)

/* clock sources */
#define IMX93_CCM_OSC_24M IMX93_CCM_CLOCK(0, FIXED)
#define IMX93_CCM_SYS_PLL1_PFD0_DIV2 IMX93_CCM_CLOCK(0, PLL)
#define IMX93_CCM_SYS_PLL1_PFD1_DIV2 IMX93_CCM_CLOCK(1, PLL)
#define IMX93_CCM_AUDIO_PLL IMX93_CCM_CLOCK(2, PLL)

/* clock roots */
#define IMX93_CCM_LPUART1_ROOT IMX93_CCM_CLOCK(0, ROOT)
#define IMX93_CCM_LPUART2_ROOT IMX93_CCM_CLOCK(1, ROOT)
#define IMX93_CCM_SAI3_ROOT IMX93_CCM_CLOCK(2, ROOT)

/* IP clocks */
#define IMX93_CCM_LPUART1 IMX93_CCM_CLOCK(0, IP)
#define IMX93_CCM_LPUART2 IMX93_CCM_CLOCK(1, IP)
#define IMX93_CCM_EDMA2 IMX93_CCM_CLOCK(2, IP)
#define IMX93_CCM_SAI3 IMX93_CCM_CLOCK(3, IP)

#define IMX93_CCM_DUMMY_CLOCK 0xdeadbeef

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_IMX93_CCM_H_ */
