mmVCE_UENC_REG_CLOCK_GATING	,	V_20
mmVCE_SOFT_RESET	,	V_30
ring	,	V_2
AMD_PG_SUPPORT_VCE	,	V_126
VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK	,	V_23
"VCE not responding, giving up!!!\n"	,	L_2
upper_32_bits	,	F_13
vce_v3_0_override_vce_clock_gating	,	F_6
VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK	,	V_22
"IH: VCE\n"	,	L_6
mmSRBM_STATUS2	,	V_102
tmp	,	V_12
enable	,	V_119
vce_v3_0_early_init	,	F_20
state	,	V_110
wptr	,	V_10
gated	,	V_16
val	,	V_111
VCE_HARVEST_FUSE_MACRO__MASK	,	V_61
mmVCE_RB_WPTR	,	V_8
src_data	,	V_117
vce_v3_0_hw_init	,	F_31
WREG32_SMC	,	F_45
vce_v3_0_set_clockgating_state	,	F_46
mmVCE_RB_ARB_CTRL	,	V_14
asic_type	,	V_48
mmVCE_VCPU_CACHE_OFFSET2	,	V_94
handle	,	V_67
AMDGPU_IRQ_STATE_ENABLE	,	V_112
mmVCE_VCPU_CACHE_OFFSET1	,	V_92
pg_flags	,	V_125
mmVCE_VCPU_CACHE_OFFSET0	,	V_90
SRBM_SOFT_RESET__SOFT_RESET_VCE0_MASK	,	V_104
VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT_MASK	,	V_116
mmVCE_RB_SIZE	,	V_38
AMD_IS_APU	,	V_59
mmVCE_LMI_VCPU_CACHE_40BIT_BAR0	,	V_85
amdgpu_irq_add_id	,	F_24
size	,	V_78
"vce1"	,	L_4
AMD_CG_STATE_GATE	,	V_123
adev	,	V_4
VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK	,	V_98
vce_v3_0_get_harvest_config	,	F_18
amdgpu_vce_suspend	,	F_29
vce_v3_0_ring_funcs	,	V_129
CHIP_STONEY	,	V_49
mmVCE_LMI_VCPU_CACHE_40BIT_BAR1	,	V_86
mmVCE_LMI_VCPU_CACHE_40BIT_BAR2	,	V_87
status	,	V_27
DRM_INFO	,	F_33
usec_timeout	,	V_103
ring_size	,	V_39
flags	,	V_58
amdgpu_ring_init	,	F_27
vce_v3_0_set_ring_funcs	,	F_21
cg_flags	,	V_52
vce_v3_0_stop	,	F_17
RREG32	,	F_2
mutex_unlock	,	F_16
amdgpu_ring_test_ring	,	F_32
amdgpu_interrupt_state	,	V_109
amdgpu_iv_entry	,	V_113
mmVCE_UENC_CLOCK_GATING	,	V_18
CC_HARVEST_FUSES__VCE_DISABLE_MASK	,	V_64
VCE_V3_0_STACK_SIZE	,	V_71
vce	,	V_5
amd_clockgating_state	,	V_122
RREG32_SMC	,	F_19
override	,	V_11
SRBM_SOFT_RESET__SOFT_RESET_VCE1_MASK	,	V_105
mmVCE_RB_RPTR2	,	V_7
amd_powergating_state	,	V_124
mmVCE_STATUS	,	V_28
VCE_STATUS__JOB_BUSY_MASK	,	V_47
"Unhandled interrupt: %d %d\n"	,	L_7
uint32_t	,	T_1
i	,	V_25
irq	,	V_69
j	,	V_26
ENOENT	,	V_68
harvest_config	,	V_44
mmVCE_RB_BASE_LO	,	V_35
mmVCE_VCPU_CNTL	,	V_50
ixCC_HARVEST_FUSES	,	V_63
r	,	V_34
vce_v3_0_wait_for_idle	,	F_35
VCE_RB_ARB_CTRL__VCE_CGTT_OVERRIDE_MASK	,	V_15
mmVCE_RB_SIZE2	,	V_42
vce_v3_0_hw_fini	,	F_34
vce_v3_0_sw_init	,	F_23
mmVCE_LMI_VCPU_CACHE_40BIT_BAR	,	V_88
mutex_lock	,	F_14
VCE_VCPU_CNTL__CLK_EN_MASK	,	V_51
AMDGPU_VCE_FIRMWARE_OFFSET	,	V_89
AMD_PG_STATE_GATE	,	V_127
"VCE not responding, trying to reset the ECPU!!!\n"	,	L_1
vce_v3_0_irq_funcs	,	V_131
vce_v3_0_soft_reset	,	F_39
mmVCE_LMI_SWAP_CNTL	,	V_82
VCE_V3_0_DATA_SIZE	,	V_72
mmVCE_RB_RPTR	,	V_6
vce_v3_0_ring_get_wptr	,	F_3
data	,	V_13
mmVCE_VCPU_CACHE_SIZE0	,	V_91
mmVCE_VCPU_CACHE_SIZE1	,	V_93
mdelay	,	F_9
mmVCE_VCPU_CACHE_SIZE2	,	V_95
amdgpu_ring	,	V_1
mmVCE_RB_BASE_LO2	,	V_40
grbm_idx_mutex	,	V_43
mmVCE_RB_WPTR2	,	V_9
VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK	,	V_31
SRBM_STATUS2__VCE0_BUSY_MASK	,	V_100
source	,	V_108
vce_v3_0_process_interrupt	,	F_41
num_types	,	V_130
mmVCE_LMI_SWAP_CNTL1	,	V_83
u32	,	T_2
CHIP_FIJI	,	V_54
vce_v3_0_suspend	,	F_36
vce_v3_0_set_interrupt_state	,	F_40
AMD_CG_SUPPORT_VCE_MGCG	,	V_53
vce_v3_0_is_idle	,	F_38
vce_v3_0_start	,	F_12
CHIP_POLARIS10	,	V_55
amdgpu_vce_sw_init	,	F_25
offset	,	V_77
CHIP_POLARIS11	,	V_56
VCE_V3_0_FW_SIZE	,	V_70
mmVCE_SYS_INT_STATUS	,	V_115
WREG32_P	,	F_11
"VCE initialized successfully.\n"	,	L_5
vce_v3_0_ring_get_rptr	,	F_1
amdgpu_vce_resume	,	F_26
ETIMEDOUT	,	V_32
entry	,	V_114
mmGRBM_GFX_INDEX	,	V_45
DRM_ERROR	,	F_10
GRBM_GFX_INDEX__VCE_INSTANCE_MASK	,	V_46
mmVCE_LMI_CACHE_CTRL	,	V_81
name	,	V_73
AMDGPU_RING_TYPE_VCE	,	V_75
idx	,	V_33
AMDGPU_VCE_HARVEST_VCE0	,	V_66
AMDGPU_VCE_HARVEST_VCE1	,	V_57
mmVCE_LMI_CTRL2	,	V_96
WREG32	,	F_5
gpu_addr	,	V_36
GCK_DFS_BYPASS_CNTL__BYPASSECLK_MASK	,	V_121
ixVCE_HARVEST_FUSE_MACRO__ADDRESS	,	V_60
mmVCE_RB_BASE_HI2	,	V_41
VCE_CMD_NO_OP	,	V_74
amdgpu_irq_src	,	V_107
vce_v3_set_bypass_mode	,	F_44
vce_v3_0_set_powergating_state	,	F_47
mmSRBM_SOFT_RESET	,	V_106
vce_v3_0_firmware_loaded	,	F_8
VCE_STATUS_VCPU_REPORT_FW_LOADED_MASK	,	V_29
CC_HARVEST_FUSES__VCE_DISABLE__SHIFT	,	V_65
ready	,	V_76
mmVCE_SYS_INT_EN	,	V_97
SRBM_STATUS2__VCE1_BUSY_MASK	,	V_101
"vce0"	,	L_3
vce_v3_0_sw_fini	,	F_28
vce_v3_0_resume	,	F_37
mmVCE_CLOCK_GATING_A	,	V_79
mmVCE_CLOCK_GATING_B	,	V_17
mmVCE_LMI_CTRL	,	V_80
mask	,	V_99
mmVCE_RB_BASE_HI	,	V_37
amdgpu_device	,	V_3
mmVCE_LMI_VM_CTRL	,	V_84
mmVCE_UENC_CLOCK_GATING_2	,	V_19
src_id	,	V_118
mmVCE_UENC_DMA_DCLK_CTRL	,	V_21
VCE_HARVEST_FUSE_MACRO__SHIFT	,	V_62
VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK	,	V_24
vce_v3_0_ring_set_wptr	,	F_4
vce_v3_0_mc_resume	,	F_15
vce_v3_0_set_vce_sw_clock_gating	,	F_7
vce_v3_0_set_irq_funcs	,	F_22
DRM_DEBUG	,	F_42
funcs	,	V_128
amdgpu_vce_sw_fini	,	F_30
ixGCK_DFS_BYPASS_CNTL	,	V_120
amdgpu_fence_process	,	F_43
