ARM GAS  /tmp/cc3GQlxl.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f2xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB72:
  26              		.file 1 "Core/Src/stm32f2xx_hal_msp.c"
   1:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f2xx_hal_msp.c **** /**
   3:Core/Src/stm32f2xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f2xx_hal_msp.c ****   * @file         stm32f2xx_hal_msp.c
   5:Core/Src/stm32f2xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f2xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f2xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f2xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f2xx_hal_msp.c ****   *
  10:Core/Src/stm32f2xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f2xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f2xx_hal_msp.c ****   *
  13:Core/Src/stm32f2xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f2xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f2xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f2xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f2xx_hal_msp.c ****   *
  18:Core/Src/stm32f2xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f2xx_hal_msp.c ****   */
  20:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f2xx_hal_msp.c **** 
  22:Core/Src/stm32f2xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f2xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f2xx_hal_msp.c **** 
  26:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f2xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  28:Core/Src/stm32f2xx_hal_msp.c **** 
  29:Core/Src/stm32f2xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  30:Core/Src/stm32f2xx_hal_msp.c **** 
  31:Core/Src/stm32f2xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/cc3GQlxl.s 			page 2


  33:Core/Src/stm32f2xx_hal_msp.c **** 
  34:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f2xx_hal_msp.c **** 
  36:Core/Src/stm32f2xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f2xx_hal_msp.c **** 
  39:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f2xx_hal_msp.c **** 
  41:Core/Src/stm32f2xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f2xx_hal_msp.c **** 
  44:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f2xx_hal_msp.c **** 
  46:Core/Src/stm32f2xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f2xx_hal_msp.c **** 
  49:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f2xx_hal_msp.c **** 
  51:Core/Src/stm32f2xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f2xx_hal_msp.c **** 
  54:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f2xx_hal_msp.c **** 
  56:Core/Src/stm32f2xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f2xx_hal_msp.c **** 
  59:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f2xx_hal_msp.c **** 
  61:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f2xx_hal_msp.c **** 
  63:Core/Src/stm32f2xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f2xx_hal_msp.c **** 
  65:Core/Src/stm32f2xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  66:Core/Src/stm32f2xx_hal_msp.c ****                     /**
  67:Core/Src/stm32f2xx_hal_msp.c ****   * Initializes the Global MSP.
  68:Core/Src/stm32f2xx_hal_msp.c ****   */
  69:Core/Src/stm32f2xx_hal_msp.c **** void HAL_MspInit(void)
  70:Core/Src/stm32f2xx_hal_msp.c **** {
  27              		.loc 1 70 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  71:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  72:Core/Src/stm32f2xx_hal_msp.c **** 
  73:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  74:Core/Src/stm32f2xx_hal_msp.c **** 
  75:Core/Src/stm32f2xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 75 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 75 3 view .LVU2
  38 0002 0021     		movs	r1, #0
  39 0004 0091     		str	r1, [sp]
  40              		.loc 1 75 3 view .LVU3
ARM GAS  /tmp/cc3GQlxl.s 			page 3


  41 0006 0B4B     		ldr	r3, .L3
  42 0008 5A6C     		ldr	r2, [r3, #68]
  43 000a 42F48042 		orr	r2, r2, #16384
  44 000e 5A64     		str	r2, [r3, #68]
  45              		.loc 1 75 3 view .LVU4
  46 0010 5A6C     		ldr	r2, [r3, #68]
  47 0012 02F48042 		and	r2, r2, #16384
  48 0016 0092     		str	r2, [sp]
  49              		.loc 1 75 3 view .LVU5
  50 0018 009A     		ldr	r2, [sp]
  51              	.LBE2:
  76:Core/Src/stm32f2xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 76 3 view .LVU6
  53              	.LBB3:
  54              		.loc 1 76 3 view .LVU7
  55 001a 0191     		str	r1, [sp, #4]
  56              		.loc 1 76 3 view .LVU8
  57 001c 1A6C     		ldr	r2, [r3, #64]
  58 001e 42F08052 		orr	r2, r2, #268435456
  59 0022 1A64     		str	r2, [r3, #64]
  60              		.loc 1 76 3 view .LVU9
  61 0024 1B6C     		ldr	r3, [r3, #64]
  62 0026 03F08053 		and	r3, r3, #268435456
  63 002a 0193     		str	r3, [sp, #4]
  64              		.loc 1 76 3 view .LVU10
  65 002c 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  77:Core/Src/stm32f2xx_hal_msp.c **** 
  78:Core/Src/stm32f2xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32f2xx_hal_msp.c **** 
  80:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f2xx_hal_msp.c **** 
  82:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f2xx_hal_msp.c **** }
  67              		.loc 1 83 1 is_stmt 0 view .LVU11
  68 002e 02B0     		add	sp, sp, #8
  69              	.LCFI1:
  70              		.cfi_def_cfa_offset 0
  71              		@ sp needed
  72 0030 7047     		bx	lr
  73              	.L4:
  74 0032 00BF     		.align	2
  75              	.L3:
  76 0034 00380240 		.word	1073887232
  77              		.cfi_endproc
  78              	.LFE72:
  80              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Base_MspInit
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_TIM_Base_MspInit:
  89              	.LVL0:
  90              	.LFB73:
  84:Core/Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/cc3GQlxl.s 			page 4


  85:Core/Src/stm32f2xx_hal_msp.c **** /**
  86:Core/Src/stm32f2xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  87:Core/Src/stm32f2xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f2xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  89:Core/Src/stm32f2xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f2xx_hal_msp.c **** */
  91:Core/Src/stm32f2xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  92:Core/Src/stm32f2xx_hal_msp.c **** {
  91              		.loc 1 92 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 8
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  93:Core/Src/stm32f2xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
  96              		.loc 1 93 3 view .LVU13
  97              		.loc 1 93 15 is_stmt 0 view .LVU14
  98 0000 0268     		ldr	r2, [r0]
  99              		.loc 1 93 5 view .LVU15
 100 0002 094B     		ldr	r3, .L12
 101 0004 9A42     		cmp	r2, r3
 102 0006 00D0     		beq	.L11
 103 0008 7047     		bx	lr
 104              	.L11:
  92:Core/Src/stm32f2xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 105              		.loc 1 92 1 view .LVU16
 106 000a 82B0     		sub	sp, sp, #8
 107              	.LCFI2:
 108              		.cfi_def_cfa_offset 8
  94:Core/Src/stm32f2xx_hal_msp.c ****   {
  95:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  96:Core/Src/stm32f2xx_hal_msp.c **** 
  97:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  98:Core/Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 109              		.loc 1 99 5 is_stmt 1 view .LVU17
 110              	.LBB4:
 111              		.loc 1 99 5 view .LVU18
 112 000c 0023     		movs	r3, #0
 113 000e 0193     		str	r3, [sp, #4]
 114              		.loc 1 99 5 view .LVU19
 115 0010 064B     		ldr	r3, .L12+4
 116 0012 1A6C     		ldr	r2, [r3, #64]
 117 0014 42F00202 		orr	r2, r2, #2
 118 0018 1A64     		str	r2, [r3, #64]
 119              		.loc 1 99 5 view .LVU20
 120 001a 1B6C     		ldr	r3, [r3, #64]
 121 001c 03F00203 		and	r3, r3, #2
 122 0020 0193     		str	r3, [sp, #4]
 123              		.loc 1 99 5 view .LVU21
 124 0022 019B     		ldr	r3, [sp, #4]
 125              	.LBE4:
 100:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 101:Core/Src/stm32f2xx_hal_msp.c **** 
 102:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 103:Core/Src/stm32f2xx_hal_msp.c ****   }
 104:Core/Src/stm32f2xx_hal_msp.c **** 
 105:Core/Src/stm32f2xx_hal_msp.c **** }
ARM GAS  /tmp/cc3GQlxl.s 			page 5


 126              		.loc 1 105 1 is_stmt 0 view .LVU22
 127 0024 02B0     		add	sp, sp, #8
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 0
 130              		@ sp needed
 131 0026 7047     		bx	lr
 132              	.L13:
 133              		.align	2
 134              	.L12:
 135 0028 00040040 		.word	1073742848
 136 002c 00380240 		.word	1073887232
 137              		.cfi_endproc
 138              	.LFE73:
 140              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 141              		.align	1
 142              		.global	HAL_TIM_MspPostInit
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	HAL_TIM_MspPostInit:
 149              	.LVL1:
 150              	.LFB74:
 106:Core/Src/stm32f2xx_hal_msp.c **** 
 107:Core/Src/stm32f2xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 108:Core/Src/stm32f2xx_hal_msp.c **** {
 151              		.loc 1 108 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 24
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 108 1 is_stmt 0 view .LVU24
 156 0000 00B5     		push	{lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 87B0     		sub	sp, sp, #28
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 32
 109:Core/Src/stm32f2xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 163              		.loc 1 109 3 is_stmt 1 view .LVU25
 164              		.loc 1 109 20 is_stmt 0 view .LVU26
 165 0004 0023     		movs	r3, #0
 166 0006 0193     		str	r3, [sp, #4]
 167 0008 0293     		str	r3, [sp, #8]
 168 000a 0393     		str	r3, [sp, #12]
 169 000c 0493     		str	r3, [sp, #16]
 170 000e 0593     		str	r3, [sp, #20]
 110:Core/Src/stm32f2xx_hal_msp.c ****   if(htim->Instance==TIM3)
 171              		.loc 1 110 3 is_stmt 1 view .LVU27
 172              		.loc 1 110 10 is_stmt 0 view .LVU28
 173 0010 0268     		ldr	r2, [r0]
 174              		.loc 1 110 5 view .LVU29
 175 0012 0E4B     		ldr	r3, .L18
 176 0014 9A42     		cmp	r2, r3
 177 0016 02D0     		beq	.L17
 178              	.LVL2:
 179              	.L14:
ARM GAS  /tmp/cc3GQlxl.s 			page 6


 111:Core/Src/stm32f2xx_hal_msp.c ****   {
 112:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 113:Core/Src/stm32f2xx_hal_msp.c **** 
 114:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 115:Core/Src/stm32f2xx_hal_msp.c **** 
 116:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 117:Core/Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 118:Core/Src/stm32f2xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 119:Core/Src/stm32f2xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 120:Core/Src/stm32f2xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 121:Core/Src/stm32f2xx_hal_msp.c ****     */
 122:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pin = LEDB_Pin|LEDG_Pin|LEDR_Pin;
 123:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 126:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 127:Core/Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 128:Core/Src/stm32f2xx_hal_msp.c **** 
 129:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 130:Core/Src/stm32f2xx_hal_msp.c **** 
 131:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 132:Core/Src/stm32f2xx_hal_msp.c ****   }
 133:Core/Src/stm32f2xx_hal_msp.c **** 
 134:Core/Src/stm32f2xx_hal_msp.c **** }
 180              		.loc 1 134 1 view .LVU30
 181 0018 07B0     		add	sp, sp, #28
 182              	.LCFI6:
 183              		.cfi_remember_state
 184              		.cfi_def_cfa_offset 4
 185              		@ sp needed
 186 001a 5DF804FB 		ldr	pc, [sp], #4
 187              	.LVL3:
 188              	.L17:
 189              	.LCFI7:
 190              		.cfi_restore_state
 116:Core/Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 191              		.loc 1 116 5 is_stmt 1 view .LVU31
 192              	.LBB5:
 116:Core/Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 193              		.loc 1 116 5 view .LVU32
 194 001e 0023     		movs	r3, #0
 195 0020 0093     		str	r3, [sp]
 116:Core/Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 196              		.loc 1 116 5 view .LVU33
 197 0022 0B4B     		ldr	r3, .L18+4
 198 0024 1A6B     		ldr	r2, [r3, #48]
 199 0026 42F00202 		orr	r2, r2, #2
 200 002a 1A63     		str	r2, [r3, #48]
 116:Core/Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 201              		.loc 1 116 5 view .LVU34
 202 002c 1B6B     		ldr	r3, [r3, #48]
 203 002e 03F00203 		and	r3, r3, #2
 204 0032 0093     		str	r3, [sp]
 116:Core/Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 205              		.loc 1 116 5 view .LVU35
 206 0034 009B     		ldr	r3, [sp]
 207              	.LBE5:
ARM GAS  /tmp/cc3GQlxl.s 			page 7


 122:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 122 5 view .LVU36
 122:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 122 25 is_stmt 0 view .LVU37
 210 0036 3223     		movs	r3, #50
 211 0038 0193     		str	r3, [sp, #4]
 123:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 123 5 is_stmt 1 view .LVU38
 123:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 123 26 is_stmt 0 view .LVU39
 214 003a 0223     		movs	r3, #2
 215 003c 0293     		str	r3, [sp, #8]
 124:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216              		.loc 1 124 5 is_stmt 1 view .LVU40
 125:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 217              		.loc 1 125 5 view .LVU41
 126:Core/Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 218              		.loc 1 126 5 view .LVU42
 126:Core/Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 219              		.loc 1 126 31 is_stmt 0 view .LVU43
 220 003e 0593     		str	r3, [sp, #20]
 127:Core/Src/stm32f2xx_hal_msp.c **** 
 221              		.loc 1 127 5 is_stmt 1 view .LVU44
 222 0040 01A9     		add	r1, sp, #4
 223 0042 0448     		ldr	r0, .L18+8
 224              	.LVL4:
 127:Core/Src/stm32f2xx_hal_msp.c **** 
 225              		.loc 1 127 5 is_stmt 0 view .LVU45
 226 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 227              	.LVL5:
 228              		.loc 1 134 1 view .LVU46
 229 0048 E6E7     		b	.L14
 230              	.L19:
 231 004a 00BF     		.align	2
 232              	.L18:
 233 004c 00040040 		.word	1073742848
 234 0050 00380240 		.word	1073887232
 235 0054 00040240 		.word	1073873920
 236              		.cfi_endproc
 237              	.LFE74:
 239              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_TIM_Base_MspDeInit
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu softvfp
 247              	HAL_TIM_Base_MspDeInit:
 248              	.LVL6:
 249              	.LFB75:
 135:Core/Src/stm32f2xx_hal_msp.c **** /**
 136:Core/Src/stm32f2xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 137:Core/Src/stm32f2xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 138:Core/Src/stm32f2xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 139:Core/Src/stm32f2xx_hal_msp.c **** * @retval None
 140:Core/Src/stm32f2xx_hal_msp.c **** */
 141:Core/Src/stm32f2xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
ARM GAS  /tmp/cc3GQlxl.s 			page 8


 142:Core/Src/stm32f2xx_hal_msp.c **** {
 250              		.loc 1 142 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 143:Core/Src/stm32f2xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 255              		.loc 1 143 3 view .LVU48
 256              		.loc 1 143 15 is_stmt 0 view .LVU49
 257 0000 0268     		ldr	r2, [r0]
 258              		.loc 1 143 5 view .LVU50
 259 0002 054B     		ldr	r3, .L23
 260 0004 9A42     		cmp	r2, r3
 261 0006 00D0     		beq	.L22
 262              	.L20:
 144:Core/Src/stm32f2xx_hal_msp.c ****   {
 145:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 146:Core/Src/stm32f2xx_hal_msp.c **** 
 147:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 148:Core/Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock disable */
 149:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 150:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 151:Core/Src/stm32f2xx_hal_msp.c **** 
 152:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 153:Core/Src/stm32f2xx_hal_msp.c ****   }
 154:Core/Src/stm32f2xx_hal_msp.c **** 
 155:Core/Src/stm32f2xx_hal_msp.c **** }
 263              		.loc 1 155 1 view .LVU51
 264 0008 7047     		bx	lr
 265              	.L22:
 149:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 266              		.loc 1 149 5 is_stmt 1 view .LVU52
 267 000a 044A     		ldr	r2, .L23+4
 268 000c 136C     		ldr	r3, [r2, #64]
 269 000e 23F00203 		bic	r3, r3, #2
 270 0012 1364     		str	r3, [r2, #64]
 271              		.loc 1 155 1 is_stmt 0 view .LVU53
 272 0014 F8E7     		b	.L20
 273              	.L24:
 274 0016 00BF     		.align	2
 275              	.L23:
 276 0018 00040040 		.word	1073742848
 277 001c 00380240 		.word	1073887232
 278              		.cfi_endproc
 279              	.LFE75:
 281              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 282              		.align	1
 283              		.global	HAL_UART_MspInit
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu softvfp
 289              	HAL_UART_MspInit:
 290              	.LVL7:
 291              	.LFB76:
 156:Core/Src/stm32f2xx_hal_msp.c **** 
 157:Core/Src/stm32f2xx_hal_msp.c **** /**
ARM GAS  /tmp/cc3GQlxl.s 			page 9


 158:Core/Src/stm32f2xx_hal_msp.c **** * @brief UART MSP Initialization
 159:Core/Src/stm32f2xx_hal_msp.c **** * This function configures the hardware resources used in this example
 160:Core/Src/stm32f2xx_hal_msp.c **** * @param huart: UART handle pointer
 161:Core/Src/stm32f2xx_hal_msp.c **** * @retval None
 162:Core/Src/stm32f2xx_hal_msp.c **** */
 163:Core/Src/stm32f2xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 164:Core/Src/stm32f2xx_hal_msp.c **** {
 292              		.loc 1 164 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 32
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		.loc 1 164 1 is_stmt 0 view .LVU55
 297 0000 30B5     		push	{r4, r5, lr}
 298              	.LCFI8:
 299              		.cfi_def_cfa_offset 12
 300              		.cfi_offset 4, -12
 301              		.cfi_offset 5, -8
 302              		.cfi_offset 14, -4
 303 0002 89B0     		sub	sp, sp, #36
 304              	.LCFI9:
 305              		.cfi_def_cfa_offset 48
 165:Core/Src/stm32f2xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 306              		.loc 1 165 3 is_stmt 1 view .LVU56
 307              		.loc 1 165 20 is_stmt 0 view .LVU57
 308 0004 0023     		movs	r3, #0
 309 0006 0393     		str	r3, [sp, #12]
 310 0008 0493     		str	r3, [sp, #16]
 311 000a 0593     		str	r3, [sp, #20]
 312 000c 0693     		str	r3, [sp, #24]
 313 000e 0793     		str	r3, [sp, #28]
 166:Core/Src/stm32f2xx_hal_msp.c ****   if(huart->Instance==USART1)
 314              		.loc 1 166 3 is_stmt 1 view .LVU58
 315              		.loc 1 166 11 is_stmt 0 view .LVU59
 316 0010 0268     		ldr	r2, [r0]
 317              		.loc 1 166 5 view .LVU60
 318 0012 03F18043 		add	r3, r3, #1073741824
 319 0016 03F58833 		add	r3, r3, #69632
 320 001a 9A42     		cmp	r2, r3
 321 001c 01D0     		beq	.L30
 322              	.LVL8:
 323              	.L25:
 167:Core/Src/stm32f2xx_hal_msp.c ****   {
 168:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 169:Core/Src/stm32f2xx_hal_msp.c **** 
 170:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 171:Core/Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock enable */
 172:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 173:Core/Src/stm32f2xx_hal_msp.c **** 
 174:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175:Core/Src/stm32f2xx_hal_msp.c ****     /**USART1 GPIO Configuration
 176:Core/Src/stm32f2xx_hal_msp.c ****     PA9     ------> USART1_TX
 177:Core/Src/stm32f2xx_hal_msp.c ****     PA10     ------> USART1_RX
 178:Core/Src/stm32f2xx_hal_msp.c ****     */
 179:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 180:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/cc3GQlxl.s 			page 10


 183:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 184:Core/Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185:Core/Src/stm32f2xx_hal_msp.c **** 
 186:Core/Src/stm32f2xx_hal_msp.c ****     /* USART1 DMA Init */
 187:Core/Src/stm32f2xx_hal_msp.c ****     /* USART1_RX Init */
 188:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA2_Stream2;
 189:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 190:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 191:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 192:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 193:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 194:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 195:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 196:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 197:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 198:Core/Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 199:Core/Src/stm32f2xx_hal_msp.c ****     {
 200:Core/Src/stm32f2xx_hal_msp.c ****       Error_Handler();
 201:Core/Src/stm32f2xx_hal_msp.c ****     }
 202:Core/Src/stm32f2xx_hal_msp.c **** 
 203:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 204:Core/Src/stm32f2xx_hal_msp.c **** 
 205:Core/Src/stm32f2xx_hal_msp.c ****     /* USART1_TX Init */
 206:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 207:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 208:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 209:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 210:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 211:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 212:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 213:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 214:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 215:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 216:Core/Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 217:Core/Src/stm32f2xx_hal_msp.c ****     {
 218:Core/Src/stm32f2xx_hal_msp.c ****       Error_Handler();
 219:Core/Src/stm32f2xx_hal_msp.c ****     }
 220:Core/Src/stm32f2xx_hal_msp.c **** 
 221:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 222:Core/Src/stm32f2xx_hal_msp.c **** 
 223:Core/Src/stm32f2xx_hal_msp.c ****     /* USART1 interrupt Init */
 224:Core/Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 225:Core/Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 226:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 227:Core/Src/stm32f2xx_hal_msp.c **** 
 228:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 229:Core/Src/stm32f2xx_hal_msp.c ****   }
 230:Core/Src/stm32f2xx_hal_msp.c **** 
 231:Core/Src/stm32f2xx_hal_msp.c **** }
 324              		.loc 1 231 1 view .LVU61
 325 001e 09B0     		add	sp, sp, #36
 326              	.LCFI10:
 327              		.cfi_remember_state
 328              		.cfi_def_cfa_offset 12
 329              		@ sp needed
 330 0020 30BD     		pop	{r4, r5, pc}
 331              	.LVL9:
ARM GAS  /tmp/cc3GQlxl.s 			page 11


 332              	.L30:
 333              	.LCFI11:
 334              		.cfi_restore_state
 335              		.loc 1 231 1 view .LVU62
 336 0022 0446     		mov	r4, r0
 172:Core/Src/stm32f2xx_hal_msp.c **** 
 337              		.loc 1 172 5 is_stmt 1 view .LVU63
 338              	.LBB6:
 172:Core/Src/stm32f2xx_hal_msp.c **** 
 339              		.loc 1 172 5 view .LVU64
 340 0024 0025     		movs	r5, #0
 341 0026 0195     		str	r5, [sp, #4]
 172:Core/Src/stm32f2xx_hal_msp.c **** 
 342              		.loc 1 172 5 view .LVU65
 343 0028 03F59433 		add	r3, r3, #75776
 344 002c 5A6C     		ldr	r2, [r3, #68]
 345 002e 42F01002 		orr	r2, r2, #16
 346 0032 5A64     		str	r2, [r3, #68]
 172:Core/Src/stm32f2xx_hal_msp.c **** 
 347              		.loc 1 172 5 view .LVU66
 348 0034 5A6C     		ldr	r2, [r3, #68]
 349 0036 02F01002 		and	r2, r2, #16
 350 003a 0192     		str	r2, [sp, #4]
 172:Core/Src/stm32f2xx_hal_msp.c **** 
 351              		.loc 1 172 5 view .LVU67
 352 003c 019A     		ldr	r2, [sp, #4]
 353              	.LBE6:
 174:Core/Src/stm32f2xx_hal_msp.c ****     /**USART1 GPIO Configuration
 354              		.loc 1 174 5 view .LVU68
 355              	.LBB7:
 174:Core/Src/stm32f2xx_hal_msp.c ****     /**USART1 GPIO Configuration
 356              		.loc 1 174 5 view .LVU69
 357 003e 0295     		str	r5, [sp, #8]
 174:Core/Src/stm32f2xx_hal_msp.c ****     /**USART1 GPIO Configuration
 358              		.loc 1 174 5 view .LVU70
 359 0040 1A6B     		ldr	r2, [r3, #48]
 360 0042 42F00102 		orr	r2, r2, #1
 361 0046 1A63     		str	r2, [r3, #48]
 174:Core/Src/stm32f2xx_hal_msp.c ****     /**USART1 GPIO Configuration
 362              		.loc 1 174 5 view .LVU71
 363 0048 1B6B     		ldr	r3, [r3, #48]
 364 004a 03F00103 		and	r3, r3, #1
 365 004e 0293     		str	r3, [sp, #8]
 174:Core/Src/stm32f2xx_hal_msp.c ****     /**USART1 GPIO Configuration
 366              		.loc 1 174 5 view .LVU72
 367 0050 029B     		ldr	r3, [sp, #8]
 368              	.LBE7:
 179:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 369              		.loc 1 179 5 view .LVU73
 179:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370              		.loc 1 179 25 is_stmt 0 view .LVU74
 371 0052 4FF4C063 		mov	r3, #1536
 372 0056 0393     		str	r3, [sp, #12]
 180:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 180 5 is_stmt 1 view .LVU75
 180:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 374              		.loc 1 180 26 is_stmt 0 view .LVU76
ARM GAS  /tmp/cc3GQlxl.s 			page 12


 375 0058 0223     		movs	r3, #2
 376 005a 0493     		str	r3, [sp, #16]
 181:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 377              		.loc 1 181 5 is_stmt 1 view .LVU77
 182:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 378              		.loc 1 182 5 view .LVU78
 182:Core/Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 379              		.loc 1 182 27 is_stmt 0 view .LVU79
 380 005c 0323     		movs	r3, #3
 381 005e 0693     		str	r3, [sp, #24]
 183:Core/Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 382              		.loc 1 183 5 is_stmt 1 view .LVU80
 183:Core/Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 383              		.loc 1 183 31 is_stmt 0 view .LVU81
 384 0060 0723     		movs	r3, #7
 385 0062 0793     		str	r3, [sp, #28]
 184:Core/Src/stm32f2xx_hal_msp.c **** 
 386              		.loc 1 184 5 is_stmt 1 view .LVU82
 387 0064 03A9     		add	r1, sp, #12
 388 0066 2048     		ldr	r0, .L33
 389              	.LVL10:
 184:Core/Src/stm32f2xx_hal_msp.c **** 
 390              		.loc 1 184 5 is_stmt 0 view .LVU83
 391 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL11:
 188:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 393              		.loc 1 188 5 is_stmt 1 view .LVU84
 188:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 394              		.loc 1 188 29 is_stmt 0 view .LVU85
 395 006c 1F48     		ldr	r0, .L33+4
 396 006e 204B     		ldr	r3, .L33+8
 397 0070 0360     		str	r3, [r0]
 189:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 398              		.loc 1 189 5 is_stmt 1 view .LVU86
 189:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 399              		.loc 1 189 33 is_stmt 0 view .LVU87
 400 0072 4FF00063 		mov	r3, #134217728
 401 0076 4360     		str	r3, [r0, #4]
 190:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 402              		.loc 1 190 5 is_stmt 1 view .LVU88
 190:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 403              		.loc 1 190 35 is_stmt 0 view .LVU89
 404 0078 8560     		str	r5, [r0, #8]
 191:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 405              		.loc 1 191 5 is_stmt 1 view .LVU90
 191:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 406              		.loc 1 191 35 is_stmt 0 view .LVU91
 407 007a C560     		str	r5, [r0, #12]
 192:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 408              		.loc 1 192 5 is_stmt 1 view .LVU92
 192:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 409              		.loc 1 192 32 is_stmt 0 view .LVU93
 410 007c 4FF48063 		mov	r3, #1024
 411 0080 0361     		str	r3, [r0, #16]
 193:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 412              		.loc 1 193 5 is_stmt 1 view .LVU94
 193:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  /tmp/cc3GQlxl.s 			page 13


 413              		.loc 1 193 45 is_stmt 0 view .LVU95
 414 0082 4561     		str	r5, [r0, #20]
 194:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 415              		.loc 1 194 5 is_stmt 1 view .LVU96
 194:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 416              		.loc 1 194 42 is_stmt 0 view .LVU97
 417 0084 8561     		str	r5, [r0, #24]
 195:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 418              		.loc 1 195 5 is_stmt 1 view .LVU98
 195:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 419              		.loc 1 195 30 is_stmt 0 view .LVU99
 420 0086 C561     		str	r5, [r0, #28]
 196:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 421              		.loc 1 196 5 is_stmt 1 view .LVU100
 196:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 422              		.loc 1 196 34 is_stmt 0 view .LVU101
 423 0088 0562     		str	r5, [r0, #32]
 197:Core/Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 424              		.loc 1 197 5 is_stmt 1 view .LVU102
 197:Core/Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 425              		.loc 1 197 34 is_stmt 0 view .LVU103
 426 008a 4562     		str	r5, [r0, #36]
 198:Core/Src/stm32f2xx_hal_msp.c ****     {
 427              		.loc 1 198 5 is_stmt 1 view .LVU104
 198:Core/Src/stm32f2xx_hal_msp.c ****     {
 428              		.loc 1 198 9 is_stmt 0 view .LVU105
 429 008c FFF7FEFF 		bl	HAL_DMA_Init
 430              	.LVL12:
 198:Core/Src/stm32f2xx_hal_msp.c ****     {
 431              		.loc 1 198 8 view .LVU106
 432 0090 18BB     		cbnz	r0, .L31
 433              	.L27:
 203:Core/Src/stm32f2xx_hal_msp.c **** 
 434              		.loc 1 203 5 is_stmt 1 view .LVU107
 203:Core/Src/stm32f2xx_hal_msp.c **** 
 435              		.loc 1 203 5 view .LVU108
 436 0092 164B     		ldr	r3, .L33+4
 437 0094 E363     		str	r3, [r4, #60]
 203:Core/Src/stm32f2xx_hal_msp.c **** 
 438              		.loc 1 203 5 view .LVU109
 439 0096 9C63     		str	r4, [r3, #56]
 206:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 440              		.loc 1 206 5 view .LVU110
 206:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 441              		.loc 1 206 29 is_stmt 0 view .LVU111
 442 0098 1648     		ldr	r0, .L33+12
 443 009a 174B     		ldr	r3, .L33+16
 444 009c 0360     		str	r3, [r0]
 207:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 445              		.loc 1 207 5 is_stmt 1 view .LVU112
 207:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 446              		.loc 1 207 33 is_stmt 0 view .LVU113
 447 009e 4FF00063 		mov	r3, #134217728
 448 00a2 4360     		str	r3, [r0, #4]
 208:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 449              		.loc 1 208 5 is_stmt 1 view .LVU114
 208:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /tmp/cc3GQlxl.s 			page 14


 450              		.loc 1 208 35 is_stmt 0 view .LVU115
 451 00a4 4023     		movs	r3, #64
 452 00a6 8360     		str	r3, [r0, #8]
 209:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 453              		.loc 1 209 5 is_stmt 1 view .LVU116
 209:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 454              		.loc 1 209 35 is_stmt 0 view .LVU117
 455 00a8 0023     		movs	r3, #0
 456 00aa C360     		str	r3, [r0, #12]
 210:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 457              		.loc 1 210 5 is_stmt 1 view .LVU118
 210:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 458              		.loc 1 210 32 is_stmt 0 view .LVU119
 459 00ac 4FF48062 		mov	r2, #1024
 460 00b0 0261     		str	r2, [r0, #16]
 211:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 461              		.loc 1 211 5 is_stmt 1 view .LVU120
 211:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 462              		.loc 1 211 45 is_stmt 0 view .LVU121
 463 00b2 4361     		str	r3, [r0, #20]
 212:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 464              		.loc 1 212 5 is_stmt 1 view .LVU122
 212:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 465              		.loc 1 212 42 is_stmt 0 view .LVU123
 466 00b4 8361     		str	r3, [r0, #24]
 213:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 467              		.loc 1 213 5 is_stmt 1 view .LVU124
 213:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 468              		.loc 1 213 30 is_stmt 0 view .LVU125
 469 00b6 C361     		str	r3, [r0, #28]
 214:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 470              		.loc 1 214 5 is_stmt 1 view .LVU126
 214:Core/Src/stm32f2xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 471              		.loc 1 214 34 is_stmt 0 view .LVU127
 472 00b8 0362     		str	r3, [r0, #32]
 215:Core/Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 473              		.loc 1 215 5 is_stmt 1 view .LVU128
 215:Core/Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 474              		.loc 1 215 34 is_stmt 0 view .LVU129
 475 00ba 4362     		str	r3, [r0, #36]
 216:Core/Src/stm32f2xx_hal_msp.c ****     {
 476              		.loc 1 216 5 is_stmt 1 view .LVU130
 216:Core/Src/stm32f2xx_hal_msp.c ****     {
 477              		.loc 1 216 9 is_stmt 0 view .LVU131
 478 00bc FFF7FEFF 		bl	HAL_DMA_Init
 479              	.LVL13:
 216:Core/Src/stm32f2xx_hal_msp.c ****     {
 480              		.loc 1 216 8 view .LVU132
 481 00c0 70B9     		cbnz	r0, .L32
 482              	.L28:
 221:Core/Src/stm32f2xx_hal_msp.c **** 
 483              		.loc 1 221 5 is_stmt 1 view .LVU133
 221:Core/Src/stm32f2xx_hal_msp.c **** 
 484              		.loc 1 221 5 view .LVU134
 485 00c2 0C4B     		ldr	r3, .L33+12
 486 00c4 A363     		str	r3, [r4, #56]
 221:Core/Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/cc3GQlxl.s 			page 15


 487              		.loc 1 221 5 view .LVU135
 488 00c6 9C63     		str	r4, [r3, #56]
 224:Core/Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 489              		.loc 1 224 5 view .LVU136
 490 00c8 0022     		movs	r2, #0
 491 00ca 1146     		mov	r1, r2
 492 00cc 2520     		movs	r0, #37
 493 00ce FFF7FEFF 		bl	HAL_NVIC_SetPriority
 494              	.LVL14:
 225:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 495              		.loc 1 225 5 view .LVU137
 496 00d2 2520     		movs	r0, #37
 497 00d4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 498              	.LVL15:
 499              		.loc 1 231 1 is_stmt 0 view .LVU138
 500 00d8 A1E7     		b	.L25
 501              	.L31:
 200:Core/Src/stm32f2xx_hal_msp.c ****     }
 502              		.loc 1 200 7 is_stmt 1 view .LVU139
 503 00da FFF7FEFF 		bl	Error_Handler
 504              	.LVL16:
 505 00de D8E7     		b	.L27
 506              	.L32:
 218:Core/Src/stm32f2xx_hal_msp.c ****     }
 507              		.loc 1 218 7 view .LVU140
 508 00e0 FFF7FEFF 		bl	Error_Handler
 509              	.LVL17:
 510 00e4 EDE7     		b	.L28
 511              	.L34:
 512 00e6 00BF     		.align	2
 513              	.L33:
 514 00e8 00000240 		.word	1073872896
 515 00ec 00000000 		.word	hdma_usart1_rx
 516 00f0 40640240 		.word	1073898560
 517 00f4 00000000 		.word	hdma_usart1_tx
 518 00f8 B8640240 		.word	1073898680
 519              		.cfi_endproc
 520              	.LFE76:
 522              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 523              		.align	1
 524              		.global	HAL_UART_MspDeInit
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 528              		.fpu softvfp
 530              	HAL_UART_MspDeInit:
 531              	.LVL18:
 532              	.LFB77:
 232:Core/Src/stm32f2xx_hal_msp.c **** 
 233:Core/Src/stm32f2xx_hal_msp.c **** /**
 234:Core/Src/stm32f2xx_hal_msp.c **** * @brief UART MSP De-Initialization
 235:Core/Src/stm32f2xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 236:Core/Src/stm32f2xx_hal_msp.c **** * @param huart: UART handle pointer
 237:Core/Src/stm32f2xx_hal_msp.c **** * @retval None
 238:Core/Src/stm32f2xx_hal_msp.c **** */
 239:Core/Src/stm32f2xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 240:Core/Src/stm32f2xx_hal_msp.c **** {
ARM GAS  /tmp/cc3GQlxl.s 			page 16


 533              		.loc 1 240 1 view -0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 241:Core/Src/stm32f2xx_hal_msp.c ****   if(huart->Instance==USART1)
 537              		.loc 1 241 3 view .LVU142
 538              		.loc 1 241 11 is_stmt 0 view .LVU143
 539 0000 0268     		ldr	r2, [r0]
 540              		.loc 1 241 5 view .LVU144
 541 0002 0D4B     		ldr	r3, .L42
 542 0004 9A42     		cmp	r2, r3
 543 0006 00D0     		beq	.L41
 544 0008 7047     		bx	lr
 545              	.L41:
 240:Core/Src/stm32f2xx_hal_msp.c ****   if(huart->Instance==USART1)
 546              		.loc 1 240 1 view .LVU145
 547 000a 10B5     		push	{r4, lr}
 548              	.LCFI12:
 549              		.cfi_def_cfa_offset 8
 550              		.cfi_offset 4, -8
 551              		.cfi_offset 14, -4
 552 000c 0446     		mov	r4, r0
 242:Core/Src/stm32f2xx_hal_msp.c ****   {
 243:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 244:Core/Src/stm32f2xx_hal_msp.c **** 
 245:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 246:Core/Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock disable */
 247:Core/Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 553              		.loc 1 247 5 is_stmt 1 view .LVU146
 554 000e 0B4A     		ldr	r2, .L42+4
 555 0010 536C     		ldr	r3, [r2, #68]
 556 0012 23F01003 		bic	r3, r3, #16
 557 0016 5364     		str	r3, [r2, #68]
 248:Core/Src/stm32f2xx_hal_msp.c **** 
 249:Core/Src/stm32f2xx_hal_msp.c ****     /**USART1 GPIO Configuration
 250:Core/Src/stm32f2xx_hal_msp.c ****     PA9     ------> USART1_TX
 251:Core/Src/stm32f2xx_hal_msp.c ****     PA10     ------> USART1_RX
 252:Core/Src/stm32f2xx_hal_msp.c ****     */
 253:Core/Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 558              		.loc 1 253 5 view .LVU147
 559 0018 4FF4C061 		mov	r1, #1536
 560 001c 0848     		ldr	r0, .L42+8
 561              	.LVL19:
 562              		.loc 1 253 5 is_stmt 0 view .LVU148
 563 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 564              	.LVL20:
 254:Core/Src/stm32f2xx_hal_msp.c **** 
 255:Core/Src/stm32f2xx_hal_msp.c ****     /* USART1 DMA DeInit */
 256:Core/Src/stm32f2xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 565              		.loc 1 256 5 is_stmt 1 view .LVU149
 566 0022 E06B     		ldr	r0, [r4, #60]
 567 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 568              	.LVL21:
 257:Core/Src/stm32f2xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 569              		.loc 1 257 5 view .LVU150
 570 0028 A06B     		ldr	r0, [r4, #56]
 571 002a FFF7FEFF 		bl	HAL_DMA_DeInit
ARM GAS  /tmp/cc3GQlxl.s 			page 17


 572              	.LVL22:
 258:Core/Src/stm32f2xx_hal_msp.c **** 
 259:Core/Src/stm32f2xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 260:Core/Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 573              		.loc 1 260 5 view .LVU151
 574 002e 2520     		movs	r0, #37
 575 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 576              	.LVL23:
 261:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 262:Core/Src/stm32f2xx_hal_msp.c **** 
 263:Core/Src/stm32f2xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 264:Core/Src/stm32f2xx_hal_msp.c ****   }
 265:Core/Src/stm32f2xx_hal_msp.c **** 
 266:Core/Src/stm32f2xx_hal_msp.c **** }
 577              		.loc 1 266 1 is_stmt 0 view .LVU152
 578 0034 10BD     		pop	{r4, pc}
 579              	.LVL24:
 580              	.L43:
 581              		.loc 1 266 1 view .LVU153
 582 0036 00BF     		.align	2
 583              	.L42:
 584 0038 00100140 		.word	1073811456
 585 003c 00380240 		.word	1073887232
 586 0040 00000240 		.word	1073872896
 587              		.cfi_endproc
 588              	.LFE77:
 590              		.text
 591              	.Letext0:
 592              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 593              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 594              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 595              		.file 5 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/system_stm32f2xx.h"
 596              		.file 6 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f205xx.h"
 597              		.file 7 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_def.h"
 598              		.file 8 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_gpio.h"
 599              		.file 9 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_dma.h"
 600              		.file 10 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_tim.h"
 601              		.file 11 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_uart.h"
 602              		.file 12 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal.h"
 603              		.file 13 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_cortex.h"
 604              		.file 14 "Core/Inc/main.h"
ARM GAS  /tmp/cc3GQlxl.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f2xx_hal_msp.c
     /tmp/cc3GQlxl.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc3GQlxl.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc3GQlxl.s:76     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cc3GQlxl.s:81     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc3GQlxl.s:88     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc3GQlxl.s:135    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/cc3GQlxl.s:141    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc3GQlxl.s:148    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc3GQlxl.s:233    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/cc3GQlxl.s:240    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc3GQlxl.s:247    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc3GQlxl.s:276    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/cc3GQlxl.s:282    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc3GQlxl.s:289    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc3GQlxl.s:514    .text.HAL_UART_MspInit:00000000000000e8 $d
     /tmp/cc3GQlxl.s:523    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc3GQlxl.s:530    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc3GQlxl.s:584    .text.HAL_UART_MspDeInit:0000000000000038 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_usart1_rx
hdma_usart1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
