<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
 <HEAD>
   <TITLE> [Mono-dev] simd version patch
   </TITLE>
   <LINK REL="Index" HREF="index.html" >
   <LINK REL="made" HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=%5BMono-dev%5D%20simd%20version%20patch&In-Reply-To=4B5223D4.8030003%40gmail.com">
   <META NAME="robots" CONTENT="index,nofollow">
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="033908.html">
   <LINK REL="Next"  HREF="033911.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Mono-dev] simd version patch</H1>
    <B>Miguel de Icaza</B> 
    <A HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=%5BMono-dev%5D%20simd%20version%20patch&In-Reply-To=4B5223D4.8030003%40gmail.com"
       TITLE="[Mono-dev] simd version patch">miguel at novell.com
       </A><BR>
    <I>Sat Jan 16 18:03:13 EST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="033908.html">[Mono-dev] simd version patch
</A></li>
        <LI>Next message: <A HREF="033911.html">[Mono-dev] Mono 2.6.1 and HPPA-HPUX
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#33907">[ date ]</a>
              <a href="thread.html#33907">[ thread ]</a>
              <a href="subject.html#33907">[ subject ]</a>
              <a href="author.html#33907">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello,

    This would need a ChangeLog describing the rationale for the changes;   I quickly scanned it and I could not figure out why those changes are there, which means that we need the ChangeLog first.

    Second, for code that goes into the LGPL parts of Mono, you either have to release the patches under the MIT X11 license, or sign an agreement that allows Novell to redistribute the code under licenses other than the GNU LGPL.

On Jan 16, 2010, at 3:38 PM, Jerry Maine - KF5ADY wrote:

&gt;<i> Here is a patch to update the runtime simd version tests so that it
</I>&gt;<i> would be easier and less hackish to implement ports beyond x86/amd64
</I>&gt;<i> (like arm and altavic).
</I>&gt;<i> 
</I>&gt;<i> Comments? Questions?
</I>&gt;<i> 
</I>&gt;<i> Jerry
</I>&gt;<i> Index: mono/mini/simd-intrinsics.c
</I>&gt;<i> ===================================================================
</I>&gt;<i> --- mono/mini/simd-intrinsics.c	(revision 149699)
</I>&gt;<i> +++ mono/mini/simd-intrinsics.c	(working copy)
</I>&gt;<i> @@ -121,15 +121,15 @@
</I>&gt;<i> typedef struct {
</I>&gt;<i> 	guint16 name;
</I>&gt;<i> 	guint16 opcode;
</I>&gt;<i> -	guint8 simd_emit_mode : 4;
</I>&gt;<i> -	guint8 simd_version : 4;
</I>&gt;<i> +	guint8 simd_emit_mode;
</I>&gt;<i> +	guint32 simd_version_flags;
</I>&gt;<i> 	guint8 flags;
</I>&gt;<i> } SimdIntrinsc;
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector4f_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_R4, SIMD_EMIT_CTOR },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_R4, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_AddSub, OP_ADDSUBPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE3 },
</I>&gt;<i> -	{ SN_AndNot, OP_ANDNPS, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_AndNot, OP_ANDNPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_CompareEqual, OP_COMPPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> 	{ SN_CompareLessEqual, OP_COMPPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1, SIMD_COMP_LE },
</I>&gt;<i> 	{ SN_CompareLessThan, OP_COMPPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1, SIMD_COMP_LT },
</I>&gt;<i> @@ -142,45 +142,45 @@
</I>&gt;<i> 	{ SN_DuplicateLow, OP_DUPPS_LOW, SIMD_EMIT_UNARY, SIMD_VERSION_SSE3 },
</I>&gt;<i> 	{ SN_HorizontalAdd, OP_HADDPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE3 },
</I>&gt;<i> 	{ SN_HorizontalSub, OP_HSUBPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE3 },	
</I>&gt;<i> -	{ SN_InterleaveHigh, OP_UNPACK_HIGHPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_InterleaveLow, OP_UNPACK_LOWPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_InvSqrt, OP_RSQRTPS, SIMD_EMIT_UNARY },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> -	{ SN_Max, OP_MAXPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_Min, OP_MINPS, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_InterleaveHigh, OP_UNPACK_HIGHPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_InterleaveLow, OP_UNPACK_LOWPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_InvSqrt, OP_RSQRTPS, SIMD_EMIT_UNARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Max, OP_MAXPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Min, OP_MINPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_Reciprocal, OP_RCPPS, SIMD_EMIT_UNARY },
</I>&gt;<i> -	{ SN_Shuffle, OP_PSHUFLED, SIMD_EMIT_SHUFFLE },
</I>&gt;<i> -	{ SN_Sqrt, OP_SQRTPS, SIMD_EMIT_UNARY },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_StoreNonTemporal, OP_STOREX_NTA_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_get_W, 3, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_X, 0, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_Y, 1, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_Z, 2, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_op_Addition, OP_ADDPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_ANDPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_ORPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Division, OP_DIVPS, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_Reciprocal, OP_RCPPS, SIMD_EMIT_UNARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Shuffle, OP_PSHUFLED, SIMD_EMIT_SHUFFLE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Sqrt, OP_SQRTPS, SIMD_EMIT_UNARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_StoreNonTemporal, OP_STOREX_NTA_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_W, 3, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_X, 0, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Y, 1, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Z, 2, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_ADDPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_ANDPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_ORPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Division, OP_DIVPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Equality, OP_COMPPS, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_XORPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST }, 
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_XORPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 }, 
</I>&gt;<i> 	{ SN_op_Inequality, OP_COMPPS, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_NEQ },
</I>&gt;<i> -	{ SN_op_Multiply, OP_MULPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_SUBPS, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_W, 3, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_X, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Y, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Z, 2, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_op_Multiply, OP_MULPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_SUBPS, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_W, 3, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_X, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Y, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Z, 2, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector2d_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_R8, SIMD_EMIT_CTOR },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_R8, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_AddSub, OP_ADDSUBPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE3 },
</I>&gt;<i> -	{ SN_AndNot, OP_ANDNPD, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_AndNot, OP_ANDNPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_CompareEqual, OP_COMPPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> 	{ SN_CompareLessEqual, OP_COMPPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1, SIMD_COMP_LE },
</I>&gt;<i> 	{ SN_CompareLessThan, OP_COMPPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1, SIMD_COMP_LT },
</I>&gt;<i> @@ -192,321 +192,321 @@
</I>&gt;<i> 	{ SN_Duplicate, OP_DUPPD, SIMD_EMIT_UNARY, SIMD_VERSION_SSE3 },
</I>&gt;<i> 	{ SN_HorizontalAdd, OP_HADDPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE3 },
</I>&gt;<i> 	{ SN_HorizontalSub, OP_HSUBPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE3 },	
</I>&gt;<i> -	{ SN_InterleaveHigh, OP_UNPACK_HIGHPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_InterleaveLow, OP_UNPACK_LOWPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> -	{ SN_Max, OP_MAXPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_Min, OP_MINPD, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_InterleaveHigh, OP_UNPACK_HIGHPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_InterleaveLow, OP_UNPACK_LOWPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Max, OP_MAXPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Min, OP_MINPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_Sqrt, OP_SQRTPD, SIMD_EMIT_UNARY },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_get_X, 0, SIMD_EMIT_GETTER_QWORD },
</I>&gt;<i> -	{ SN_get_Y, 1, SIMD_EMIT_GETTER_QWORD },
</I>&gt;<i> -	{ SN_op_Addition, OP_ADDPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_ANDPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_ORPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Division, OP_DIVPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_XORPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST }, 
</I>&gt;<i> -	{ SN_op_Multiply, OP_MULPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_SUBPD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_X, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Y, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_Sqrt, OP_SQRTPD, SIMD_EMIT_UNARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_X, 0, SIMD_EMIT_GETTER_QWORD, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Y, 1, SIMD_EMIT_GETTER_QWORD, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_ADDPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_ANDPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_ORPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Division, OP_DIVPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_XORPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 }, 
</I>&gt;<i> +	{ SN_op_Multiply, OP_MULPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_SUBPD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_X, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Y, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector2ul_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I8, SIMD_EMIT_CTOR },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I8, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_CompareEqual, OP_PCMPEQQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_X, 0, SIMD_EMIT_GETTER_QWORD },
</I>&gt;<i> -	{ SN_get_Y, 1, SIMD_EMIT_GETTER_QWORD },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> -	{ SN_op_LeftShift, OP_PSHLQ, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Multiply, OP_PMULQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_RightShift, OP_PSHRQ, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_X, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Y, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_X, 0, SIMD_EMIT_GETTER_QWORD, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Y, 1, SIMD_EMIT_GETTER_QWORD, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_LeftShift, OP_PSHLQ, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Multiply, OP_PMULQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_RightShift, OP_PSHRQ, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_X, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Y, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector2l_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I8, SIMD_EMIT_CTOR },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I8, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_CompareEqual, OP_PCMPEQQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> 	{ SN_CompareGreaterThan, OP_PCMPGTQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE42 },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> -	{ SN_LogicalRightShift, OP_PSHRQ, SIMD_EMIT_SHIFT },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LogicalRightShift, OP_PSHRQ, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> 	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_X, 0, SIMD_EMIT_GETTER_QWORD },
</I>&gt;<i> -	{ SN_get_Y, 1, SIMD_EMIT_GETTER_QWORD },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> -	{ SN_op_LeftShift, OP_PSHLQ, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Multiply, OP_PMULQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBQ, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_X, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Y, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_X, 0, SIMD_EMIT_GETTER_QWORD, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Y, 1, SIMD_EMIT_GETTER_QWORD, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_LeftShift, OP_PSHLQ, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Multiply, OP_PMULQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBQ, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_X, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Y, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector4ui_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I4, SIMD_EMIT_CTOR },
</I>&gt;<i> -	{ SN_ArithmeticRightShift, OP_PSARD, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_CompareEqual, OP_PCMPEQD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I4, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_ArithmeticRightShift, OP_PSARD, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareEqual, OP_PCMPEQD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_Max, OP_PMAXD_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> 	{ SN_Min, OP_PMIND_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_Shuffle, OP_PSHUFLED, SIMD_EMIT_SHUFFLE },
</I>&gt;<i> -	{ SN_SignedPackWithSignedSaturation, OP_PACKD, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_Shuffle, OP_PSHUFLED, SIMD_EMIT_SHUFFLE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SignedPackWithSignedSaturation, OP_PACKD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_SignedPackWithUnsignedSaturation, OP_PACKD_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_W, 3, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_X, 0, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_Y, 1, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_Z, 2, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_W, 3, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_X, 0, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Y, 1, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Z, 2, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Equality, OP_PCMPEQD, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Inequality, OP_PCMPEQD, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_NEQ },
</I>&gt;<i> -	{ SN_op_LeftShift, OP_PSHLD, SIMD_EMIT_SHIFT },
</I>&gt;<i> +	{ SN_op_LeftShift, OP_PSHLD, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Multiply, OP_PMULD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_op_RightShift, OP_PSHRD, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_W, 3, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_X, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Y, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Z, 2, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_op_RightShift, OP_PSHRD, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_W, 3, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_X, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Y, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Z, 2, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector4i_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I4, SIMD_EMIT_CTOR },
</I>&gt;<i> -	{ SN_CompareEqual, OP_PCMPEQD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_CompareGreaterThan, OP_PCMPGTD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> -	{ SN_LogicalRightShift, OP_PSHRD, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_Max, OP_PMAXD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_Min, OP_PMIND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_PackWithSignedSaturation, OP_PACKD, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I4, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareEqual, OP_PCMPEQD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareGreaterThan, OP_PCMPGTD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LogicalRightShift, OP_PSHRD, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Max, OP_PMAXD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Min, OP_PMIND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_PackWithSignedSaturation, OP_PACKD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PackWithUnsignedSaturation, OP_PACKD_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_Shuffle, OP_PSHUFLED, SIMD_EMIT_SHUFFLE },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_W, 3, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_X, 0, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_Y, 1, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_Z, 2, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_Shuffle, OP_PSHUFLED, SIMD_EMIT_SHUFFLE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_W, 3, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_X, 0, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Y, 1, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_Z, 2, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Equality, OP_PCMPEQD, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Inequality, OP_PCMPEQD, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_NEQ },
</I>&gt;<i> -	{ SN_op_LeftShift, OP_PSHLD, SIMD_EMIT_SHIFT },
</I>&gt;<i> +	{ SN_op_LeftShift, OP_PSHLD, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Multiply, OP_PMULD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_op_RightShift, OP_PSARD, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBD, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_W, 3, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_X, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Y, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_Z, 2, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_op_RightShift, OP_PSARD, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBD, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_W, 3, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_X, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Y, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_Z, 2, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector8us_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I2, SIMD_EMIT_CTOR },
</I>&gt;<i> -	{ SN_AddWithSaturation, OP_PADDW_SAT_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_ArithmeticRightShift, OP_PSARW, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_Average, OP_PAVGW_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_CompareEqual, OP_PCMPEQW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> -	{ SN_Max, OP_PMAXW_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_Min, OP_PMINW_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> -	{ SN_MultiplyStoreHigh, OP_PMULW_HIGH_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I2, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_AddWithSaturation, OP_PADDW_SAT_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_ArithmeticRightShift, OP_PSARW, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Average, OP_PAVGW_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareEqual, OP_PCMPEQW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Max, OP_PMAXW_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Min, OP_PMINW_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_MultiplyStoreHigh, OP_PMULW_HIGH_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_ShuffleHigh, OP_PSHUFLEW_HIGH, SIMD_EMIT_SHUFFLE },
</I>&gt;<i> -	{ SN_ShuffleLow, OP_PSHUFLEW_LOW, SIMD_EMIT_SHUFFLE },
</I>&gt;<i> -	{ SN_SignedPackWithSignedSaturation, OP_PACKW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_SignedPackWithUnsignedSaturation, OP_PACKW_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_SubtractWithSaturation, OP_PSUBW_SAT_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_V0, 0, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V1, 1, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V2, 2, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V3, 3, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V4, 4, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V5, 5, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V6, 6, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V7, 7, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_ShuffleHigh, OP_PSHUFLEW_HIGH, SIMD_EMIT_SHUFFLE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_ShuffleLow, OP_PSHUFLEW_LOW, SIMD_EMIT_SHUFFLE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SignedPackWithSignedSaturation, OP_PACKW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SignedPackWithUnsignedSaturation, OP_PACKW_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SubtractWithSaturation, OP_PSUBW_SAT_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V0, 0, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V1, 1, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V2, 2, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V3, 3, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V4, 4, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V5, 5, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V6, 6, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V7, 7, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Equality, OP_PCMPEQW, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Inequality, OP_PCMPEQW, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_NEQ },
</I>&gt;<i> -	{ SN_op_LeftShift, OP_PSHLW, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Multiply, OP_PMULW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_RightShift, OP_PSHRW, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_V0, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V1, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V2, 2, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V3, 3, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V4, 4, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V5, 5, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V6, 6, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V7, 7, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_op_LeftShift, OP_PSHLW, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Multiply, OP_PMULW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_RightShift, OP_PSHRW, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V0, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V1, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V2, 2, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V3, 3, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V4, 4, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V5, 5, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V6, 6, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V7, 7, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector8s_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I2, SIMD_EMIT_CTOR },
</I>&gt;<i> -	{ SN_AddWithSaturation, OP_PADDW_SAT, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_CompareEqual, OP_PCMPEQW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_CompareGreaterThan, OP_PCMPGTW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> -	{ SN_LogicalRightShift, OP_PSHRW, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_Max, OP_PMAXW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_Min, OP_PMINW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_MultiplyStoreHigh, OP_PMULW_HIGH, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_PackWithSignedSaturation, OP_PACKW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_PackWithUnsignedSaturation, OP_PACKW_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I2, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_AddWithSaturation, OP_PADDW_SAT, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareEqual, OP_PCMPEQW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareGreaterThan, OP_PCMPGTW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LogicalRightShift, OP_PSHRW, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Max, OP_PMAXW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Min, OP_PMINW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_MultiplyStoreHigh, OP_PMULW_HIGH, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_PackWithSignedSaturation, OP_PACKW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_PackWithUnsignedSaturation, OP_PACKW_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_ShuffleHigh, OP_PSHUFLEW_HIGH, SIMD_EMIT_SHUFFLE },
</I>&gt;<i> -	{ SN_ShuffleLow, OP_PSHUFLEW_LOW, SIMD_EMIT_SHUFFLE },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_SubtractWithSaturation, OP_PSUBW_SAT_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_V0, 0, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V1, 1, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V2, 2, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V3, 3, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V4, 4, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V5, 5, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V6, 6, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V7, 7, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_ShuffleHigh, OP_PSHUFLEW_HIGH, SIMD_EMIT_SHUFFLE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_ShuffleLow, OP_PSHUFLEW_LOW, SIMD_EMIT_SHUFFLE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SubtractWithSaturation, OP_PSUBW_SAT_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V0, 0, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V1, 1, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V2, 2, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V3, 3, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V4, 4, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V5, 5, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V6, 6, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V7, 7, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Equality, OP_PCMPEQW, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Inequality, OP_PCMPEQW, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_NEQ },
</I>&gt;<i> -	{ SN_op_LeftShift, OP_PSHLW, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Multiply, OP_PMULW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_RightShift, OP_PSARW, SIMD_EMIT_SHIFT },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBW, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_V0, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V1, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V2, 2, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V3, 3, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V4, 4, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V5, 5, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V6, 6, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V7, 7, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_op_LeftShift, OP_PSHLW, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Multiply, OP_PMULW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_RightShift, OP_PSARW, SIMD_EMIT_SHIFT, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBW, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V0, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V1, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V2, 2, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V3, 3, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V4, 4, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V5, 5, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V6, 6, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V7, 7, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static const SimdIntrinsc vector16b_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I1, SIMD_EMIT_CTOR },
</I>&gt;<i> -	{ SN_AddWithSaturation, OP_PADDB_SAT_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_Average, OP_PAVGB_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_CompareEqual, OP_PCMPEQB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_ExtractByteMask, 0, SIMD_EMIT_EXTRACT_MASK },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> -	{ SN_Max, OP_PMAXB_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_Min, OP_PMINB_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I1, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_AddWithSaturation, OP_PADDB_SAT_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Average, OP_PAVGB_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareEqual, OP_PCMPEQB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_ExtractByteMask, 0, SIMD_EMIT_EXTRACT_MASK, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Max, OP_PMAXB_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_Min, OP_PMINB_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_SubtractWithSaturation, OP_PSUBB_SAT_UN, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_SumOfAbsoluteDifferences, OP_PSUM_ABS_DIFF, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_V0, 0, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V1, 1, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V10, 10, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V11, 11, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V12, 12, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V13, 13, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V14, 14, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V15, 15, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V2, 2, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V3, 3, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V4, 4, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V5, 5, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V6, 6, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V7, 7, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V8, 8, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V9, 9, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SubtractWithSaturation, OP_PSUBB_SAT_UN, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SumOfAbsoluteDifferences, OP_PSUM_ABS_DIFF, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V0, 0, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V1, 1, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V10, 10, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V11, 11, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V12, 12, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V13, 13, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V14, 14, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V15, 15, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V2, 2, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V3, 3, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V4, 4, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V5, 5, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V6, 6, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V7, 7, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V8, 8, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V9, 9, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Equality, OP_PCMPEQB, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Inequality, OP_PCMPEQB, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_NEQ },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_V0, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V1, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V10, 10, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V11, 11, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V12, 12, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V13, 13, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V14, 14, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V15, 15, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V2, 2, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V3, 3, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V4, 4, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V5, 5, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V6, 6, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V7, 7, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V8, 8, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V9, 9, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V0, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V1, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V10, 10, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V11, 11, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V12, 12, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V13, 13, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V14, 14, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V15, 15, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V2, 2, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V3, 3, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V4, 4, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V5, 5, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V6, 6, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V7, 7, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V8, 8, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V9, 9, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> /*
</I>&gt;<i> @@ -514,62 +514,62 @@
</I>&gt;<i> setters
</I>&gt;<i>  */
</I>&gt;<i> static const SimdIntrinsc vector16sb_intrinsics[] = {
</I>&gt;<i> -	{ SN_ctor, OP_EXPAND_I1, SIMD_EMIT_CTOR },
</I>&gt;<i> -	{ SN_AddWithSaturation, OP_PADDB_SAT, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_CompareEqual, OP_PCMPEQB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_CompareGreaterThan, OP_PCMPGTB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_ExtractByteMask, 0, SIMD_EMIT_EXTRACT_MASK },
</I>&gt;<i> -	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED },
</I>&gt;<i> +	{ SN_ctor, OP_EXPAND_I1, SIMD_EMIT_CTOR, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_AddWithSaturation, OP_PADDB_SAT, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareEqual, OP_PCMPEQB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_CompareGreaterThan, OP_PCMPGTB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_ExtractByteMask, 0, SIMD_EMIT_EXTRACT_MASK, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_LoadAligned, 0, SIMD_EMIT_LOAD_ALIGNED, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_Max, OP_PMAXB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> 	{ SN_Min, OP_PMINB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE41 },
</I>&gt;<i> 	{ SN_PrefetchTemporalAllCacheLevels, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_0 },
</I>&gt;<i> 	{ SN_PrefetchTemporal1stLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_1 },
</I>&gt;<i> 	{ SN_PrefetchTemporal2ndLevelCache, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_2 },
</I>&gt;<i> 	{ SN_PrefetchNonTemporal, 0, SIMD_EMIT_PREFETCH, SIMD_VERSION_SSE1, SIMD_PREFETCH_MODE_NTA },
</I>&gt;<i> -	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE },
</I>&gt;<i> -	{ SN_SubtractWithSaturation, OP_PSUBB_SAT, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackHigh, OP_UNPACK_HIGHB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_UnpackLow, OP_UNPACK_LOWB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_get_V0, 0, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V1, 1, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V10, 10, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V11, 11, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V12, 12, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V13, 13, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V14, 14, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V15, 15, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V2, 2, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V3, 3, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V4, 4, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V5, 5, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V6, 6, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V7, 7, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V8, 8, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_get_V9, 9, SIMD_EMIT_GETTER },
</I>&gt;<i> -	{ SN_op_Addition, OP_PADDB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY },
</I>&gt;<i> +	{ SN_StoreAligned, OP_STOREX_ALIGNED_MEMBASE_REG, SIMD_EMIT_STORE, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_SubtractWithSaturation, OP_PSUBB_SAT, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackHigh, OP_UNPACK_HIGHB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_UnpackLow, OP_UNPACK_LOWB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V0, 0, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V1, 1, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V10, 10, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V11, 11, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V12, 12, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V13, 13, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V14, 14, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V15, 15, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V2, 2, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V3, 3, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V4, 4, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V5, 5, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V6, 6, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V7, 7, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V8, 8, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_get_V9, 9, SIMD_EMIT_GETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Addition, OP_PADDB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseAnd, OP_PAND, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_BitwiseOr, OP_POR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Equality, OP_PCMPEQB, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_EQ },
</I>&gt;<i> -	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_op_Explicit, 0, SIMD_EMIT_CAST },
</I>&gt;<i> +	{ SN_op_ExclusiveOr, OP_PXOR, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_op_Explicit, 0, SIMD_EMIT_CAST, SIMD_VERSION_SSE1 },
</I>&gt;<i> 	{ SN_op_Inequality, OP_PCMPEQB, SIMD_EMIT_EQUALITY, SIMD_VERSION_SSE1, SIMD_COMP_NEQ },
</I>&gt;<i> -	{ SN_op_Subtraction, OP_PSUBB, SIMD_EMIT_BINARY },
</I>&gt;<i> -	{ SN_set_V0, 0, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V1, 1, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V10, 10, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V11, 11, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V12, 12, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V13, 13, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V14, 14, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V15, 15, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V2, 2, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V3, 3, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V4, 4, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V5, 5, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V6, 6, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V7, 7, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V8, 8, SIMD_EMIT_SETTER },
</I>&gt;<i> -	{ SN_set_V9, 9, SIMD_EMIT_SETTER },
</I>&gt;<i> +	{ SN_op_Subtraction, OP_PSUBB, SIMD_EMIT_BINARY, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V0, 0, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V1, 1, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V10, 10, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V11, 11, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V12, 12, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V13, 13, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V14, 14, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V15, 15, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V2, 2, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V3, 3, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V4, 4, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V5, 5, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V6, 6, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V7, 7, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V8, 8, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> +	{ SN_set_V9, 9, SIMD_EMIT_SETTER, SIMD_VERSION_SSE1 },
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> static guint32 simd_supported_versions;
</I>&gt;<i> @@ -1381,9 +1381,16 @@
</I>&gt;<i> 			mono_print_ins (args [i]);
</I>&gt;<i> 		}
</I>&gt;<i> 	}
</I>&gt;<i> -	if (result-&gt;simd_version &amp;&amp; !((1 &lt;&lt; result-&gt;simd_version) &amp; simd_supported_versions)) {
</I>&gt;<i> -		if (IS_DEBUG_ON (cfg))
</I>&gt;<i> -			printf (&quot;function %s::%s/%d requires unsuported SIMD instruction set %s \n&quot;, cmethod-&gt;klass-&gt;name, cmethod-&gt;name, fsig-&gt;param_count, simd_version_name (result-&gt;simd_version));
</I>&gt;<i> +	if (result-&gt;simd_version_flags &amp;&amp; !(result-&gt;simd_version_flags &amp; simd_supported_versions)) {
</I>&gt;<i> +		if (IS_DEBUG_ON (cfg)) {
</I>&gt;<i> +			int x;
</I>&gt;<i> +			printf (&quot;function %s::%s/%d requires one of unsuported SIMD instruction set(s): &quot;, cmethod-&gt;klass-&gt;name, cmethod-&gt;name, fsig-&gt;param_count);
</I>&gt;<i> +			for (x = 1; x &amp; SIMD_VERSION_ALL; x &lt;&lt;= 1)
</I>&gt;<i> +				if (result-&gt;simd_version_flags &amp; x)
</I>&gt;<i> +					printf (&quot;%s &quot;, simd_version_name (x));
</I>&gt;<i> +
</I>&gt;<i> +			printf (&quot;\n&quot;);
</I>&gt;<i> +		}
</I>&gt;<i> 		return NULL;
</I>&gt;<i> 	}
</I>&gt;<i> 
</I>&gt;<i> Index: mono/mini/mini.h
</I>&gt;<i> ===================================================================
</I>&gt;<i> --- mono/mini/mini.h	(revision 149699)
</I>&gt;<i> +++ mono/mini/mini.h	(working copy)
</I>&gt;<i> @@ -1918,18 +1918,23 @@
</I>&gt;<i> 
</I>&gt;<i> /*
</I>&gt;<i> This enum MUST be kept in sync with its managed mirror Mono.Simd.AccelMode.
</I>&gt;<i> -The AccelMode values are masks while the ones here are the bit indexes.
</I>&gt;<i>  */
</I>&gt;<i> enum {
</I>&gt;<i> -	SIMD_VERSION_SSE1	= 0,
</I>&gt;<i> -	SIMD_VERSION_SSE2	= 1,
</I>&gt;<i> -	SIMD_VERSION_SSE3	= 2,
</I>&gt;<i> -	SIMD_VERSION_SSSE3	= 3,
</I>&gt;<i> -	SIMD_VERSION_SSE41	= 4,
</I>&gt;<i> -	SIMD_VERSION_SSE42	= 5,
</I>&gt;<i> -	SIMD_VERSION_SSE4a	= 6,
</I>&gt;<i> +	SIMD_VERSION_SSE1	= 1 &lt;&lt; 0,
</I>&gt;<i> +	SIMD_VERSION_SSE2	= 1 &lt;&lt; 1,
</I>&gt;<i> +	SIMD_VERSION_SSE3	= 1 &lt;&lt; 2,
</I>&gt;<i> +	SIMD_VERSION_SSSE3	= 1 &lt;&lt; 3,
</I>&gt;<i> +	SIMD_VERSION_SSE41	= 1 &lt;&lt; 4,
</I>&gt;<i> +	SIMD_VERSION_SSE42	= 1 &lt;&lt; 5,
</I>&gt;<i> +	SIMD_VERSION_SSE4a	= 1 &lt;&lt; 6,
</I>&gt;<i> +	SIMD_VERSION_ALL	= SIMD_VERSION_SSE1 | SIMD_VERSION_SSE2 |
</I>&gt;<i> +			  SIMD_VERSION_SSE3 | SIMD_VERSION_SSSE3 |
</I>&gt;<i> +			  SIMD_VERSION_SSE41 | SIMD_VERSION_SSE42 |
</I>&gt;<i> +			  SIMD_VERSION_SSE4a 
</I>&gt;<i> };
</I>&gt;<i> 
</I>&gt;<i> +#define MASK(x) (1 &lt;&lt; x)
</I>&gt;<i> +
</I>&gt;<i> enum {
</I>&gt;<i> 	SIMD_COMP_EQ,
</I>&gt;<i> 	SIMD_COMP_LT,
</I>&gt;<i> Index: mono/mini/mini-amd64.c
</I>&gt;<i> ===================================================================
</I>&gt;<i> --- mono/mini/mini-amd64.c	(revision 149699)
</I>&gt;<i> +++ mono/mini/mini-amd64.c	(working copy)
</I>&gt;<i> @@ -966,17 +966,17 @@
</I>&gt;<i> 
</I>&gt;<i> 	if (cpuid (1, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx)) {
</I>&gt;<i> 		if (edx &amp; (1 &lt;&lt; 25))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE1;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE1;
</I>&gt;<i> 		if (edx &amp; (1 &lt;&lt; 26))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE2;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE2;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 0))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE3;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE3;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 9))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSSE3;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSSE3;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 19))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE41;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE41;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 20))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE42;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE42;
</I>&gt;<i> 	}
</I>&gt;<i> 
</I>&gt;<i> 	/* Yes, all this needs to be done to check for sse4a.
</I>&gt;<i> @@ -987,7 +987,7 @@
</I>&gt;<i> 		if ((((unsigned int) eax) &gt;= 0x80000001) &amp;&amp; (ebx == 0x68747541) &amp;&amp; (ecx == 0x444D4163) &amp;&amp; (edx == 0x69746E65)) {
</I>&gt;<i> 			cpuid (0x80000001, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
</I>&gt;<i> 			if (ecx &amp; (1 &lt;&lt; 6))
</I>&gt;<i> -				sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE4a;
</I>&gt;<i> +				sse_opts |= SIMD_VERSION_SSE4a;
</I>&gt;<i> 		}
</I>&gt;<i> 	}
</I>&gt;<i> 
</I>&gt;<i> Index: mono/mini/mini-x86.c
</I>&gt;<i> ===================================================================
</I>&gt;<i> --- mono/mini/mini-x86.c	(revision 149699)
</I>&gt;<i> +++ mono/mini/mini-x86.c	(working copy)
</I>&gt;<i> @@ -733,17 +733,17 @@
</I>&gt;<i> 
</I>&gt;<i> 	if (cpuid (1, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx)) {
</I>&gt;<i> 		if (edx &amp; (1 &lt;&lt; 25))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE1;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE1;
</I>&gt;<i> 		if (edx &amp; (1 &lt;&lt; 26))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE2;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE2;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 0))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE3;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE3;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 9))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSSE3;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSSE3;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 19))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE41;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE41;
</I>&gt;<i> 		if (ecx &amp; (1 &lt;&lt; 20))
</I>&gt;<i> -			sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE42;
</I>&gt;<i> +			sse_opts |= SIMD_VERSION_SSE42;
</I>&gt;<i> 	}
</I>&gt;<i> 
</I>&gt;<i> 	/* Yes, all this needs to be done to check for sse4a.
</I>&gt;<i> @@ -754,7 +754,7 @@
</I>&gt;<i> 		if ((((unsigned int) eax) &gt;= 0x80000001) &amp;&amp; (ebx == 0x68747541) &amp;&amp; (ecx == 0x444D4163) &amp;&amp; (edx == 0x69746E65)) {
</I>&gt;<i> 			cpuid (0x80000001, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
</I>&gt;<i> 			if (ecx &amp; (1 &lt;&lt; 6))
</I>&gt;<i> -				sse_opts |= 1 &lt;&lt; SIMD_VERSION_SSE4a;
</I>&gt;<i> +				sse_opts |= SIMD_VERSION_SSE4a;
</I>&gt;<i> 		}
</I>&gt;<i> 	}
</I>&gt;<i> 
</I>&gt;<i> _______________________________________________
</I>&gt;<i> Mono-devel-list mailing list
</I>&gt;<i> <A HREF="http://lists.ximian.com/mailman/listinfo/mono-devel-list">Mono-devel-list at lists.ximian.com</A>
</I>&gt;<i> <A HREF="http://lists.ximian.com/mailman/listinfo/mono-devel-list">http://lists.ximian.com/mailman/listinfo/mono-devel-list</A>
</I>
</PRE>














<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="033908.html">[Mono-dev] simd version patch
</A></li>
	<LI>Next message: <A HREF="033911.html">[Mono-dev] Mono 2.6.1 and HPPA-HPUX
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#33907">[ date ]</a>
              <a href="thread.html#33907">[ thread ]</a>
              <a href="subject.html#33907">[ subject ]</a>
              <a href="author.html#33907">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="http://lists.ximian.com/mailman/listinfo/mono-devel-list">More information about the Mono-devel-list
mailing list</a><br>
</body></html>
