{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696210990497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696210990505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 01 18:43:10 2023 " "Processing started: Sun Oct 01 18:43:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696210990505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210990505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210990505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1696210990741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696210990741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_detection.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_detection " "Found entity 1: car_detection" {  } { { "car_detection.sv" "" { Text "D:/Documents/ee_371/lab1/car_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696210996876 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_detection_tb " "Found entity 2: car_detection_tb" {  } { { "car_detection.sv" "" { Text "D:/Documents/ee_371/lab1/car_detection.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696210996876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210996876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_counter " "Found entity 1: car_counter" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696210996877 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_counter_tb " "Found entity 2: car_counter_tb" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696210996877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210996877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car_counter " "Elaborating entity \"car_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696210996896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 car_counter.sv(18) " "Verilog HDL assignment warning at car_counter.sv(18): truncated value with size 32 to match size of target (5)" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696210996897 "|car_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 car_counter.sv(20) " "Verilog HDL assignment warning at car_counter.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696210996897 "|car_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "car_counter.sv(16) " "Verilog HDL Case Statement information at car_counter.sv(16): all case item expressions in this case statement are onehot" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1696210996897 "|car_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "car_count car_counter.sv(12) " "Verilog HDL Always Construct warning at car_counter.sv(12): inferring latch(es) for variable \"car_count\", which holds its previous value in one or more paths through the always construct" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696210996897 "|car_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "car_count\[0\] car_counter.sv(12) " "Inferred latch for \"car_count\[0\]\" at car_counter.sv(12)" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210996898 "|car_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "car_count\[1\] car_counter.sv(12) " "Inferred latch for \"car_count\[1\]\" at car_counter.sv(12)" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210996898 "|car_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "car_count\[2\] car_counter.sv(12) " "Inferred latch for \"car_count\[2\]\" at car_counter.sv(12)" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210996898 "|car_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "car_count\[3\] car_counter.sv(12) " "Inferred latch for \"car_count\[3\]\" at car_counter.sv(12)" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210996898 "|car_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "car_count\[4\] car_counter.sv(12) " "Inferred latch for \"car_count\[4\]\" at car_counter.sv(12)" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210996898 "|car_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_detection car_detection:cd " "Elaborating entity \"car_detection\" for hierarchy \"car_detection:cd\"" {  } { { "car_counter.sv" "cd" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696210996902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car_count\[1\]\$latch " "Latch car_count\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA car_count\[1\]\$latch " "Ports D and ENA on the latch are fed by the same signal car_count\[1\]\$latch" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696210997151 ""}  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696210997151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car_count\[2\]\$latch " "Latch car_count\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA car_count\[2\]\$latch " "Ports D and ENA on the latch are fed by the same signal car_count\[2\]\$latch" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696210997151 ""}  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696210997151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car_count\[3\]\$latch " "Latch car_count\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA car_count\[3\]\$latch " "Ports D and ENA on the latch are fed by the same signal car_count\[3\]\$latch" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696210997151 ""}  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696210997151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car_count\[4\]\$latch " "Latch car_count\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA car_count\[4\]\$latch " "Ports D and ENA on the latch are fed by the same signal car_count\[4\]\$latch" {  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696210997151 ""}  } { { "car_counter.sv" "" { Text "D:/Documents/ee_371/lab1/car_counter.sv" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696210997151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696210997219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210997346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696210997510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696210997510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696210997528 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696210997528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696210997528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696210997528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696210997540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 01 18:43:17 2023 " "Processing ended: Sun Oct 01 18:43:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696210997540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696210997540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696210997540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696210997540 ""}
