$date
	Sat Jul 19 23:27:37 2025
$end
$version
	QuestaSim Version 10.7c
$end
$timescale
	1ns
$end

$scope module tb_mealy_seq_detector $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # x $end
$var wire 1 $ z $end
$var reg 16 % input_pattern [15:0] $end
$var integer 32 & i $end

$scope module uut $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S1 $end
$var parameter 2 ) S2 $end
$var parameter 2 * S3 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - x $end
$var reg 1 . z $end
$var reg 2 / current_state [1:0] $end
$var reg 2 0 next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0.
b0 /
b0 0
b1101011011010110 %
b0 '
b1 (
b10 )
b11 *
bx &
0$
0-
1,
0+
$end
#5
1!
1+
#10
0"
b1111 &
1#
0!
0,
1-
0+
b1 0
#15
1!
1+
b1 /
#20
b1110 &
0!
0+
#25
1!
1+
#30
b1101 &
0#
0!
0-
0+
b10 0
#35
1!
1+
b10 /
b0 0
#40
b1100 &
1#
0!
1-
0+
b11 0
#45
1!
1+
b11 /
b1 0
1.
1$
#50
b1011 &
0#
0!
0-
0+
0.
b10 0
0$
#55
1!
1+
b10 /
b0 0
#60
b1010 &
1#
0!
1-
0+
b11 0
#65
1!
1+
b11 /
b1 0
1.
1$
#70
b1001 &
0!
0+
#75
1!
1+
b1 /
0.
0$
#80
b1000 &
0#
0!
0-
0+
b10 0
#85
1!
1+
b10 /
b0 0
#90
b111 &
1#
0!
1-
0+
b11 0
#95
1!
1+
b11 /
b1 0
1.
1$
#100
b110 &
0!
0+
#105
1!
1+
b1 /
0.
0$
#110
b101 &
0#
0!
0-
0+
b10 0
#115
1!
1+
b10 /
b0 0
#120
b100 &
1#
0!
1-
0+
b11 0
#125
1!
1+
b11 /
b1 0
1.
1$
#130
b11 &
0#
0!
0-
0+
0.
b10 0
0$
#135
1!
1+
b10 /
b0 0
#140
b10 &
1#
0!
1-
0+
b11 0
#145
1!
1+
b11 /
b1 0
1.
1$
#150
b1 &
0!
0+
#155
1!
1+
b1 /
0.
0$
#160
b0 &
0#
0!
0-
0+
b10 0
#165
1!
1+
b10 /
b0 0
#170
b11111111111111111111111111111111 &
0!
0+
#175
1!
1+
b0 /
#180
0!
0+
#185
1!
1+
