 ==  Bambu executed with: /tmp/.mount_bambu-KdXq7F/usr/bin/bambu --use-raw -v 4 --top-fname=min_max_1_fixp --compiler=I386_CLANG12 --device-name=xc7a100t-1csg324-VVD --simulate --simulator=VERILATOR --print-dot test.ll 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2023 Politecnico di Milano
 Version: PandA 2023.1 - Revision 04336c437a53bc96ae90b74052c455629946ec8b-main

Parameters parsed in 0.37 seconds

Target technology = FPGA
  Starting execution of Technology::LoadBuiltinTechnology
  Ended execution of Technology::LoadBuiltinTechnology:+ in 0.00 seconds
  Starting execution of Technology::LoadDefaultTechnology
Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 10
  - combinational: 0
  - others: 10

Library Name     : STD_FU
  Total cells    : 33
  - combinational: 0
  - others: 33

Library Name     : STD_FU
  Total cells    : 8
  - combinational: 0
  - others: 8

Library Name     : STD_FU
  Total cells    : 56
  - combinational: 0
  - others: 56

Library Name     : STD_FU
  Total cells    : 1
  - combinational: 0
  - others: 1

Library Name     : CS_COMPONENT
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 0
  - combinational: 0
  - others: 0

Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 21
  - combinational: 0
  - others: 21

Library Name     : STD
  Total cells    : 14
  - combinational: 0
  - others: 14

Library Name     : STD_COMMON
  Total cells    : 57
  - combinational: 0
  - others: 57

Library Name     : STD_FU
  Total cells    : 28
  - combinational: 0
  - others: 28

Library Name     : STD_PC
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_SOFT_FLOAT
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD
  Total cells    : 72
  - combinational: 0
  - others: 72

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 9
  - combinational: 0
  - others: 9

Library Name     : WBWrapper
  Total cells    : 12
  - combinational: 0
  - others: 12

  Ended execution of Technology::LoadDefaultTechnology:+ in 0.14 seconds
  Starting execution of Technology::LoadDeviceTechnology
Available devices:
 - 5CSEMA5F31C6
 - 5SGXEA7N2F45C1
 - EP2C70F896C6
 - EP2C70F896C6-R
 - EP4SGX530KH40C2
 - LFE335EA8FN484C
 - LFE5U85F8BG756C
 - LFE5UM85F8BG756C
 - asap7-BC
 - asap7-TC
 - asap7-WC
 - nangate45
 - nx1h140tsp
 - nx1h35S
 - nx2h540tsc
 - xc4vlx100-10ff1513
 - xc5vlx110t-1ff1136
 - xc5vlx330t-2ff1738
 - xc5vlx50-3ff1153
 - xc6vlx240t-1ff1156
 - xc7a100t-1csg324-VVD
 - xc7vx330t-1ffg1157
 - xc7vx485t-2ffg1761-VVD
 - xc7vx690t-3ffg1930-VVD
 - xc7z020-1clg484
 - xc7z020-1clg484-VVD
 - xc7z020-1clg484-YOSYS-VVD
 - xc7z045-2ffg900-VVD
 - xcku060-3ffva1156-VVD
 - xcu280-2Lfsvh2892-VVD
Library Name     : STD_FU
  Total cells    : 3911
  - combinational: 0
  - others: 3911

  Ended execution of Technology::LoadDeviceTechnology:+ in 0.23 seconds
  Starting execution of Technology::LoadTechnology
  Ended execution of Technology::LoadTechnology in 0.00 seconds
  Starting execution of Frontend::CreateTreeManager
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
  Ended execution of Frontend::CreateTreeManager:+ in 3.44 seconds
  Starting execution of Frontend::CallGraphComputation
  Ended execution of Frontend::CallGraphComputation:+ in 0.00 seconds
 (in-process)  /usr/local/include  /tmp/.mount_bambu-KdXq7F/clang+llvm-12.0.1-x86_64-linux-gnu-ubuntu-/lib/clang/12.0.1/include  /usr/include/x86_64-linux-gnu  /usr/include  
  Starting execution of Frontend::CallExprFix::min_max_1_fixp
  Ended execution of Frontend::CallExprFix::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::BlockFix::min_max_1_fixp
  Ended execution of Frontend::BlockFix::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::HWCallInjection::min_max_1_fixp
  Ended execution of Frontend::HWCallInjection::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::CallGraphBuiltinCall::min_max_1_fixp
  Ended execution of Frontend::CallGraphBuiltinCall::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::RebuildInitialization::min_max_1_fixp
  Ended execution of Frontend::RebuildInitialization::min_max_1_fixp:+ in 0.03 seconds
  Starting execution of Frontend::StringCstFix
  Ended execution of Frontend::StringCstFix:+ in 0.00 seconds
  Starting execution of Frontend::FixStructsPassedByValue::min_max_1_fixp
  Ended execution of Frontend::FixStructsPassedByValue::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SwitchFix::min_max_1_fixp
  Ended execution of Frontend::SwitchFix::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::RemoveClobberGA::min_max_1_fixp
  Ended execution of Frontend::RemoveClobberGA::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::FixVdef::min_max_1_fixp
  Ended execution of Frontend::FixVdef::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::IrLowering::min_max_1_fixp
  Ended execution of Frontend::IrLowering::min_max_1_fixp:+ in 0.12 seconds
  Starting execution of Frontend::RebuildInitialization2::min_max_1_fixp
  Ended execution of Frontend::RebuildInitialization2::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::UseCounting::min_max_1_fixp
  Ended execution of Frontend::UseCounting::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::ExtractGimpleCondOp::min_max_1_fixp
  Ended execution of Frontend::ExtractGimpleCondOp::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::UnComparisonLowering::min_max_1_fixp
  Ended execution of Frontend::UnComparisonLowering::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::CheckSystemType::min_max_1_fixp
  Ended execution of Frontend::CheckSystemType::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::ComputeImplicitCalls::min_max_1_fixp
  Ended execution of Frontend::ComputeImplicitCalls::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::FunctionCallTypeCleanup::min_max_1_fixp
  Ended execution of Frontend::FunctionCallTypeCleanup::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::HLSDivCGExt::min_max_1_fixp
  Ended execution of Frontend::HLSDivCGExt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::ParmDeclTakenAddressFix::min_max_1_fixp
  Ended execution of Frontend::ParmDeclTakenAddressFix::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::Parm2SSA::min_max_1_fixp
  Ended execution of Frontend::Parm2SSA::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::InterfaceInfer
  Ended execution of Frontend::InterfaceInfer:= in 0.00 seconds
  Starting execution of Frontend::HDLVarDeclFix::min_max_1_fixp
  Ended execution of Frontend::HDLVarDeclFix::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::DetermineMemoryAccesses::min_max_1_fixp
  Ended execution of Frontend::DetermineMemoryAccesses::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SoftFloatCgExt::min_max_1_fixp
  Ended execution of Frontend::SoftFloatCgExt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::CompleteCallGraph
  Ended execution of Frontend::CompleteCallGraph in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(BlockFix) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CallExprFix) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CheckSystemType) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DetermineMemoryAccesses) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixStructsPassedByValue) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FixVdef) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallTypeCleanup) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(HLSDivCGExt) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(Parm2SSA) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RebuildInitialization2) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(RemoveClobberGA) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SoftFloatCgExt) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SwitchFix) in 0.00 seconds
  Starting execution of Frontend::PredicateStatements::min_max_1_fixp
  Ended execution of Frontend::PredicateStatements::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PredicateStatements) in 0.00 seconds
  Starting execution of Frontend::eSSA::min_max_1_fixp
  Ended execution of Frontend::eSSA::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
    Bit Value Opt: bit_and_expr optimized, nbits = 1
    Bit Value Opt: plus_expr optimized, nbits = 1
    Bit Value Opt: plus_expr optimized, nbits = 1
    Bit Value Opt: eq_expr optimized, nbits = 1
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:+ in 0.08 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::RangeAnalysis
  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds
  Starting execution of Frontend::BitValueRange::min_max_1_fixp
  Ended execution of Frontend::BitValueRange::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::ShortCircuitTAF::min_max_1_fixp
  Ended execution of Frontend::ShortCircuitTAF::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds
  Starting execution of Frontend::MultiWayIf::min_max_1_fixp
  Ended execution of Frontend::MultiWayIf::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds
  Starting execution of Frontend::PhiOpt::min_max_1_fixp
  Ended execution of Frontend::PhiOpt::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds
  Starting execution of Frontend::DeadCodeElimination::min_max_1_fixp
  Ended execution of Frontend::DeadCodeElimination::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::RangeAnalysis
  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds
  Starting execution of Frontend::BitValueRange::min_max_1_fixp
  Ended execution of Frontend::BitValueRange::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::ShortCircuitTAF::min_max_1_fixp
  Ended execution of Frontend::ShortCircuitTAF::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds
  Starting execution of Frontend::MultiWayIf::min_max_1_fixp
  Ended execution of Frontend::MultiWayIf::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds
  Starting execution of Frontend::PhiOpt::min_max_1_fixp
  Ended execution of Frontend::PhiOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds
  Starting execution of Frontend::DeadCodeEliminationIPA
  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds
  Starting execution of Frontend::ExtractPatterns::min_max_1_fixp
  Ended execution of Frontend::ExtractPatterns::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds
  Starting execution of Frontend::SimpleCodeMotion::min_max_1_fixp
  Ended execution of Frontend::SimpleCodeMotion::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::ShortCircuitTAF::min_max_1_fixp
  Ended execution of Frontend::ShortCircuitTAF::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds
  Starting execution of Frontend::MultiWayIf::min_max_1_fixp
  Ended execution of Frontend::MultiWayIf::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds
  Starting execution of Frontend::PhiOpt::min_max_1_fixp
  Ended execution of Frontend::PhiOpt::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds
  Starting execution of Frontend::DeadCodeElimination::min_max_1_fixp
  Ended execution of Frontend::DeadCodeElimination::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds
  Starting execution of Frontend::DeadCodeEliminationIPA
  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds
  Starting execution of Frontend::ExtractPatterns::min_max_1_fixp
  Ended execution of Frontend::ExtractPatterns::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds
  Starting execution of Frontend::SimpleCodeMotion::min_max_1_fixp
  Ended execution of Frontend::SimpleCodeMotion::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds
  Starting execution of Frontend::CSE::min_max_1_fixp
  Ended execution of Frontend::CSE::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds
  Starting execution of Frontend::FanoutOpt::min_max_1_fixp
  Ended execution of Frontend::FanoutOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt) in 0.00 seconds
  Starting execution of Frontend::LutTransformation::min_max_1_fixp
  Ended execution of Frontend::LutTransformation::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::RangeAnalysis
  Ended execution of Frontend::RangeAnalysis:= in 0.00 seconds
  Starting execution of Frontend::BitValueRange::min_max_1_fixp
  Ended execution of Frontend::BitValueRange::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::ShortCircuitTAF::min_max_1_fixp
  Ended execution of Frontend::ShortCircuitTAF::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds
  Starting execution of Frontend::MultiWayIf::min_max_1_fixp
  Ended execution of Frontend::MultiWayIf::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds
  Starting execution of Frontend::PhiOpt::min_max_1_fixp
  Ended execution of Frontend::PhiOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds
  Starting execution of Frontend::DeadCodeElimination::min_max_1_fixp
  Ended execution of Frontend::DeadCodeElimination::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::RangeAnalysis
  Ended execution of Frontend::RangeAnalysis:= in 0.00 seconds
  Starting execution of Frontend::BitValueRange::min_max_1_fixp
  Ended execution of Frontend::BitValueRange::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::ShortCircuitTAF::min_max_1_fixp
  Ended execution of Frontend::ShortCircuitTAF::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds
  Starting execution of Frontend::MultiWayIf::min_max_1_fixp
  Ended execution of Frontend::MultiWayIf::min_max_1_fixp:= in 0.01 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds
  Starting execution of Frontend::PhiOpt::min_max_1_fixp
  Ended execution of Frontend::PhiOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds
  Starting execution of Frontend::DeadCodeEliminationIPA
  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds
  Starting execution of Frontend::ExtractPatterns::min_max_1_fixp
  Ended execution of Frontend::ExtractPatterns::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds
  Starting execution of Frontend::SimpleCodeMotion::min_max_1_fixp
  Ended execution of Frontend::SimpleCodeMotion::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds
  Starting execution of Frontend::CSE::min_max_1_fixp
  Ended execution of Frontend::CSE::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds
  Starting execution of Frontend::FanoutOpt::min_max_1_fixp
  Ended execution of Frontend::FanoutOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt) in 0.00 seconds
  Starting execution of Frontend::LutTransformation::min_max_1_fixp
  Ended execution of Frontend::LutTransformation::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::RangeAnalysis
  Ended execution of Frontend::RangeAnalysis:= in 0.00 seconds
  Starting execution of Frontend::BitValueRange::min_max_1_fixp
  Ended execution of Frontend::BitValueRange::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::ShortCircuitTAF::min_max_1_fixp
  Ended execution of Frontend::ShortCircuitTAF::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds
  Starting execution of Frontend::MultiWayIf::min_max_1_fixp
  Ended execution of Frontend::MultiWayIf::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds
  Starting execution of Frontend::PhiOpt::min_max_1_fixp
  Ended execution of Frontend::PhiOpt::min_max_1_fixp:= in 0.01 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds
  Starting execution of Frontend::DeadCodeElimination::min_max_1_fixp
  Ended execution of Frontend::DeadCodeElimination::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValue::min_max_1_fixp
  Ended execution of Frontend::BitValue::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BitValueIPA
  Ended execution of Frontend::BitValueIPA:= in 0.00 seconds
  Starting execution of Frontend::BitValueOpt::min_max_1_fixp
  Ended execution of Frontend::BitValueOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::RangeAnalysis
  Ended execution of Frontend::RangeAnalysis:= in 0.01 seconds
  Starting execution of Frontend::BitValueRange::min_max_1_fixp
  Ended execution of Frontend::BitValueRange::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::ShortCircuitTAF::min_max_1_fixp
  Ended execution of Frontend::ShortCircuitTAF::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ShortCircuitTAF) in 0.00 seconds
  Starting execution of Frontend::MultiWayIf::min_max_1_fixp
  Ended execution of Frontend::MultiWayIf::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultiWayIf) in 0.00 seconds
  Starting execution of Frontend::PhiOpt::min_max_1_fixp
  Ended execution of Frontend::PhiOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(PhiOpt) in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(DeadCodeElimination) in 0.00 seconds
  Starting execution of Frontend::DeadCodeEliminationIPA
  Ended execution of Frontend::DeadCodeEliminationIPA:= in 0.00 seconds
  Starting execution of Frontend::ExtractPatterns::min_max_1_fixp
  Ended execution of Frontend::ExtractPatterns::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ExtractPatterns) in 0.00 seconds
  Starting execution of Frontend::SimpleCodeMotion::min_max_1_fixp
  Ended execution of Frontend::SimpleCodeMotion::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SimpleCodeMotion) in 0.00 seconds
  Starting execution of Frontend::CSE::min_max_1_fixp
  Ended execution of Frontend::CSE::min_max_1_fixp:= in 0.01 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(CSE) in 0.00 seconds
  Starting execution of Frontend::FanoutOpt::min_max_1_fixp
  Ended execution of Frontend::FanoutOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FanoutOpt) in 0.00 seconds
  Starting execution of Frontend::LutTransformation::min_max_1_fixp
  Ended execution of Frontend::LutTransformation::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(LutTransformation)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(LutTransformation) in 0.00 seconds
  Starting execution of Frontend::SplitReturn::min_max_1_fixp
  Ended execution of Frontend::SplitReturn::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::CompleteBBGraph::min_max_1_fixp
  Ended execution of Frontend::CompleteBBGraph::min_max_1_fixp in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(SplitReturn)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(SplitReturn) in 0.00 seconds
  Starting execution of Frontend::FunctionCallOpt::min_max_1_fixp
  Ended execution of Frontend::FunctionCallOpt::min_max_1_fixp:= in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallOpt)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(FunctionCallOpt) in 0.00 seconds
  Starting execution of Frontend::BasicBlocksCfgComputation::min_max_1_fixp
  Ended execution of Frontend::BasicBlocksCfgComputation::min_max_1_fixp:+ in 0.06 seconds
  Starting execution of Frontend::DomPostDomComputation::min_max_1_fixp
  Ended execution of Frontend::DomPostDomComputation::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::LoopsComputation::min_max_1_fixp
  Ended execution of Frontend::LoopsComputation::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BBFeedbackEdgesIdentification::min_max_1_fixp
  Ended execution of Frontend::BBFeedbackEdgesIdentification::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of Frontend::BBOrderComputation::min_max_1_fixp
  Ended execution of Frontend::BBOrderComputation::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::AddBbEcfgdges::min_max_1_fixp
  Ended execution of Frontend::AddBbEcfgdges::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BBControlDependenceComputation::min_max_1_fixp
  Ended execution of Frontend::BBControlDependenceComputation::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BBReachabilityComputation::min_max_1_fixp
  Ended execution of Frontend::BBReachabilityComputation::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::BuildVirtualPhi::min_max_1_fixp
  Ended execution of Frontend::BuildVirtualPhi::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(MultipleEntryIfReduction)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(MultipleEntryIfReduction) in 0.00 seconds
  Starting execution of Frontend::NiSsaLiveness::min_max_1_fixp
  Ended execution of Frontend::NiSsaLiveness::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(NiSsaLiveness)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(NiSsaLiveness) in 0.00 seconds
  Starting execution of Frontend::OperationsCfgComputation::min_max_1_fixp
  Ended execution of Frontend::OperationsCfgComputation::min_max_1_fixp:+ in 0.02 seconds
  Starting execution of Frontend::OpFeedbackEdgesIdentification::min_max_1_fixp
  Ended execution of Frontend::OpFeedbackEdgesIdentification::min_max_1_fixp:+ in 0.03 seconds
  Starting execution of Frontend::OpOrderComputation::min_max_1_fixp
  Ended execution of Frontend::OpOrderComputation::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::OpControlDependenceComputation::min_max_1_fixp
  Ended execution of Frontend::OpControlDependenceComputation::min_max_1_fixp:+ in 0.02 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(OpControlDependenceComputation)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(OpControlDependenceComputation) in 0.00 seconds
  Starting execution of Frontend::OpReachabilityComputation::min_max_1_fixp
  Ended execution of Frontend::OpReachabilityComputation::min_max_1_fixp in 0.00 seconds
  Starting execution of Frontend::AddArtificialCallFlowEdges::min_max_1_fixp
  Ended execution of Frontend::AddArtificialCallFlowEdges::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(AddArtificialCallFlowEdges)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(AddArtificialCallFlowEdges) in 0.00 seconds
  Starting execution of Frontend::AddOpExitFlowEdges::min_max_1_fixp
  Ended execution of Frontend::AddOpExitFlowEdges::min_max_1_fixp:+ in 0.02 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(AddOpExitFlowEdges)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(AddOpExitFlowEdges) in 0.00 seconds
  Starting execution of Frontend::VarAnalysis::min_max_1_fixp
  Ended execution of Frontend::VarAnalysis::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of Frontend::ScalarSsaDataFlowAnalysis::min_max_1_fixp
  Ended execution of Frontend::ScalarSsaDataFlowAnalysis::min_max_1_fixp:+ in 0.02 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(ScalarSsaDataFlowAnalysis)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(ScalarSsaDataFlowAnalysis) in 0.00 seconds
  Starting execution of Frontend::VirtualAggregateDataFlowAnalysis::min_max_1_fixp
  Ended execution of Frontend::VirtualAggregateDataFlowAnalysis::min_max_1_fixp:+ in 0.08 seconds
  Starting execution of Frontend::SymbolicApplicationFrontendFlowStep(VirtualAggregateDataFlowAnalysis)
  Ended execution of Frontend::SymbolicApplicationFrontendFlowStep(VirtualAggregateDataFlowAnalysis) in 0.00 seconds
  Starting execution of Frontend::BambuFrontendFlow
  Ended execution of Frontend::BambuFrontendFlow in 0.00 seconds
  Starting execution of HLS::InitializeHLS::min_max_1_fixp
  Ended execution of HLS::InitializeHLS::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::DominatorFunctionAllocation
    Functions to be synthesized:
      min_max_1_fixp
  Ended execution of HLS::DominatorFunctionAllocation:+ in 0.00 seconds
  Starting execution of HLS::DominatorMemoryAllocation(ALL_BRAM-NN)
  
    Memory allocation information:
    Sparse memory alignemnt set to 32 bytes
Warning: This function uses unknown addresses: min_max_1_fixp
      BRAM bitsize: 16
      Spec may not exploit DATA bus width
      Spec accesses data having an address unknown at compile time
      Internal data is not externally accessible
      DATA bus bitsize: 32
      ADDRESS bus bitsize: 32
      SIZE bus bitsize: 6
      Internally allocated memory (no private memories): 0
      Internally allocated memory: 0
  
  Ended execution of HLS::DominatorMemoryAllocation(ALL_BRAM-NN):+ in 0.00 seconds
  Starting execution of HLS::DominatorAllocation
  Ended execution of HLS::DominatorAllocation in 0.00 seconds
  Starting execution of HLS::HLSFunctionBitValue::min_max_1_fixp
  Ended execution of HLS::HLSFunctionBitValue::min_max_1_fixp:= in 0.00 seconds
  Starting execution of HLS::Allocation::min_max_1_fixp
    Module allocation information for function min_max_1_fixp:
      Number of complex operations: 6
      Number of complex operations: 6
  Ended execution of HLS::Allocation::min_max_1_fixp:+ in 0.07 seconds
  Starting execution of HLS::ParametricListBased(DynamicMobility)::min_max_1_fixp
    Scheduling Information of function min_max_1_fixp:
      Number of control steps: 13
      Operation ENTRY(ENTRY) scheduled at control step (0-0) on functional unit entry_FU_0
      Operation min_max_1_fixp_424769_424796(LOAD) scheduled at control step (1-2) on functional unit BMEMORY_CTRLN_21
      Operation min_max_1_fixp_424769_424818(plus_expr) scheduled at control step (1-1) on functional unit ui_plus_expr_FU_32_0_32_32
      Operation min_max_1_fixp_424769_424939(bit_and_expr) scheduled at control step (1-1) on functional unit ui_bit_and_expr_FU_32_0_32_23
      Operation min_max_1_fixp_424769_424973(nop_expr) scheduled at control step (1-1) on functional unit UIdata_converter_FU_2
      Operation min_max_1_fixp_424769_424979(lt_expr) scheduled at control step (1-1) on functional unit lt_expr_FU_32_0_32_22
      Operation min_max_1_fixp_424769_424987(eq_expr) scheduled at control step (1-1) on functional unit ui_eq_expr_FU_32_0_32_26
      Operation min_max_1_fixp_424769_424997(lut_expr) scheduled at control step (1-1) on functional unit lut_expr_FU_4
      Operation min_max_1_fixp_424769_425076(rshift_expr) scheduled at control step (1-1) on functional unit ui_rshift_expr_FU_32_0_32_37
      Operation min_max_1_fixp_424769_425082(lshift_expr) scheduled at control step (1-1) on functional unit ui_lshift_expr_FU_32_0_32_30
      Operation min_max_1_fixp_424769_425170(lut_expr) scheduled at control step (1-1) on functional unit lut_expr_FU_5
      Operation min_max_1_fixp_424769_425181(extract_bit_expr) scheduled at control step (1-1) on functional unit ui_extract_bit_expr_FU_3
      Operation min_max_1_fixp_424769_425164(MULTI_READ_COND) scheduled at control step (2-2) on functional unit multi_read_cond_FU_6
      Operation min_max_1_fixp_424769_424852(LOAD) scheduled at control step (3-4) on functional unit BMEMORY_CTRLN_21
      Operation min_max_1_fixp_424769_424855(pointer_plus_expr) scheduled at control step (3-3) on functional unit ui_pointer_plus_expr_FU_32_32_32_36
      Operation min_max_1_fixp_424769_424860(plus_expr) scheduled at control step (3-3) on functional unit ui_plus_expr_FU_32_0_32_33
      Operation min_max_1_fixp_424769_424863(gimple_phi) scheduled at control step (3-3) on functional unit gimple_phi_FU_9
      Operation min_max_1_fixp_424769_424865(bit_ior_concat_expr) scheduled at control step (3-3) on functional unit ui_bit_ior_concat_expr_FU_24
      Operation min_max_1_fixp_424769_424874(LOAD) scheduled at control step (3-4) on functional unit BMEMORY_CTRLN_21
      Operation min_max_1_fixp_424769_424877(pointer_plus_expr) scheduled at control step (3-3) on functional unit ui_pointer_plus_expr_FU_32_32_32_36
      Operation min_max_1_fixp_424769_424880(gimple_phi) scheduled at control step (3-3) on functional unit gimple_phi_FU_18
      Operation min_max_1_fixp_424769_424910(gimple_phi) scheduled at control step (3-3) on functional unit gimple_phi_FU_17
      Operation min_max_1_fixp_424769_424947(gimple_phi) scheduled at control step (3-3) on functional unit gimple_phi_FU_19
      Operation min_max_1_fixp_424769_424999(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_29
      Operation min_max_1_fixp_424769_425016(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_29
      Operation min_max_1_fixp_424769_425033(eq_expr) scheduled at control step (3-3) on functional unit ui_eq_expr_FU_32_0_32_27
      Operation min_max_1_fixp_424769_425113(rshift_expr) scheduled at control step (3-3) on functional unit ui_rshift_expr_FU_32_0_32_37
      Operation min_max_1_fixp_424769_425115(plus_expr) scheduled at control step (3-3) on functional unit ui_plus_expr_FU_32_0_32_34
      Operation min_max_1_fixp_424769_425118(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_30
      Operation min_max_1_fixp_424769_425126(rshift_expr) scheduled at control step (3-3) on functional unit ui_rshift_expr_FU_32_0_32_37
      Operation min_max_1_fixp_424769_425128(plus_expr) scheduled at control step (3-3) on functional unit ui_plus_expr_FU_32_0_32_35
      Operation min_max_1_fixp_424769_425131(lshift_expr) scheduled at control step (3-3) on functional unit ui_lshift_expr_FU_32_0_32_30
      Operation min_max_1_fixp_424769_425134(rshift_expr) scheduled at control step (3-3) on functional unit ui_rshift_expr_FU_32_0_32_37
      Operation min_max_1_fixp_424769_424867(cond_expr) scheduled at control step (4-4) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_424906(cond_expr) scheduled at control step (4-4) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_424911(cond_expr) scheduled at control step (4-4) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_425001(gt_expr) scheduled at control step (4-4) on functional unit ui_gt_expr_FU_32_32_32_28
      Operation min_max_1_fixp_424769_425004(lt_expr) scheduled at control step (4-4) on functional unit ui_lt_expr_FU_32_32_32_31
      Operation min_max_1_fixp_424769_425018(gt_expr) scheduled at control step (4-4) on functional unit ui_gt_expr_FU_32_32_32_28
      Operation min_max_1_fixp_424769_425021(lt_expr) scheduled at control step (4-4) on functional unit ui_lt_expr_FU_32_32_32_31
      Operation min_max_1_fixp_424769_424845(cond_expr) scheduled at control step (5-5) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_424902(cond_expr) scheduled at control step (5-5) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_424916(cond_expr) scheduled at control step (5-5) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_424950(READ_COND) scheduled at control step (5-5) on functional unit read_cond_FU_20
      Operation min_max_1_fixp_424769_424842(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_8
      Operation min_max_1_fixp_424769_424891(pointer_plus_expr) scheduled at control step (6-6) on functional unit ui_pointer_plus_expr_FU_32_32_32_36
      Operation min_max_1_fixp_424769_424895(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_13
      Operation min_max_1_fixp_424769_424896(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_15
      Operation min_max_1_fixp_424769_424900(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_12
      Operation min_max_1_fixp_424769_424925(gimple_phi) scheduled at control step (6-6) on functional unit gimple_phi_FU_14
      Operation min_max_1_fixp_424769_424944(READ_COND) scheduled at control step (6-6) on functional unit read_cond_FU_16
      Operation min_max_1_fixp_424769_425042(lshift_expr) scheduled at control step (6-6) on functional unit ui_lshift_expr_FU_32_0_32_29
      Operation min_max_1_fixp_424769_424888(LOAD) scheduled at control step (7-8) on functional unit BMEMORY_CTRLN_21
      Operation min_max_1_fixp_424769_424881(cond_expr) scheduled at control step (8-8) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_424921(cond_expr) scheduled at control step (8-8) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_424926(cond_expr) scheduled at control step (8-8) on functional unit ui_cond_expr_FU_32_32_32_32_25
      Operation min_max_1_fixp_424769_425044(gt_expr) scheduled at control step (8-8) on functional unit ui_gt_expr_FU_32_32_32_28
      Operation min_max_1_fixp_424769_425047(lt_expr) scheduled at control step (8-8) on functional unit ui_lt_expr_FU_32_32_32_31
      Operation min_max_1_fixp_424769_424834(gimple_phi) scheduled at control step (9-9) on functional unit gimple_phi_FU_7
      Operation min_max_1_fixp_424769_424835(gimple_phi) scheduled at control step (9-9) on functional unit gimple_phi_FU_10
      Operation min_max_1_fixp_424769_424836(STORE) scheduled at control step (9-9) on functional unit BMEMORY_CTRLN_21
      Operation min_max_1_fixp_424769_424837(STORE) scheduled at control step (10-10) on functional unit BMEMORY_CTRLN_21
      Operation min_max_1_fixp_424769_424838(gimple_return) scheduled at control step (11-11) on functional unit gimple_return_FU_11
      Operation EXIT(EXIT) scheduled at control step (12-12) on functional unit exit_FU_1
      Minimum slack: 0.013100000000005552
      Estimated max frequency (MHz): 100.13117183510404
  Ended execution of HLS::ParametricListBased(DynamicMobility)::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of HLS::BBStgCreator::min_max_1_fixp
    Number of function call sites = 0
    State Transition Graph Information of function min_max_1_fixp:
      Number of operations: 64
      Number of basic blocks: 7
      Number of states: 11
      Is a DAG: F
      Done port is registered
  Ended execution of HLS::BBStgCreator::min_max_1_fixp:+ in 0.02 seconds
  Starting execution of HLS::SchedChaining::min_max_1_fixp
  Ended execution of HLS::SchedChaining::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::EasyModuleBinding::min_max_1_fixp
    Easy binding information for function min_max_1_fixp:
      ENTRY(ENTRY) bound to entry_FU(0)
      EXIT(EXIT) bound to exit_FU(0)
      min_max_1_fixp_424769_424818(@424818 (unsigned int)  _9566_[1] = (unsigned int)  Pd6_9565_[2147483644] + 4294967295unsigned int) bound to ui_plus_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_424834(@424834   # (unsigned int)  _9606_[2147483610] = PHI <(unsigned int)  _9562_[2147483646](2), (unsigned int)  _9593_[2147483621](8), (unsigned int)  _9605_[2147483611](13)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424835(@424835   # (unsigned int)  _9607_[2147483609] = PHI <(unsigned int)  _9562_[2147483646](2), (unsigned int)  _9594_[2147483620](8), (unsigned int)  _9604_[2147483612](13)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424838(@424838 return) bound to gimple_return_FU(0)
      min_max_1_fixp_424769_424842(@424842   # (unsigned int)  _9593_[2147483621] = PHI <0unsigned int(2), (unsigned int)  _9575_[2147483635](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424860(@424860 (unsigned int)  _9585_[2147483627] = (unsigned int)  _9570_[2147483640] + 1unsigned int) bound to ui_plus_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_424863(@424863   # (unsigned int)  _9570_[2147483640] = PHI <1unsigned int(2), (unsigned int)  _9571_[2147483639](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424865(@424865 (unsigned int)  _9571_[2147483639] = (unsigned int)  _9654 | 1unsigned int ( 1unsigned int ) ) bound to ui_bit_ior_concat_expr_FU(0)
      min_max_1_fixp_424769_424880(@424880   # (unsigned int)  _9574_[2147483636] = PHI <(unsigned int)  _9562_[2147483646](2), (unsigned int)  _9575_[2147483635](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424895(@424895   # (unsigned int)  _9595_[2147483619] = PHI <1unsigned int(2), (unsigned int)  _9571_[2147483639](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424896(@424896   # (unsigned int)  _9597_[2147483617] = PHI <(unsigned int)  _9562_[2147483646](2), (unsigned int)  _9575_[2147483635](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424900(@424900   # (unsigned int)  _9594_[2147483620] = PHI <0unsigned int(2), (unsigned int)  _9573_[2147483637](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424910(@424910   # (unsigned int)  _9572_[2147483638] = PHI <(unsigned int)  _9562_[2147483646](2), (unsigned int)  _9573_[2147483637](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424925(@424925   # (unsigned int)  _9596_[2147483618] = PHI <(unsigned int)  _9562_[2147483646](2), (unsigned int)  _9573_[2147483637](9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424939(@424939 (unsigned int)  _9643 = (unsigned int)  _9642 & 2147483647unsigned int) bound to ui_bit_and_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_424944(@424944 if ((_Bool)  _9619)) bound to read_cond_FU(0)
      min_max_1_fixp_424769_424947(@424947   # (unsigned int)  _9576_[2147483634] = PHI <(unsigned int)  _9569_[2147483641](2), (unsigned int)  _9658(9)>) bound to gimple_phi_FU(0)
      min_max_1_fixp_424769_424950(@424950 if ((_Bool)  _9632)) bound to read_cond_FU(0)
      min_max_1_fixp_424769_424973(@424973 (int)  _9613 = (int) (unsigned int)  Pd6_9565_[2147483644]) bound to UIdata_converter_FU(0)
      min_max_1_fixp_424769_424979(@424979 (_Bool)  _9614 = (int)  _9613 < 2int) bound to lt_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_424987(@424987 (_Bool)  _9616 = (unsigned int)  Pd6_9565_[2147483644] == 2unsigned int) bound to ui_eq_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_424997(@424997 (_Bool)  _9619 = lut_expr (1unsigned long long int(_Bool)  _9667)) bound to lut_expr_FU(0)
      min_max_1_fixp_424769_425033(@425033 (_Bool)  _9632 = (unsigned int)  _9659 == 0unsigned int) bound to ui_eq_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_425115(@425115 (unsigned int)  _9653 = (unsigned int)  _9652 + 1unsigned int) bound to ui_plus_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_425128(@425128 (unsigned int)  _9657 = (unsigned int)  _9656 + 2147483647unsigned int) bound to ui_plus_expr_FU_32_0_32(0)
      min_max_1_fixp_424769_425164(@425164 multi_way_if ((_Bool)  _9614:5 (_Bool)  _9665:8 :9 )) bound to multi_read_cond_FU(0)
      min_max_1_fixp_424769_425170(@425170 (_Bool)  _9665 = lut_expr (4unsigned long long int(_Bool)  _9614(_Bool)  _9616)) bound to lut_expr_FU(0)
      min_max_1_fixp_424769_425181(@425181 (_Bool)  _9667 = (unsigned int)  _9566_[1] EXTRACT_BIT_EXPR 0unsigned long long int) bound to ui_extract_bit_expr_FU(0)
      Bound operations:30/64
  Ended execution of HLS::EasyModuleBinding::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::FsmNiSsaLiveness::min_max_1_fixp
  Ended execution of HLS::FsmNiSsaLiveness::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::ValuesSchemeStorageValueInsertion::min_max_1_fixp
    Storage Value Information of function min_max_1_fixp:
      Number of storage values inserted: 24
  Ended execution of HLS::ValuesSchemeStorageValueInsertion::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::CdfcModuleBinding(WEIGHTED_TS)::min_max_1_fixp
    Slack computed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    min_max_1_fixp_424769_424836(@424836 if(1_Bool) *(unsigned int *)  Pd8_9611_[2147483607] = (unsigned int)  _9607_[2147483609]) bound to BMEMORY_CTRLN_21(0)
    min_max_1_fixp_424769_424874(@424874 if(1_Bool) (unsigned int)  _9579_[2147483631] = *(unsigned int *)  _9578_[2147483632]) bound to BMEMORY_CTRLN_21(0)
    min_max_1_fixp_424769_424888(@424888 if(1_Bool) (unsigned int)  _9600_[2147483614] = *(unsigned int *)  _9599_[2147483615]) bound to BMEMORY_CTRLN_21(0)
    min_max_1_fixp_424769_424796(@424796 if(1_Bool) (unsigned int)  _9562_[2147483646] = *(unsigned int *)  Pd5_9610_[2147483645]) bound to BMEMORY_CTRLN_21(1)
    min_max_1_fixp_424769_424837(@424837 if(1_Bool) *(unsigned int *)  Pd7_9612_[2147483605] = (unsigned int)  _9606_[2147483610]) bound to BMEMORY_CTRLN_21(1)
    min_max_1_fixp_424769_424852(@424852 if(1_Bool) (unsigned int)  _9587_[2147483625] = *(unsigned int *)  _9586_[2147483626]) bound to BMEMORY_CTRLN_21(1)
    cdfc mux estimation 4 -- Number of cliques covering the graph: 2 min_max_1_fixp_BMEMORY_CTRLN_21 with 6 vertices
    Iteration 0 completed in 0.00 seconds
    Register binding information for function min_max_1_fixp:
      Register allocation algorithm obtains a sub-optimal result: 20 registers(LB:9)
      Storage Value: 0 for variable _9569 stored into register reg_0
      Storage Value: 1 for variable _9614 stored into register reg_1
      Storage Value: 2 for variable _9619 stored into register reg_2
      Storage Value: 3 for variable _9665 stored into register reg_3
      Storage Value: 4 for variable _9570 stored into register reg_4
      Storage Value: 5 for variable _9574 stored into register reg_5
      Storage Value: 6 for variable _9572 stored into register reg_6
      Storage Value: 7 for variable _9576 stored into register reg_0
      Storage Value: 8 for variable _9571 stored into register reg_4
      Storage Value: 9 for variable _9632 stored into register reg_7
      Storage Value: 10 for variable _9658 stored into register reg_8
      Storage Value: 11 for variable _9587 stored into register reg_9
      Storage Value: 12 for variable _9583 stored into register reg_10
      Storage Value: 13 for variable _9584 stored into register reg_11
      Storage Value: 14 for variable _9627 stored into register reg_12
      Storage Value: 15 for variable _9628 stored into register reg_13
      Storage Value: 16 for variable _9593 stored into register reg_14
      Storage Value: 17 for variable _9597 stored into register reg_15
      Storage Value: 18 for variable _9595 stored into register reg_16
      Storage Value: 19 for variable _9594 stored into register reg_17
      Storage Value: 20 for variable _9596 stored into register reg_18
      Storage Value: 21 for variable _9599 stored into register reg_19
      Storage Value: 22 for variable _9606 stored into register reg_14
      Storage Value: 23 for variable _9607 stored into register reg_17
    min_max_1_fixp_424769_424836(@424836 if(1_Bool) *(unsigned int *)  Pd8_9611_[2147483607] = (unsigned int)  _9607_[2147483609]) bound to BMEMORY_CTRLN_21(0)
    min_max_1_fixp_424769_424874(@424874 if(1_Bool) (unsigned int)  _9579_[2147483631] = *(unsigned int *)  _9578_[2147483632]) bound to BMEMORY_CTRLN_21(0)
    min_max_1_fixp_424769_424888(@424888 if(1_Bool) (unsigned int)  _9600_[2147483614] = *(unsigned int *)  _9599_[2147483615]) bound to BMEMORY_CTRLN_21(0)
    min_max_1_fixp_424769_424796(@424796 if(1_Bool) (unsigned int)  _9562_[2147483646] = *(unsigned int *)  Pd5_9610_[2147483645]) bound to BMEMORY_CTRLN_21(1)
    min_max_1_fixp_424769_424837(@424837 if(1_Bool) *(unsigned int *)  Pd7_9612_[2147483605] = (unsigned int)  _9606_[2147483610]) bound to BMEMORY_CTRLN_21(1)
    min_max_1_fixp_424769_424852(@424852 if(1_Bool) (unsigned int)  _9587_[2147483625] = *(unsigned int *)  _9586_[2147483626]) bound to BMEMORY_CTRLN_21(1)
    cdfc mux estimation 4 -- Number of cliques covering the graph: 2 min_max_1_fixp_BMEMORY_CTRLN_21 with 6 vertices
    Iteration 1 completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
    Module binding information for function min_max_1_fixp:
      Number of modules instantiated: 60
      Number of performance conflicts: 4
      Estimated resources area (no Muxes and address logic): 734
      Estimated area of MUX21: 70
      Total estimated area: 804
      Estimated number of DSPs: 0
  Ended execution of HLS::CdfcModuleBinding(WEIGHTED_TS)::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of HLS::WeightedCliqueRegisterBinding(WEIGHTED_TS)::min_max_1_fixp
    Register binding information for function min_max_1_fixp:
      Register allocation algorithm obtains a sub-optimal result: 20 registers(LB:9)
      Storage Value: 0 for variable _9569 stored into register reg_0
      Storage Value: 1 for variable _9614 stored into register reg_1
      Storage Value: 2 for variable _9619 stored into register reg_2
      Storage Value: 3 for variable _9665 stored into register reg_3
      Storage Value: 4 for variable _9570 stored into register reg_4
      Storage Value: 5 for variable _9574 stored into register reg_5
      Storage Value: 6 for variable _9572 stored into register reg_6
      Storage Value: 7 for variable _9576 stored into register reg_0
      Storage Value: 8 for variable _9571 stored into register reg_4
      Storage Value: 9 for variable _9632 stored into register reg_7
      Storage Value: 10 for variable _9658 stored into register reg_8
      Storage Value: 11 for variable _9587 stored into register reg_9
      Storage Value: 12 for variable _9583 stored into register reg_10
      Storage Value: 13 for variable _9584 stored into register reg_11
      Storage Value: 14 for variable _9627 stored into register reg_12
      Storage Value: 15 for variable _9628 stored into register reg_13
      Storage Value: 16 for variable _9593 stored into register reg_14
      Storage Value: 17 for variable _9597 stored into register reg_15
      Storage Value: 18 for variable _9595 stored into register reg_16
      Storage Value: 19 for variable _9594 stored into register reg_17
      Storage Value: 20 for variable _9596 stored into register reg_18
      Storage Value: 21 for variable _9599 stored into register reg_19
      Storage Value: 22 for variable _9606 stored into register reg_14
      Storage Value: 23 for variable _9607 stored into register reg_17
  Ended execution of HLS::WeightedCliqueRegisterBinding(WEIGHTED_TS)::min_max_1_fixp:+ in 0.01 seconds
  Starting execution of HLS::PortSwapping::min_max_1_fixp
  Ended execution of HLS::PortSwapping::min_max_1_fixp:= in 0.00 seconds
  Starting execution of HLS::MuxInterconnectionBinding::min_max_1_fixp
    Connection Binding Information for function min_max_1_fixp:
      Number of allocated multiplexers (2-to-1 equivalent): 17
      Total number of bit-level multiplexers: 542
      Source: BMEMORY_CTRLN_21_i0 Target: ui_cond_expr_FU_32_32_32_32_25_i1(1)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i0 Target: ui_cond_expr_FU_32_32_32_32_25_i2(1)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i0 Target: ui_cond_expr_FU_32_32_32_32_25_i5(1)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i0 Target: ui_cond_expr_FU_32_32_32_32_25_i8(1)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i0 Target: ui_gt_expr_FU_32_32_32_28_i0(0)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i0 Target: ui_gt_expr_FU_32_32_32_28_i2(0)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i0 Target: ui_lt_expr_FU_32_32_32_31_i0(0)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i0 Target: ui_lt_expr_FU_32_32_32_31_i2(0)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i1 Target: reg_14(0)  connected by: MUX_TREE [2] => MUX_29_reg_14_0_0_0(T)
      Source: BMEMORY_CTRLN_21_i1 Target: reg_15(0)  connected by: MUX_TREE [1] => MUX_30_reg_15_0_0_0(T)
      Source: BMEMORY_CTRLN_21_i1 Target: reg_17(0)  connected by: MUX_TREE [2] => MUX_32_reg_17_0_0_0(T)
      Source: BMEMORY_CTRLN_21_i1 Target: reg_18(0)  connected by: MUX_TREE [1] => MUX_33_reg_18_0_0_0(T)
      Source: BMEMORY_CTRLN_21_i1 Target: reg_5(0)  connected by: MUX_TREE [1] => MUX_38_reg_5_0_0_0(T)
      Source: BMEMORY_CTRLN_21_i1 Target: reg_6(0)  connected by: MUX_TREE [1] => MUX_39_reg_6_0_0_0(T)
      Source: BMEMORY_CTRLN_21_i1 Target: reg_9(0)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i1 Target: ui_gt_expr_FU_32_32_32_28_i1(0)  connected by: DIRECT_CONNECTION
      Source: BMEMORY_CTRLN_21_i1 Target: ui_lt_expr_FU_32_32_32_31_i1(0)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_0 Target: ui_eq_expr_FU_32_0_32_27_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_0 Target: ui_extract_bit_expr_FU_3_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_0 Target: uu_conv_conn_obj_0(0)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_010 Target: lt_expr_FU_32_0_32_22_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_0100000 Target: BMEMORY_CTRLN_21_i0(2)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_0100000 Target: BMEMORY_CTRLN_21_i1(2)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: BMEMORY_CTRLN_21_i0(3)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: BMEMORY_CTRLN_21_i1(3)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: lut_expr_FU_4_i0(0)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_bit_ior_concat_expr_FU_24_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_bit_ior_concat_expr_FU_24_i0(2)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_lshift_expr_FU_32_0_32_30_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_lshift_expr_FU_32_0_32_30_i1(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_lshift_expr_FU_32_0_32_30_i2(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_plus_expr_FU_32_0_32_33_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_plus_expr_FU_32_0_32_34_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_rshift_expr_FU_32_0_32_37_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_rshift_expr_FU_32_0_32_37_i1(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_rshift_expr_FU_32_0_32_37_i2(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: ui_rshift_expr_FU_32_0_32_37_i3(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: uu_conv_conn_obj_1(0)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1 Target: uu_conv_conn_obj_4(0)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_10 Target: ui_eq_expr_FU_32_0_32_26_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_10 Target: ui_lshift_expr_FU_32_0_32_29_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_10 Target: ui_lshift_expr_FU_32_0_32_29_i1(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_10 Target: ui_lshift_expr_FU_32_0_32_29_i2(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_100 Target: lut_expr_FU_5_i0(0)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1111111111111111111111111111111 Target: ui_bit_and_expr_FU_32_0_32_23_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_1111111111111111111111111111111 Target: ui_plus_expr_FU_32_0_32_35_i0(1)  connected by: DIRECT_CONNECTION
      Source: CONSTANT_11111111111111111111111111111111 Target: ui_plus_expr_FU_32_0_32_32_i0(1)  connected by: DIRECT_CONNECTION
      Source: IN_PORT_Pd5 Target: BMEMORY_CTRLN_21_i1(1)  connected by: MUX_TREE [2] => MUX_5_BMEMORY_CTRLN_21_i1_1_0_0(T)
      Source: IN_PORT_Pd5 Target: ui_pointer_plus_expr_FU_32_32_32_36_i0(0)  connected by: DIRECT_CONNECTION
      Source: IN_PORT_Pd5 Target: ui_pointer_plus_expr_FU_32_32_32_36_i1(0)  connected by: DIRECT_CONNECTION
      Source: IN_PORT_Pd5 Target: ui_pointer_plus_expr_FU_32_32_32_36_i2(0)  connected by: DIRECT_CONNECTION
      Source: IN_PORT_Pd6 Target: UIdata_converter_FU_2_i0(0)  connected by: DIRECT_CONNECTION
      Source: IN_PORT_Pd6 Target: ui_eq_expr_FU_32_0_32_26_i0(0)  connected by: DIRECT_CONNECTION
      Source: IN_PORT_Pd6 Target: ui_plus_expr_FU_32_0_32_32_i0(0)  connected by: DIRECT_CONNECTION
      Source: IN_PORT_Pd7 Target: BMEMORY_CTRLN_21_i1(1)  connected by: MUX_TREE [2] => MUX_5_BMEMORY_CTRLN_21_i1_1_0_0(F)
      Source: IN_PORT_Pd8 Target: BMEMORY_CTRLN_21_i0(1)  connected by: MUX_TREE [2] => MUX_1_BMEMORY_CTRLN_21_i0_1_0_0(F)
      Source: UIdata_converter_FU_2_i0 Target: lt_expr_FU_32_0_32_22_i0(0)  connected by: DIRECT_CONNECTION
      Source: lt_expr_FU_32_0_32_22_i0 Target: lut_expr_FU_5_i0(1)  connected by: DIRECT_CONNECTION
      Source: lt_expr_FU_32_0_32_22_i0 Target: reg_1(0)  connected by: DIRECT_CONNECTION
      Source: lut_expr_FU_4_i0 Target: reg_2(0)  connected by: DIRECT_CONNECTION
      Source: lut_expr_FU_5_i0 Target: reg_3(0)  connected by: DIRECT_CONNECTION
      Source: multi_read_cond_FU_6_i0 Target: OUT_MULTIIF_min_max_1_fixp_424769_425164(0)  connected by: DIRECT_CONNECTION
      Source: read_cond_FU_16_i0 Target: OUT_CONDITION_min_max_1_fixp_424769_424944(0)  connected by: DIRECT_CONNECTION
      Source: read_cond_FU_20_i0 Target: OUT_CONDITION_min_max_1_fixp_424769_424950(0)  connected by: DIRECT_CONNECTION
      Source: reg_0 Target: ui_rshift_expr_FU_32_0_32_37_i2(0)  connected by: DIRECT_CONNECTION
      Source: reg_1 Target: multi_read_cond_FU_6_i0(0)  connected by: DIRECT_CONNECTION
      Source: reg_10 Target: ui_cond_expr_FU_32_32_32_32_25_i0(2)  connected by: DIRECT_CONNECTION
      Source: reg_11 Target: ui_cond_expr_FU_32_32_32_32_25_i3(1)  connected by: DIRECT_CONNECTION
      Source: reg_11 Target: ui_cond_expr_FU_32_32_32_32_25_i6(2)  connected by: DIRECT_CONNECTION
      Source: reg_12 Target: ui_cond_expr_FU_32_32_32_32_25_i0(0)  connected by: DIRECT_CONNECTION
      Source: reg_12 Target: ui_cond_expr_FU_32_32_32_32_25_i3(0)  connected by: DIRECT_CONNECTION
      Source: reg_13 Target: ui_cond_expr_FU_32_32_32_32_25_i6(0)  connected by: DIRECT_CONNECTION
      Source: reg_14 Target: uu_conv_conn_obj_3(0)  connected by: DIRECT_CONNECTION
      Source: reg_15 Target: ui_cond_expr_FU_32_32_32_32_25_i2(2)  connected by: DIRECT_CONNECTION
      Source: reg_15 Target: ui_gt_expr_FU_32_32_32_28_i2(1)  connected by: DIRECT_CONNECTION
      Source: reg_16 Target: ui_lshift_expr_FU_32_0_32_29_i2(0)  connected by: DIRECT_CONNECTION
      Source: reg_17 Target: uu_conv_conn_obj_2(0)  connected by: DIRECT_CONNECTION
      Source: reg_18 Target: ui_cond_expr_FU_32_32_32_32_25_i7(1)  connected by: DIRECT_CONNECTION
      Source: reg_18 Target: ui_cond_expr_FU_32_32_32_32_25_i8(2)  connected by: DIRECT_CONNECTION
      Source: reg_18 Target: ui_lt_expr_FU_32_32_32_31_i2(1)  connected by: DIRECT_CONNECTION
      Source: reg_19 Target: BMEMORY_CTRLN_21_i0(1)  connected by: MUX_TREE [2] => MUX_1_BMEMORY_CTRLN_21_i0_1_0_0(T)
      Source: reg_2 Target: read_cond_FU_16_i0(0)  connected by: DIRECT_CONNECTION
      Source: reg_3 Target: multi_read_cond_FU_6_i0(0)  connected by: DIRECT_CONNECTION
      Source: reg_4 Target: ui_lshift_expr_FU_32_0_32_29_i0(0)  connected by: DIRECT_CONNECTION
      Source: reg_4 Target: ui_plus_expr_FU_32_0_32_33_i0(0)  connected by: DIRECT_CONNECTION
      Source: reg_4 Target: ui_rshift_expr_FU_32_0_32_37_i1(0)  connected by: DIRECT_CONNECTION
      Source: reg_4 Target: uu_conv_conn_obj_5(0)  connected by: DIRECT_CONNECTION
      Source: reg_5 Target: ui_cond_expr_FU_32_32_32_32_25_i1(2)  connected by: DIRECT_CONNECTION
      Source: reg_5 Target: ui_gt_expr_FU_32_32_32_28_i0(1)  connected by: DIRECT_CONNECTION
      Source: reg_6 Target: ui_cond_expr_FU_32_32_32_32_25_i4(1)  connected by: DIRECT_CONNECTION
      Source: reg_6 Target: ui_cond_expr_FU_32_32_32_32_25_i5(2)  connected by: DIRECT_CONNECTION
      Source: reg_6 Target: ui_lt_expr_FU_32_32_32_31_i0(1)  connected by: DIRECT_CONNECTION
      Source: reg_7 Target: read_cond_FU_20_i0(0)  connected by: DIRECT_CONNECTION
      Source: reg_8 Target: reg_0(0)  connected by: MUX_TREE [1] => MUX_23_reg_0_0_0_0(T)
      Source: reg_9 Target: ui_cond_expr_FU_32_32_32_32_25_i0(1)  connected by: DIRECT_CONNECTION
      Source: reg_9 Target: ui_cond_expr_FU_32_32_32_32_25_i6(1)  connected by: DIRECT_CONNECTION
      Source: ui_bit_and_expr_FU_32_0_32_23_i0 Target: ui_lshift_expr_FU_32_0_32_30_i0(0)  connected by: DIRECT_CONNECTION
      Source: ui_bit_ior_concat_expr_FU_24_i0 Target: reg_4(0)  connected by: MUX_TREE [1] => MUX_37_reg_4_0_0_0(T)
      Source: ui_cond_expr_FU_32_32_32_32_25_i0 Target: reg_14(0)  connected by: MUX_TREE [2] => MUX_29_reg_14_0_0_0(F)
      Source: ui_cond_expr_FU_32_32_32_32_25_i0 Target: reg_15(0)  connected by: MUX_TREE [1] => MUX_30_reg_15_0_0_0(F)
      Source: ui_cond_expr_FU_32_32_32_32_25_i0 Target: reg_5(0)  connected by: MUX_TREE [1] => MUX_38_reg_5_0_0_0(F)
      Source: ui_cond_expr_FU_32_32_32_32_25_i1 Target: reg_10(0)  connected by: DIRECT_CONNECTION
      Source: ui_cond_expr_FU_32_32_32_32_25_i1 Target: ui_gt_expr_FU_32_32_32_28_i1(1)  connected by: DIRECT_CONNECTION
      Source: ui_cond_expr_FU_32_32_32_32_25_i2 Target: reg_14(0)  connected by: MUX_TREE [2] => MUX_29_reg_14_0_0_1(T)
      Source: ui_cond_expr_FU_32_32_32_32_25_i3 Target: reg_17(0)  connected by: MUX_TREE [2] => MUX_32_reg_17_0_0_0(F)
      Source: ui_cond_expr_FU_32_32_32_32_25_i3 Target: reg_18(0)  connected by: MUX_TREE [1] => MUX_33_reg_18_0_0_0(F)
      Source: ui_cond_expr_FU_32_32_32_32_25_i3 Target: reg_6(0)  connected by: MUX_TREE [1] => MUX_39_reg_6_0_0_0(F)
      Source: ui_cond_expr_FU_32_32_32_32_25_i4 Target: reg_11(0)  connected by: DIRECT_CONNECTION
      Source: ui_cond_expr_FU_32_32_32_32_25_i4 Target: ui_lt_expr_FU_32_32_32_31_i1(1)  connected by: DIRECT_CONNECTION
      Source: ui_cond_expr_FU_32_32_32_32_25_i5 Target: ui_cond_expr_FU_32_32_32_32_25_i4(2)  connected by: DIRECT_CONNECTION
      Source: ui_cond_expr_FU_32_32_32_32_25_i6 Target: ui_cond_expr_FU_32_32_32_32_25_i3(2)  connected by: DIRECT_CONNECTION
      Source: ui_cond_expr_FU_32_32_32_32_25_i7 Target: reg_17(0)  connected by: MUX_TREE [2] => MUX_32_reg_17_0_0_1(T)
      Source: ui_cond_expr_FU_32_32_32_32_25_i8 Target: ui_cond_expr_FU_32_32_32_32_25_i7(2)  connected by: DIRECT_CONNECTION
      Source: ui_eq_expr_FU_32_0_32_26_i0 Target: lut_expr_FU_5_i0(2)  connected by: DIRECT_CONNECTION
      Source: ui_eq_expr_FU_32_0_32_27_i0 Target: reg_7(0)  connected by: DIRECT_CONNECTION
      Source: ui_extract_bit_expr_FU_3_i0 Target: lut_expr_FU_4_i0(1)  connected by: DIRECT_CONNECTION
      Source: ui_gt_expr_FU_32_32_32_28_i0 Target: ui_cond_expr_FU_32_32_32_32_25_i1(0)  connected by: DIRECT_CONNECTION
      Source: ui_gt_expr_FU_32_32_32_28_i0 Target: ui_cond_expr_FU_32_32_32_32_25_i4(0)  connected by: DIRECT_CONNECTION
      Source: ui_gt_expr_FU_32_32_32_28_i1 Target: reg_12(0)  connected by: DIRECT_CONNECTION
      Source: ui_gt_expr_FU_32_32_32_28_i2 Target: ui_cond_expr_FU_32_32_32_32_25_i2(0)  connected by: DIRECT_CONNECTION
      Source: ui_gt_expr_FU_32_32_32_28_i2 Target: ui_cond_expr_FU_32_32_32_32_25_i7(0)  connected by: DIRECT_CONNECTION
      Source: ui_lshift_expr_FU_32_0_32_29_i0 Target: ui_pointer_plus_expr_FU_32_32_32_36_i1(1)  connected by: DIRECT_CONNECTION
      Source: ui_lshift_expr_FU_32_0_32_29_i1 Target: ui_pointer_plus_expr_FU_32_32_32_36_i0(1)  connected by: DIRECT_CONNECTION
      Source: ui_lshift_expr_FU_32_0_32_29_i2 Target: ui_pointer_plus_expr_FU_32_32_32_36_i2(1)  connected by: DIRECT_CONNECTION
      Source: ui_lshift_expr_FU_32_0_32_30_i0 Target: reg_0(0)  connected by: MUX_TREE [1] => MUX_23_reg_0_0_0_0(F)
      Source: ui_lshift_expr_FU_32_0_32_30_i1 Target: ui_bit_ior_concat_expr_FU_24_i0(0)  connected by: DIRECT_CONNECTION
      Source: ui_lshift_expr_FU_32_0_32_30_i2 Target: reg_8(0)  connected by: DIRECT_CONNECTION
      Source: ui_lshift_expr_FU_32_0_32_30_i2 Target: ui_rshift_expr_FU_32_0_32_37_i3(0)  connected by: DIRECT_CONNECTION
      Source: ui_lt_expr_FU_32_32_32_31_i0 Target: ui_cond_expr_FU_32_32_32_32_25_i5(0)  connected by: DIRECT_CONNECTION
      Source: ui_lt_expr_FU_32_32_32_31_i1 Target: reg_13(0)  connected by: DIRECT_CONNECTION
      Source: ui_lt_expr_FU_32_32_32_31_i2 Target: ui_cond_expr_FU_32_32_32_32_25_i8(0)  connected by: DIRECT_CONNECTION
      Source: ui_plus_expr_FU_32_0_32_32_i0 Target: ui_extract_bit_expr_FU_3_i0(0)  connected by: DIRECT_CONNECTION
      Source: ui_plus_expr_FU_32_0_32_32_i0 Target: ui_rshift_expr_FU_32_0_32_37_i0(0)  connected by: DIRECT_CONNECTION
      Source: ui_plus_expr_FU_32_0_32_33_i0 Target: ui_lshift_expr_FU_32_0_32_29_i1(0)  connected by: DIRECT_CONNECTION
      Source: ui_plus_expr_FU_32_0_32_34_i0 Target: ui_lshift_expr_FU_32_0_32_30_i1(0)  connected by: DIRECT_CONNECTION
      Source: ui_plus_expr_FU_32_0_32_35_i0 Target: ui_lshift_expr_FU_32_0_32_30_i2(0)  connected by: DIRECT_CONNECTION
      Source: ui_pointer_plus_expr_FU_32_32_32_36_i0 Target: BMEMORY_CTRLN_21_i1(1)  connected by: MUX_TREE [1] => MUX_5_BMEMORY_CTRLN_21_i1_1_0_1(T)
      Source: ui_pointer_plus_expr_FU_32_32_32_36_i1 Target: BMEMORY_CTRLN_21_i0(1)  connected by: MUX_TREE [1] => MUX_1_BMEMORY_CTRLN_21_i0_1_0_1(T)
      Source: ui_pointer_plus_expr_FU_32_32_32_36_i2 Target: reg_19(0)  connected by: DIRECT_CONNECTION
      Source: ui_rshift_expr_FU_32_0_32_37_i0 Target: ui_bit_and_expr_FU_32_0_32_23_i0(0)  connected by: DIRECT_CONNECTION
      Source: ui_rshift_expr_FU_32_0_32_37_i1 Target: ui_plus_expr_FU_32_0_32_34_i0(0)  connected by: DIRECT_CONNECTION
      Source: ui_rshift_expr_FU_32_0_32_37_i2 Target: ui_plus_expr_FU_32_0_32_35_i0(0)  connected by: DIRECT_CONNECTION
      Source: ui_rshift_expr_FU_32_0_32_37_i3 Target: ui_eq_expr_FU_32_0_32_27_i0(0)  connected by: DIRECT_CONNECTION
      Source: uu_conv_conn_obj_0 Target: reg_14(0)  connected by: MUX_TREE [2] => MUX_29_reg_14_0_0_1(F)
      Source: uu_conv_conn_obj_0 Target: reg_17(0)  connected by: MUX_TREE [2] => MUX_32_reg_17_0_0_1(F)
      Source: uu_conv_conn_obj_1 Target: reg_4(0)  connected by: MUX_TREE [1] => MUX_37_reg_4_0_0_0(F)
      Source: uu_conv_conn_obj_2 Target: BMEMORY_CTRLN_21_i0(0)  connected by: DIRECT_CONNECTION
      Source: uu_conv_conn_obj_3 Target: BMEMORY_CTRLN_21_i1(0)  connected by: DIRECT_CONNECTION
      Source: uu_conv_conn_obj_4 Target: reg_16(0)  connected by: MUX_TREE [1] => MUX_31_reg_16_0_0_0(T)
      Source: uu_conv_conn_obj_5 Target: reg_16(0)  connected by: MUX_TREE [1] => MUX_31_reg_16_0_0_0(F)
  Ended execution of HLS::MuxInterconnectionBinding::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::VirtualDesignFlow::min_max_1_fixp
  Ended execution of HLS::VirtualDesignFlow::min_max_1_fixp in 0.00 seconds
  Starting execution of HLS::ClassicDatapathCreator::min_max_1_fixp
    Total number of flip-flops in function min_max_1_fixp: 452
  Ended execution of HLS::ClassicDatapathCreator::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::FsmControllerCreator::min_max_1_fixp
  Ended execution of HLS::FsmControllerCreator::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::TopEntityCreation::min_max_1_fixp
  Ended execution of HLS::TopEntityCreation::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::AddLibrary()::min_max_1_fixp
  Ended execution of HLS::AddLibrary()::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::MinimalInterfaceGeneration::min_max_1_fixp
  Ended execution of HLS::MinimalInterfaceGeneration::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::AddLibrary(Interfaced)::min_max_1_fixp
  Ended execution of HLS::AddLibrary(Interfaced)::min_max_1_fixp:+ in 0.00 seconds
  Starting execution of HLS::StandardHLSFlow::min_max_1_fixp
  Ended execution of HLS::StandardHLSFlow::min_max_1_fixp in 0.00 seconds
  Starting execution of HLS::HLSFlow::min_max_1_fixp
  Ended execution of HLS::HLSFlow::min_max_1_fixp in 0.00 seconds
  Starting execution of HLS::GenerateHdl
[0m  Ended execution of HLS::GenerateHdl:+ in 0.00 seconds
  Starting execution of HLS::GenerateSynthesisScripts
  Ended execution of HLS::GenerateSynthesisScripts:+ in 0.05 seconds
  Starting execution of HLS::TestVectorParser
  Ended execution of HLS::TestVectorParser:+ in 0.00 seconds
  Starting execution of HLS::TestbenchMemoryAllocation
    Parameter Pd5 (424770) (testvector 0) allocated at 1073741824 : reserved_mem_size = 176
  Padding of 16 for parameter Pd5
    Parameter Pd7 (424772) (testvector 0) allocated at 1073742016 : reserved_mem_size = 4
  Padding of 28 for parameter Pd7
    Parameter Pd8 (424773) (testvector 0) allocated at 1073742048 : reserved_mem_size = 4
  Padding of 28 for parameter Pd8
  Ended execution of HLS::TestbenchMemoryAllocation:+ in 0.00 seconds
  Starting execution of CBackend::HighLevelSynthesis
    C-based testbench generation for function min_max_1_fixp: /mnt/c/Users/marco/Desktop/COaT_project/Tests/FromPanda_min_max/HLS_output//simulation/values.c
    Prepared testbench
  Ended execution of CBackend::HighLevelSynthesis:+ in 0.01 seconds
  Starting execution of HLS::TestbenchValuesCGeneration
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
warning: overriding the module target triple with i386-unknown-linux-gnu [-Woverride-module]
1 warning generated.
  Ended execution of HLS::TestbenchValuesCGeneration:+ in 0.19 seconds
  Starting execution of HLS::MinimalTestbenchGeneration
  Ended execution of HLS::MinimalTestbenchGeneration:+ in 0.00 seconds
  Starting execution of HLS::TestbenchGeneration
  Ended execution of HLS::TestbenchGeneration in 0.00 seconds
  Starting execution of HLS::GenerateSimulationScript
  Ended execution of HLS::GenerateSimulationScript:+ in 0.04 seconds
  Starting execution of HLS::WriteHLSSummary
    Summary of resources:
       - BMEMORY_CTRLN: 1
       - MUX_GATE: 17
       - UIdata_converter_FU: 1
       - UUdata_converter_FU: 11
       - constant_value: 8
       - lt_expr_FU: 1
       - lut_expr_FU: 2
       - multi_read_cond_FU: 1
       - read_cond_FU: 2
       - register_SE: 12
       - register_STD: 8
       - ui_bit_and_expr_FU: 1
       - ui_bit_ior_concat_expr_FU: 1
       - ui_cond_expr_FU: 9
       - ui_eq_expr_FU: 2
       - ui_extract_bit_expr_FU: 1
       - ui_gt_expr_FU: 3
       - ui_lshift_expr_FU: 6
       - ui_lt_expr_FU: 3
       - ui_plus_expr_FU: 4
       - ui_pointer_plus_expr_FU: 3
       - ui_rshift_expr_FU: 4
  Ended execution of HLS::WriteHLSSummary:= in 0.00 seconds
  Starting execution of HLS::SimulationEvaluation
make: Entering directory '/mnt/c/Users/marco/Desktop/COaT_project/Tests/FromPanda_min_max/HLS_output/verilator_beh/verilator_obj'
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing    -Os -c -o testbench_min_max_1_fixp_main.o /mnt/c/Users/marco/Desktop/COaT_project/Tests/FromPanda_min_max/HLS_output//simulation/testbench_min_max_1_fixp_main.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing    -Os -c -o verilated.o /usr/share/verilator/include/verilated.cpp
/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmin_max_1_fixp_tb.cpp Vmin_max_1_fixp_tb__Slow.cpp Vmin_max_1_fixp_tb__Syms.cpp > Vmin_max_1_fixp_tb__ALL.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing    -Os -c -o Vmin_max_1_fixp_tb__ALL.o Vmin_max_1_fixp_tb__ALL.cpp
ar -cr Vmin_max_1_fixp_tb__ALL.a Vmin_max_1_fixp_tb__ALL.o
ranlib Vmin_max_1_fixp_tb__ALL.a
g++    testbench_min_max_1_fixp_main.o verilated.o Vmin_max_1_fixp_tb__ALL.a   -static    -o Vmin_max_1_fixp_tb
make: Leaving directory '/mnt/c/Users/marco/Desktop/COaT_project/Tests/FromPanda_min_max/HLS_output/verilator_beh/verilator_obj'
Start reading vector           1's values from input file.

Value found for input Pd5: 01000000000000000000000000000000
Value found for input Pd6: 00000000000000000000000000001010
Value found for input Pd7: 01000000000000000000000011000000
Value found for input Pd8: 01000000000000000000000011100000
Reading of vector values from input file completed. Simulation started.
Pd5 = _bambu_testbench_mem_[Pd5 +           0 - base_addr] = 254  expected = 254 

Pd5 = _bambu_testbench_mem_[Pd5 +           1 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           2 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           3 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           4 - base_addr] = 115  expected = 115 

Pd5 = _bambu_testbench_mem_[Pd5 +           5 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           6 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           7 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           8 - base_addr] = 100  expected = 100 

Pd5 = _bambu_testbench_mem_[Pd5 +           9 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          10 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          11 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          12 - base_addr] = 102  expected = 102 

Pd5 = _bambu_testbench_mem_[Pd5 +          13 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          14 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          15 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          16 - base_addr] = 102  expected = 102 

Pd5 = _bambu_testbench_mem_[Pd5 +          17 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          18 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          19 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          20 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +          21 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          22 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          23 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          24 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          25 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          26 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          27 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          28 - base_addr] = 103  expected = 103 

Pd5 = _bambu_testbench_mem_[Pd5 +          29 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          30 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          31 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          32 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +          33 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          34 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          35 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          36 - base_addr] = 119  expected = 119 

Pd5 = _bambu_testbench_mem_[Pd5 +          37 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          38 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          39 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          40 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          41 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          42 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          43 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          44 - base_addr] =  72  expected =  72 

Pd5 = _bambu_testbench_mem_[Pd5 +          45 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          46 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          47 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          48 - base_addr] =  65  expected =  65 

Pd5 = _bambu_testbench_mem_[Pd5 +          49 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          50 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          51 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          52 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          53 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          54 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          55 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          56 - base_addr] =  69  expected =  69 

Pd5 = _bambu_testbench_mem_[Pd5 +          57 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          58 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          59 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          60 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          61 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          62 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          63 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          64 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          65 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          66 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          67 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          68 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +          69 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          70 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          71 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          72 - base_addr] =  68  expected =  68 

Pd5 = _bambu_testbench_mem_[Pd5 +          73 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          74 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          75 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          76 - base_addr] = 115  expected = 115 

Pd5 = _bambu_testbench_mem_[Pd5 +          77 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          78 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          79 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          80 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          81 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          82 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          83 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          84 - base_addr] =  69  expected =  69 

Pd5 = _bambu_testbench_mem_[Pd5 +          85 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          86 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          87 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          88 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          89 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          90 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          91 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          92 - base_addr] = 119  expected = 119 

Pd5 = _bambu_testbench_mem_[Pd5 +          93 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          94 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          95 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          96 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          97 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          98 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          99 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         100 - base_addr] = 100  expected = 100 

Pd5 = _bambu_testbench_mem_[Pd5 +         101 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         102 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         103 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         104 - base_addr] = 115  expected = 115 

Pd5 = _bambu_testbench_mem_[Pd5 +         105 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         106 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         107 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         108 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +         109 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         110 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         111 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         112 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +         113 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         114 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         115 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         116 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +         117 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         118 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         119 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         120 - base_addr] = 102  expected = 102 

Pd5 = _bambu_testbench_mem_[Pd5 +         121 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         122 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         123 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         124 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +         125 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         126 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         127 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         128 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +         129 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         130 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         131 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         132 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +         133 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         134 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         135 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         136 - base_addr] = 114  expected = 114 

Pd5 = _bambu_testbench_mem_[Pd5 +         137 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         138 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         139 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         140 - base_addr] = 100  expected = 100 

Pd5 = _bambu_testbench_mem_[Pd5 +         141 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         142 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         143 -double free or corruption (out)
Start reading vector           1's values from input file.

Value found for input Pd5: 01000000000000000000000000000000
Value found for input Pd6: 00000000000000000000000000001010
Value found for input Pd7: 01000000000000000000000011000000
Value found for input Pd8: 01000000000000000000000011100000
Reading of vector values from input file completed. Simulation started.
Pd5 = _bambu_testbench_mem_[Pd5 +           0 - base_addr] = 254  expected = 254 

Pd5 = _bambu_testbench_mem_[Pd5 +           1 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           2 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           3 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           4 - base_addr] = 115  expected = 115 

Pd5 = _bambu_testbench_mem_[Pd5 +           5 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           6 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           7 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +           8 - base_addr] = 100  expected = 100 

Pd5 = _bambu_testbench_mem_[Pd5 +           9 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          10 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          11 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          12 - base_addr] = 102  expected = 102 

Pd5 = _bambu_testbench_mem_[Pd5 +          13 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          14 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          15 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          16 - base_addr] = 102  expected = 102 

Pd5 = _bambu_testbench_mem_[Pd5 +          17 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          18 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          19 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          20 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +          21 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          22 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          23 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          24 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          25 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          26 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          27 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          28 - base_addr] = 103  expected = 103 

Pd5 = _bambu_testbench_mem_[Pd5 +          29 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          30 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          31 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          32 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +          33 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          34 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          35 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          36 - base_addr] = 119  expected = 119 

Pd5 = _bambu_testbench_mem_[Pd5 +          37 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          38 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          39 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          40 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          41 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          42 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          43 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          44 - base_addr] =  72  expected =  72 

Pd5 = _bambu_testbench_mem_[Pd5 +          45 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          46 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          47 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          48 - base_addr] =  65  expected =  65 

Pd5 = _bambu_testbench_mem_[Pd5 +          49 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          50 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          51 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          52 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          53 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          54 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          55 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          56 - base_addr] =  69  expected =  69 

Pd5 = _bambu_testbench_mem_[Pd5 +          57 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          58 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          59 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          60 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          61 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          62 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          63 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          64 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          65 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          66 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          67 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          68 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +          69 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          70 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          71 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          72 - base_addr] =  68  expected =  68 

Pd5 = _bambu_testbench_mem_[Pd5 +          73 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          74 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          75 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          76 - base_addr] = 115  expected = 115 

Pd5 = _bambu_testbench_mem_[Pd5 +          77 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          78 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          79 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          80 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          81 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          82 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          83 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          84 - base_addr] =  69  expected =  69 

Pd5 = _bambu_testbench_mem_[Pd5 +          85 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          86 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          87 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          88 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +          89 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          90 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          91 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          92 - base_addr] = 119  expected = 119 

Pd5 = _bambu_testbench_mem_[Pd5 +          93 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          94 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          95 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          96 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +          97 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          98 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +          99 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         100 - base_addr] = 100  expected = 100 

Pd5 = _bambu_testbench_mem_[Pd5 +         101 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         102 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         103 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         104 - base_addr] = 115  expected = 115 

Pd5 = _bambu_testbench_mem_[Pd5 +         105 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         106 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         107 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         108 - base_addr] =  70  expected =  70 

Pd5 = _bambu_testbench_mem_[Pd5 +         109 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         110 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         111 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         112 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +         113 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         114 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         115 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         116 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +         117 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         118 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         119 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         120 - base_addr] = 102  expected = 102 

Pd5 = _bambu_testbench_mem_[Pd5 +         121 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         122 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         123 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         124 - base_addr] =  97  expected =  97 

Pd5 = _bambu_testbench_mem_[Pd5 +         125 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         126 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         127 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         128 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +         129 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         130 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         131 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         132 - base_addr] = 101  expected = 101 

Pd5 = _bambu_testbench_mem_[Pd5 +         133 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         134 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         135 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         136 - base_addr] = 114  expected = 114 

Pd5 = _bambu_testbench_mem_[Pd5 +         137 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         138 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         139 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         140 - base_addr] = 100  expected = 100 

Pd5 = _bambu_testbench_mem_[Pd5 +         141 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         142 - base_addr] =   0  expected =   0 

Pd5 = _bambu_testbench_mem_[Pd5 +         143 -double free or corruption (out)
File "/mnt/c/Users/marco/Desktop/COaT_project/Tests/FromPanda_min_max/results.txt" opened
error -> Expected a number of cycles different from zero. Something wrong happened during the simulation!

Please report bugs to <panda-info@polimi.it>

