
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10468 
WARNING: [Synth 8-2490] overwriting previous definition of module lab [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/32mpy_booth.v:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 445.117 ; gain = 110.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:8]
INFO: [Synth 8-6157] synthesizing module 'system_vga_flyinglogo_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:3032]
INFO: [Synth 8-6155] done synthesizing module 'system_vga_flyinglogo_0_wrapper' (1#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:3032]
INFO: [Synth 8-6157] synthesizing module 'system_util_vector_logic_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:3049]
INFO: [Synth 8-6155] done synthesizing module 'system_util_vector_logic_0_wrapper' (2#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:3049]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:3060]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_wrapper' (3#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:3060]
INFO: [Synth 8-6157] synthesizing module 'system_clock_generator_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4413]
INFO: [Synth 8-6155] done synthesizing module 'system_clock_generator_0_wrapper' (4#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4413]
INFO: [Synth 8-6157] synthesizing module 'system_axi_vdma_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4468]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_vdma_0_wrapper' (5#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4468]
INFO: [Synth 8-6157] synthesizing module 'system_axi_spdif_tx_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4665]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_spdif_tx_0_wrapper' (6#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4665]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_3_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4726]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_3_wrapper' (7#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:4726]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_2_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:5139]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_2_wrapper' (8#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:5139]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_1_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:5552]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_1_wrapper' (9#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:5552]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:5965]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_0_wrapper' (10#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:5965]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6378]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_0_wrapper' (11#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6378]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_tx_16b_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6437]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_tx_16b_0_wrapper' (12#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6437]
INFO: [Synth 8-6157] synthesizing module 'system_axi_dma_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6518]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_dma_0_wrapper' (13#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6518]
INFO: [Synth 8-6157] synthesizing module 'system_axi_clkgen_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6733]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_clkgen_0_wrapper' (14#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6733]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ahblite_bridge_0_wrapper' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6780]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ahblite_bridge_0_wrapper' (15#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:6780]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (16#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'MYIP_TOP' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/MYIP_TOP.v:2]
	Parameter TRN_IDLE bound to: 2'b00 
	Parameter TRN_BUSY bound to: 2'b01 
	Parameter TRN_NONSEQ bound to: 2'b10 
	Parameter TRN_SEQ bound to: 2'b11 
	Parameter RSP_OKAY bound to: 2'b00 
	Parameter RSP_ERROR bound to: 2'b01 
	Parameter RSP_RETRY bound to: 2'b10 
	Parameter RSP_SPLIT bound to: 2'b11 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/MYIP_TOP.v:101]
INFO: [Synth 8-6157] synthesizing module 'lab' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/32mpy_booth.v:2]
INFO: [Synth 8-6155] done synthesizing module 'lab' (17#1) [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/32mpy_booth.v:2]
ERROR: [Synth 8-448] named port connection 'ctrl' does not exist for instance 'lab' of module 'lab' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/MYIP_TOP.v:104]
ERROR: [Synth 8-448] named port connection 'addr' does not exist for instance 'lab' of module 'lab' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/MYIP_TOP.v:105]
ERROR: [Synth 8-448] named port connection 'din' does not exist for instance 'lab' of module 'lab' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/MYIP_TOP.v:106]
ERROR: [Synth 8-448] named port connection 'Partial_Product' does not exist for instance 'lab' of module 'lab' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/MYIP_TOP.v:107]
ERROR: [Synth 8-6156] failed synthesizing module 'MYIP_TOP' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/MYIP_TOP.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'system' [D:/Lab10/BOOTH/BOOTH/Booth/Booth.srcs/sources_1/imports/vivado_demo/code/system.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 483.199 ; gain = 148.871
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May 20 08:05:00 2019...
