{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608471360980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608471360999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 16:36:00 2020 " "Processing started: Sun Dec 20 16:36:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608471360999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471360999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lock -c Lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lock -c Lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471360999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608471362667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608471362667 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench.v " "Can't analyze file -- file testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608471398448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_control " "Found entity 1: bcd_control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_counter " "Found entity 1: refresh_counter" {  } { { "refresh_counter.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/refresh_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file anode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 anode_control " "Found entity 1: anode_control" {  } { { "anode_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/anode_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_cathodes.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_cathodes.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_cathodes " "Found entity 1: bcd_to_cathodes" {  } { { "bcd_to_cathodes.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_to_cathodes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/increase_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/increase_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 increase_digit " "Found entity 1: increase_digit" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_anode.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_anode.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_anode " "Found entity 1: shift_anode" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/state_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/state_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_manager " "Found entity 1: state_manager" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file show_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 show_manager " "Found entity 1: show_manager" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_saver.v 1 1 " "Found 1 design units, including 1 entities, in source file data_saver.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_saver " "Found entity 1: data_saver" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/state_indicator.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/state_indicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_indicator " "Found entity 1: state_indicator" {  } { { "output_files/state_indicator.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471398625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398625 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(191) " "Verilog HDL Instantiation warning at top.v(191): instance has no name" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 191 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608471398627 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(241) " "Verilog HDL Instantiation warning at top.v(241): instance has no name" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 241 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608471398628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608471398785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_button_next " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_button_next\"" {  } { { "top.v" "button_debouncer_button_next" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.v(40) " "Verilog HDL assignment warning at button_debouncer.v(40): truncated value with size 32 to match size of target (16)" {  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471398799 "|top|button_debouncer:button_debouncer_button_next"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:refreshclock_generator " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:refreshclock_generator\"" {  } { { "top.v" "refreshclock_generator" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_counter refresh_counter:Refreshcounter_wrapper " "Elaborating entity \"refresh_counter\" for hierarchy \"refresh_counter:Refreshcounter_wrapper\"" {  } { { "top.v" "Refreshcounter_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 refresh_counter.v(7) " "Verilog HDL assignment warning at refresh_counter.v(7): truncated value with size 32 to match size of target (3)" {  } { { "refresh_counter.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/refresh_counter.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471398857 "|top|refresh_counter:Refreshcounter_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anode_control anode_control:anode_control_wrapper " "Elaborating entity \"anode_control\" for hierarchy \"anode_control:anode_control_wrapper\"" {  } { { "top.v" "anode_control_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show_manager show_manager:comb_3 " "Elaborating entity \"show_manager\" for hierarchy \"show_manager:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398867 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer_insertdata show_manager.v(60) " "Verilog HDL Always Construct warning at show_manager.v(60): variable \"position_pointer_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398872 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertdata show_manager.v(61) " "Verilog HDL Always Construct warning at show_manager.v(61): variable \"digit1_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398872 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertdata show_manager.v(62) " "Verilog HDL Always Construct warning at show_manager.v(62): variable \"digit2_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398872 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertdata show_manager.v(63) " "Verilog HDL Always Construct warning at show_manager.v(63): variable \"digit3_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398872 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertdata show_manager.v(64) " "Verilog HDL Always Construct warning at show_manager.v(64): variable \"digit4_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertdata show_manager.v(65) " "Verilog HDL Always Construct warning at show_manager.v(65): variable \"digit5_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertdata show_manager.v(66) " "Verilog HDL Always Construct warning at show_manager.v(66): variable \"digit6_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertdata show_manager.v(67) " "Verilog HDL Always Construct warning at show_manager.v(67): variable \"digit7_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertdata show_manager.v(68) " "Verilog HDL Always Construct warning at show_manager.v(68): variable \"digit8_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer_insertnewpass show_manager.v(72) " "Verilog HDL Always Construct warning at show_manager.v(72): variable \"position_pointer_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertnewpass show_manager.v(73) " "Verilog HDL Always Construct warning at show_manager.v(73): variable \"digit1_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertnewpass show_manager.v(74) " "Verilog HDL Always Construct warning at show_manager.v(74): variable \"digit2_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertnewpass show_manager.v(75) " "Verilog HDL Always Construct warning at show_manager.v(75): variable \"digit3_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertnewpass show_manager.v(76) " "Verilog HDL Always Construct warning at show_manager.v(76): variable \"digit4_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertnewpass show_manager.v(77) " "Verilog HDL Always Construct warning at show_manager.v(77): variable \"digit5_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertnewpass show_manager.v(78) " "Verilog HDL Always Construct warning at show_manager.v(78): variable \"digit6_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertnewpass show_manager.v(79) " "Verilog HDL Always Construct warning at show_manager.v(79): variable \"digit7_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398873 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertnewpass show_manager.v(80) " "Verilog HDL Always Construct warning at show_manager.v(80): variable \"digit8_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertnewpass show_manager.v(84) " "Verilog HDL Always Construct warning at show_manager.v(84): variable \"digit1_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertnewpass show_manager.v(85) " "Verilog HDL Always Construct warning at show_manager.v(85): variable \"digit2_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertnewpass show_manager.v(86) " "Verilog HDL Always Construct warning at show_manager.v(86): variable \"digit3_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertnewpass show_manager.v(87) " "Verilog HDL Always Construct warning at show_manager.v(87): variable \"digit4_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertnewpass show_manager.v(88) " "Verilog HDL Always Construct warning at show_manager.v(88): variable \"digit5_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertnewpass show_manager.v(89) " "Verilog HDL Always Construct warning at show_manager.v(89): variable \"digit6_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertnewpass show_manager.v(90) " "Verilog HDL Always Construct warning at show_manager.v(90): variable \"digit7_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertnewpass show_manager.v(91) " "Verilog HDL Always Construct warning at show_manager.v(91): variable \"digit8_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer_insertpass show_manager.v(95) " "Verilog HDL Always Construct warning at show_manager.v(95): variable \"position_pointer_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertpass show_manager.v(96) " "Verilog HDL Always Construct warning at show_manager.v(96): variable \"digit1_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertpass show_manager.v(97) " "Verilog HDL Always Construct warning at show_manager.v(97): variable \"digit2_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertpass show_manager.v(98) " "Verilog HDL Always Construct warning at show_manager.v(98): variable \"digit3_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertpass show_manager.v(99) " "Verilog HDL Always Construct warning at show_manager.v(99): variable \"digit4_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398874 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertpass show_manager.v(100) " "Verilog HDL Always Construct warning at show_manager.v(100): variable \"digit5_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertpass show_manager.v(101) " "Verilog HDL Always Construct warning at show_manager.v(101): variable \"digit6_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertpass show_manager.v(102) " "Verilog HDL Always Construct warning at show_manager.v(102): variable \"digit7_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertpass show_manager.v(103) " "Verilog HDL Always Construct warning at show_manager.v(103): variable \"digit8_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_data show_manager.v(107) " "Verilog HDL Always Construct warning at show_manager.v(107): variable \"digit1_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_data show_manager.v(108) " "Verilog HDL Always Construct warning at show_manager.v(108): variable \"digit2_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_data show_manager.v(109) " "Verilog HDL Always Construct warning at show_manager.v(109): variable \"digit3_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_data show_manager.v(110) " "Verilog HDL Always Construct warning at show_manager.v(110): variable \"digit4_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_data show_manager.v(111) " "Verilog HDL Always Construct warning at show_manager.v(111): variable \"digit5_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_data show_manager.v(112) " "Verilog HDL Always Construct warning at show_manager.v(112): variable \"digit6_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_data show_manager.v(113) " "Verilog HDL Always Construct warning at show_manager.v(113): variable \"digit7_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_data show_manager.v(114) " "Verilog HDL Always Construct warning at show_manager.v(114): variable \"digit8_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "show_manager.v(57) " "Verilog HDL Case Statement warning at show_manager.v(57): incomplete case statement has no default case item" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit1\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398875 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit2\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit3 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit3\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit4 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit4\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit5 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit5\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit6 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit6\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit7 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit7\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit8 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit8\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position_pointer show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"position_pointer\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_pointer\[0\] show_manager.v(55) " "Inferred latch for \"position_pointer\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_pointer\[1\] show_manager.v(55) " "Inferred latch for \"position_pointer\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_pointer\[2\] show_manager.v(55) " "Inferred latch for \"position_pointer\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[0\] show_manager.v(55) " "Inferred latch for \"digit8\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[1\] show_manager.v(55) " "Inferred latch for \"digit8\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[2\] show_manager.v(55) " "Inferred latch for \"digit8\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[3\] show_manager.v(55) " "Inferred latch for \"digit8\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398876 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[0\] show_manager.v(55) " "Inferred latch for \"digit7\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[1\] show_manager.v(55) " "Inferred latch for \"digit7\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[2\] show_manager.v(55) " "Inferred latch for \"digit7\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[3\] show_manager.v(55) " "Inferred latch for \"digit7\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[0\] show_manager.v(55) " "Inferred latch for \"digit6\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[1\] show_manager.v(55) " "Inferred latch for \"digit6\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[2\] show_manager.v(55) " "Inferred latch for \"digit6\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[3\] show_manager.v(55) " "Inferred latch for \"digit6\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[0\] show_manager.v(55) " "Inferred latch for \"digit5\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[1\] show_manager.v(55) " "Inferred latch for \"digit5\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[2\] show_manager.v(55) " "Inferred latch for \"digit5\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[3\] show_manager.v(55) " "Inferred latch for \"digit5\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[0\] show_manager.v(55) " "Inferred latch for \"digit4\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[1\] show_manager.v(55) " "Inferred latch for \"digit4\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[2\] show_manager.v(55) " "Inferred latch for \"digit4\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[3\] show_manager.v(55) " "Inferred latch for \"digit4\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[0\] show_manager.v(55) " "Inferred latch for \"digit3\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[1\] show_manager.v(55) " "Inferred latch for \"digit3\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398877 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[2\] show_manager.v(55) " "Inferred latch for \"digit3\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[3\] show_manager.v(55) " "Inferred latch for \"digit3\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[0\] show_manager.v(55) " "Inferred latch for \"digit2\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[1\] show_manager.v(55) " "Inferred latch for \"digit2\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[2\] show_manager.v(55) " "Inferred latch for \"digit2\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[3\] show_manager.v(55) " "Inferred latch for \"digit2\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[0\] show_manager.v(55) " "Inferred latch for \"digit1\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[1\] show_manager.v(55) " "Inferred latch for \"digit1\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[2\] show_manager.v(55) " "Inferred latch for \"digit1\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[3\] show_manager.v(55) " "Inferred latch for \"digit1\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471398878 "|top|show_manager:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_control bcd_control:bcd_control_wrapper " "Elaborating entity \"bcd_control\" for hierarchy \"bcd_control:bcd_control_wrapper\"" {  } { { "top.v" "bcd_control_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398882 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 bcd_control.v(22) " "Verilog HDL Always Construct warning at bcd_control.v(22): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398883 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 bcd_control.v(24) " "Verilog HDL Always Construct warning at bcd_control.v(24): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398883 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 bcd_control.v(26) " "Verilog HDL Always Construct warning at bcd_control.v(26): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398883 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4 bcd_control.v(28) " "Verilog HDL Always Construct warning at bcd_control.v(28): variable \"digit4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398884 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5 bcd_control.v(30) " "Verilog HDL Always Construct warning at bcd_control.v(30): variable \"digit5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398884 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6 bcd_control.v(32) " "Verilog HDL Always Construct warning at bcd_control.v(32): variable \"digit6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398884 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7 bcd_control.v(34) " "Verilog HDL Always Construct warning at bcd_control.v(34): variable \"digit7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398884 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8 bcd_control.v(36) " "Verilog HDL Always Construct warning at bcd_control.v(36): variable \"digit8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398884 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer bcd_control.v(39) " "Verilog HDL Always Construct warning at bcd_control.v(39): variable \"position_pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398884 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state bcd_control.v(39) " "Verilog HDL Always Construct warning at bcd_control.v(39): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471398885 "|top|bcd_control:bcd_control_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_cathodes bcd_to_cathodes:bcd_to_cathodes_wrapper " "Elaborating entity \"bcd_to_cathodes\" for hierarchy \"bcd_to_cathodes:bcd_to_cathodes_wrapper\"" {  } { { "top.v" "bcd_to_cathodes_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_manager state_manager:comb_4 " "Elaborating entity \"state_manager\" for hierarchy \"state_manager:comb_4\"" {  } { { "top.v" "comb_4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_indicator state_indicator:state_indicator_wrapper " "Elaborating entity \"state_indicator\" for hierarchy \"state_indicator:state_indicator_wrapper\"" {  } { { "top.v" "state_indicator_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471398993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increase_digit increase_digit:increase_digit_wrapper_insertdata " "Elaborating entity \"increase_digit\" for hierarchy \"increase_digit:increase_digit_wrapper_insertdata\"" {  } { { "top.v" "increase_digit_wrapper_insertdata" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471399001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(23) " "Verilog HDL assignment warning at increase_digit.v(23): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399006 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(25) " "Verilog HDL assignment warning at increase_digit.v(25): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399006 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(27) " "Verilog HDL assignment warning at increase_digit.v(27): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399006 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(29) " "Verilog HDL assignment warning at increase_digit.v(29): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399006 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(31) " "Verilog HDL assignment warning at increase_digit.v(31): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399006 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(33) " "Verilog HDL assignment warning at increase_digit.v(33): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399006 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(35) " "Verilog HDL assignment warning at increase_digit.v(35): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399007 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(37) " "Verilog HDL assignment warning at increase_digit.v(37): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399021 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(39) " "Verilog HDL assignment warning at increase_digit.v(39): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399021 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_anode shift_anode:shift_anode_wrapper_insertdata " "Elaborating entity \"shift_anode\" for hierarchy \"shift_anode:shift_anode_wrapper_insertdata\"" {  } { { "top.v" "shift_anode_wrapper_insertdata" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471399027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 shift_anode.v(13) " "Verilog HDL assignment warning at shift_anode.v(13): truncated value with size 32 to match size of target (3)" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471399029 "|top|shift_anode:shift_anode_wrapper_insertdata"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_saver data_saver:data_saver_wrapper_data " "Elaborating entity \"data_saver\" for hierarchy \"data_saver:data_saver_wrapper_data\"" {  } { { "top.v" "data_saver_wrapper_data" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471399047 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit1_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399051 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit2_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399051 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit3_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit3_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399051 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit4_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit4_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399051 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit5_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit5_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399051 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit6_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit6_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399051 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit7_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit7_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399051 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit8_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit8_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471399052 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[0\] data_saver.v(26) " "Inferred latch for \"digit8_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399053 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[1\] data_saver.v(26) " "Inferred latch for \"digit8_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399054 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[2\] data_saver.v(26) " "Inferred latch for \"digit8_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399069 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[3\] data_saver.v(26) " "Inferred latch for \"digit8_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399069 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[0\] data_saver.v(26) " "Inferred latch for \"digit7_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399069 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[1\] data_saver.v(26) " "Inferred latch for \"digit7_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399069 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[2\] data_saver.v(26) " "Inferred latch for \"digit7_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399069 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[3\] data_saver.v(26) " "Inferred latch for \"digit7_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399070 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[0\] data_saver.v(26) " "Inferred latch for \"digit6_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399070 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[1\] data_saver.v(26) " "Inferred latch for \"digit6_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399070 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[2\] data_saver.v(26) " "Inferred latch for \"digit6_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399070 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[3\] data_saver.v(26) " "Inferred latch for \"digit6_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399070 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[0\] data_saver.v(26) " "Inferred latch for \"digit5_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399070 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[1\] data_saver.v(26) " "Inferred latch for \"digit5_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[2\] data_saver.v(26) " "Inferred latch for \"digit5_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[3\] data_saver.v(26) " "Inferred latch for \"digit5_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[0\] data_saver.v(26) " "Inferred latch for \"digit4_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[1\] data_saver.v(26) " "Inferred latch for \"digit4_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[2\] data_saver.v(26) " "Inferred latch for \"digit4_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[3\] data_saver.v(26) " "Inferred latch for \"digit4_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[0\] data_saver.v(26) " "Inferred latch for \"digit3_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399071 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[1\] data_saver.v(26) " "Inferred latch for \"digit3_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399072 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[2\] data_saver.v(26) " "Inferred latch for \"digit3_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399072 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[3\] data_saver.v(26) " "Inferred latch for \"digit3_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399072 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[0\] data_saver.v(26) " "Inferred latch for \"digit2_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399072 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[1\] data_saver.v(26) " "Inferred latch for \"digit2_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399072 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[2\] data_saver.v(26) " "Inferred latch for \"digit2_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399073 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[3\] data_saver.v(26) " "Inferred latch for \"digit2_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399073 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[0\] data_saver.v(26) " "Inferred latch for \"digit1_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399073 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[1\] data_saver.v(26) " "Inferred latch for \"digit1_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399073 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[2\] data_saver.v(26) " "Inferred latch for \"digit1_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399073 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[3\] data_saver.v(26) " "Inferred latch for \"digit1_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471399073 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod2\"" {  } { { "output_files/increase_digit.v" "Mod2" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod2\"" {  } { { "output_files/increase_digit.v" "Mod2" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod2\"" {  } { { "output_files/increase_digit.v" "Mod2" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod1\"" {  } { { "output_files/increase_digit.v" "Mod1" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod1\"" {  } { { "output_files/increase_digit.v" "Mod1" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod1\"" {  } { { "output_files/increase_digit.v" "Mod1" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod0\"" {  } { { "output_files/increase_digit.v" "Mod0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod0\"" {  } { { "output_files/increase_digit.v" "Mod0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod0\"" {  } { { "output_files/increase_digit.v" "Mod0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod3\"" {  } { { "output_files/increase_digit.v" "Mod3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod3\"" {  } { { "output_files/increase_digit.v" "Mod3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod3\"" {  } { { "output_files/increase_digit.v" "Mod3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod6\"" {  } { { "output_files/increase_digit.v" "Mod6" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod6\"" {  } { { "output_files/increase_digit.v" "Mod6" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod6\"" {  } { { "output_files/increase_digit.v" "Mod6" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod5\"" {  } { { "output_files/increase_digit.v" "Mod5" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod5\"" {  } { { "output_files/increase_digit.v" "Mod5" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod5\"" {  } { { "output_files/increase_digit.v" "Mod5" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod4\"" {  } { { "output_files/increase_digit.v" "Mod4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod4\"" {  } { { "output_files/increase_digit.v" "Mod4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod4\"" {  } { { "output_files/increase_digit.v" "Mod4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod7\"" {  } { { "output_files/increase_digit.v" "Mod7" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod7\"" {  } { { "output_files/increase_digit.v" "Mod7" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod7\"" {  } { { "output_files/increase_digit.v" "Mod7" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471400153 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608471400153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\"" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471400301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2 " "Instantiated megafunction \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471400302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471400302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471400302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471400302 ""}  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608471400302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/lpm_divide_j9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471400414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471400414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471400461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471400461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471400534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471400534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471400653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471400653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471400772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471400772 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608471402562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[0\] " "Latch show_manager:comb_3\|digit3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402597 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[0\] " "Latch show_manager:comb_3\|digit2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402597 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[0\] " "Latch show_manager:comb_3\|digit1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402598 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[0\] " "Latch show_manager:comb_3\|digit4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402598 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[0\] " "Latch show_manager:comb_3\|digit7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402598 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[0\] " "Latch show_manager:comb_3\|digit6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402598 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[0\] " "Latch show_manager:comb_3\|digit5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402598 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[0\] " "Latch show_manager:comb_3\|digit8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402598 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[1\] " "Latch show_manager:comb_3\|digit2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402598 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[1\] " "Latch show_manager:comb_3\|digit3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402599 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[1\] " "Latch show_manager:comb_3\|digit1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402599 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[1\] " "Latch show_manager:comb_3\|digit4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402599 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[1\] " "Latch show_manager:comb_3\|digit7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402599 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[1\] " "Latch show_manager:comb_3\|digit6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402599 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[1\] " "Latch show_manager:comb_3\|digit5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402599 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[1\] " "Latch show_manager:comb_3\|digit8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402599 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[2\] " "Latch show_manager:comb_3\|digit2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402600 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[2\] " "Latch show_manager:comb_3\|digit3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402600 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[2\] " "Latch show_manager:comb_3\|digit1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402600 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[2\] " "Latch show_manager:comb_3\|digit4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402600 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[2\] " "Latch show_manager:comb_3\|digit7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402600 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[2\] " "Latch show_manager:comb_3\|digit6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402600 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[2\] " "Latch show_manager:comb_3\|digit5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402601 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[2\] " "Latch show_manager:comb_3\|digit8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402601 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[3\] " "Latch show_manager:comb_3\|digit2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402601 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[3\] " "Latch show_manager:comb_3\|digit3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402601 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[3\] " "Latch show_manager:comb_3\|digit1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402601 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[3\] " "Latch show_manager:comb_3\|digit4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402601 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[3\] " "Latch show_manager:comb_3\|digit7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402602 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[3\] " "Latch show_manager:comb_3\|digit6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402602 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[3\] " "Latch show_manager:comb_3\|digit5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402602 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[3\] " "Latch show_manager:comb_3\|digit8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402602 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|position_pointer\[0\] " "Latch show_manager:comb_3\|position_pointer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[1\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402602 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|position_pointer\[1\] " "Latch show_manager:comb_3\|position_pointer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[1\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402603 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|position_pointer\[2\] " "Latch show_manager:comb_3\|position_pointer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[1\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471402603 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471402603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608471403398 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod6\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod6\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471404720 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1608471404720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608471405511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471405511 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471405832 "|top|switch[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608471405832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1034 " "Implemented 1034 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608471405833 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608471405833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1001 " "Implemented 1001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608471405833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608471405833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608471406012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 16:36:46 2020 " "Processing ended: Sun Dec 20 16:36:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608471406012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608471406012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608471406012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471406012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608471408806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608471408823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 16:36:47 2020 " "Processing started: Sun Dec 20 16:36:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608471408823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608471408823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lock -c Lock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lock -c Lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608471408823 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608471409332 ""}
{ "Info" "0" "" "Project  = Lock" {  } {  } 0 0 "Project  = Lock" 0 0 "Fitter" 0 0 1608471409333 ""}
{ "Info" "0" "" "Revision = Lock" {  } {  } 0 0 "Revision = Lock" 0 0 "Fitter" 0 0 1608471409333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608471409600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608471409601 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Lock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608471409627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608471409775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608471409775 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608471410106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608471410138 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608471410907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608471410907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608471410907 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608471410907 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471410914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471410914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471410914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471410914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608471410914 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608471410914 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608471410919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "The Timing Analyzer is analyzing 99 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608471412547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lock.sdc " "Synopsys Design Constraints File file not found: 'Lock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608471412549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608471412550 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608471412570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608471412572 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608471412573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412730 ""}  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:button_debouncer_button_increase\|sw_down_o  " "Automatically promoted node button_debouncer:button_debouncer_button_increase\|sw_down_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412731 ""}  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show_manager:comb_3\|Mux36~0  " "Automatically promoted node show_manager:comb_3\|Mux36~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412731 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_indicator:state_indicator_wrapper\|Decoder0~1  " "Automatically promoted node state_indicator:state_indicator_wrapper\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~0 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~0" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~1 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~1" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~2 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~2" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~3 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~3" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~4 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~4" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~5 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~5" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~6 " "Destination node increase_digit:increase_digit_wrapper_insertnewpass\|Decoder0~6" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[1\]~0 " "Destination node shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[1\]~0" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[2\]~2 " "Destination node shift_anode:shift_anode_wrapper_insertnewpass\|position_pointer\[2\]~2" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lights\[1\]~output " "Destination node lights\[1\]~output" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412731 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608471412731 ""}  } { { "output_files/state_indicator.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_indicator:state_indicator_wrapper\|Decoder0~2  " "Automatically promoted node state_indicator:state_indicator_wrapper\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lights\[2\]~output " "Destination node lights\[2\]~output" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 2452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412732 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608471412732 ""}  } { { "output_files/state_indicator.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:button_debouncer_button_left\|sw_down_o  " "Automatically promoted node button_debouncer:button_debouncer_button_left\|sw_down_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412733 ""}  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:refreshclock_generator\|divided_clk  " "Automatically promoted node clock_divider:refreshclock_generator\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:refreshclock_generator\|divided_clk~0 " "Destination node clock_divider:refreshclock_generator\|divided_clk~0" {  } { { "clock_divider.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608471412733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608471412733 ""}  } { { "clock_divider.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "show_manager:comb_3\|Mux3~0  " "Automatically promoted node show_manager:comb_3\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608471412733 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 0 { 0 ""} 0 1290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608471412733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608471413244 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608471413246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608471413246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608471413249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608471413252 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608471413255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608471413255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608471413257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608471413372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608471413374 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608471413374 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button_next_alt " "Node \"button_next_alt\" is assigned to location or region, but does not exist in design" {  } { { "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/p2p/programms/quartus_prime_light_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button_next_alt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608471413438 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1608471413438 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471413439 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608471413451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608471414624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471415361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608471415391 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608471419873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471419874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608471421424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608471423947 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608471423947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608471430475 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608471430475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471430481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.46 " "Total time spent on timing analysis during the Fitter is 2.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608471430843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608471430864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608471431521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608471431522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608471432209 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608471433130 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608471433712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/Lock.fit.smsg " "Generated suppressed messages file C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/Lock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608471433917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5196 " "Peak virtual memory: 5196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608471435161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 16:37:15 2020 " "Processing ended: Sun Dec 20 16:37:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608471435161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608471435161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608471435161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608471435161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608471437786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608471437804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 16:37:17 2020 " "Processing started: Sun Dec 20 16:37:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608471437804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608471437804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lock -c Lock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lock -c Lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608471437804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608471438609 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608471439243 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608471439346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608471439804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 16:37:19 2020 " "Processing ended: Sun Dec 20 16:37:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608471439804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608471439804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608471439804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608471439804 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608471440693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608471442273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608471442290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 16:37:21 2020 " "Processing started: Sun Dec 20 16:37:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608471442290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608471442290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lock -c Lock " "Command: quartus_sta Lock -c Lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608471442290 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608471442717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608471443629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608471443629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471443774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471443774 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "The Timing Analyzer is analyzing 99 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1608471444173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lock.sdc " "Synopsys Design Constraints File file not found: 'Lock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608471444293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471444294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_debouncer:button_debouncer_button_next\|sw_down_o button_debouncer:button_debouncer_button_next\|sw_down_o " "create_clock -period 1.000 -name button_debouncer:button_debouncer_button_next\|sw_down_o button_debouncer:button_debouncer_button_next\|sw_down_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608471444305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_manager:comb_4\|state\[0\] state_manager:comb_4\|state\[0\] " "create_clock -period 1.000 -name state_manager:comb_4\|state\[0\] state_manager:comb_4\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608471444305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_debouncer:button_debouncer_button_increase\|sw_down_o button_debouncer:button_debouncer_button_increase\|sw_down_o " "create_clock -period 1.000 -name button_debouncer:button_debouncer_button_increase\|sw_down_o button_debouncer:button_debouncer_button_increase\|sw_down_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608471444305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_debouncer:button_debouncer_button_left\|sw_down_o button_debouncer:button_debouncer_button_left\|sw_down_o " "create_clock -period 1.000 -name button_debouncer:button_debouncer_button_left\|sw_down_o button_debouncer:button_debouncer_button_left\|sw_down_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608471444305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608471444305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:refreshclock_generator\|divided_clk clock_divider:refreshclock_generator\|divided_clk " "create_clock -period 1.000 -name clock_divider:refreshclock_generator\|divided_clk clock_divider:refreshclock_generator\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608471444305 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608471444305 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608471444316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608471444320 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608471444327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608471444352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608471444581 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608471444581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.944 " "Worst-case setup slack is -6.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.944             -19.203 button_debouncer:button_debouncer_button_next\|sw_down_o  " "   -6.944             -19.203 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.640            -463.309 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "   -5.640            -463.309 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.507            -168.092 clk  " "   -4.507            -168.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.050            -210.380 state_manager:comb_4\|state\[0\]  " "   -4.050            -210.380 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.412             -16.203 button_debouncer:button_debouncer_button_left\|sw_down_o  " "   -3.412             -16.203 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338              -0.350 clock_divider:refreshclock_generator\|divided_clk  " "   -0.338              -0.350 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471444611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.021 " "Worst-case hold slack is -0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 state_manager:comb_4\|state\[0\]  " "   -0.021              -0.021 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 button_debouncer:button_debouncer_button_left\|sw_down_o  " "    0.453               0.000 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clock_divider:refreshclock_generator\|divided_clk  " "    0.454               0.000 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "    0.464               0.000 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 button_debouncer:button_debouncer_button_next\|sw_down_o  " "    0.485               0.000 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471444656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608471444680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608471444738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -141.291 clk  " "   -3.000            -141.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -142.752 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "   -1.487            -142.752 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 button_debouncer:button_debouncer_button_left\|sw_down_o  " "   -1.487             -13.383 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 button_debouncer:button_debouncer_button_next\|sw_down_o  " "   -1.487              -4.461 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 clock_divider:refreshclock_generator\|divided_clk  " "   -1.487              -4.461 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 state_manager:comb_4\|state\[0\]  " "    0.248               0.000 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471444761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471444761 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608471445253 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608471445253 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608471445277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608471445318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608471446414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608471446780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608471446822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608471446822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.279 " "Worst-case setup slack is -6.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.279             -17.315 button_debouncer:button_debouncer_button_next\|sw_down_o  " "   -6.279             -17.315 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.083            -412.477 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "   -5.083            -412.477 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.191            -145.131 clk  " "   -4.191            -145.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.779            -208.855 state_manager:comb_4\|state\[0\]  " "   -3.779            -208.855 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273             -15.519 button_debouncer:button_debouncer_button_left\|sw_down_o  " "   -3.273             -15.519 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -0.206 clock_divider:refreshclock_generator\|divided_clk  " "   -0.206              -0.206 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471446856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 state_manager:comb_4\|state\[0\]  " "    0.087               0.000 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 button_debouncer:button_debouncer_button_left\|sw_down_o  " "    0.402               0.000 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_divider:refreshclock_generator\|divided_clk  " "    0.402               0.000 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "    0.415               0.000 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 button_debouncer:button_debouncer_button_next\|sw_down_o  " "    0.430               0.000 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471446896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471446896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608471446918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608471446937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -141.291 clk  " "   -3.000            -141.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -142.752 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "   -1.487            -142.752 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 button_debouncer:button_debouncer_button_left\|sw_down_o  " "   -1.487             -13.383 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 button_debouncer:button_debouncer_button_next\|sw_down_o  " "   -1.487              -4.461 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 clock_divider:refreshclock_generator\|divided_clk  " "   -1.487              -4.461 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 state_manager:comb_4\|state\[0\]  " "    0.077               0.000 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471447006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608471447482 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608471447482 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608471447515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608471447753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608471447765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608471447765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.683 " "Worst-case setup slack is -2.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683              -7.415 button_debouncer:button_debouncer_button_next\|sw_down_o  " "   -2.683              -7.415 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840            -146.592 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "   -1.840            -146.592 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535             -53.204 state_manager:comb_4\|state\[0\]  " "   -1.535             -53.204 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377             -24.263 clk  " "   -1.377             -24.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -4.111 button_debouncer:button_debouncer_button_left\|sw_down_o  " "   -0.859              -4.111 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clock_divider:refreshclock_generator\|divided_clk  " "    0.415               0.000 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471447790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 state_manager:comb_4\|state\[0\]  " "    0.072               0.000 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 button_debouncer:button_debouncer_button_left\|sw_down_o  " "    0.187               0.000 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clock_divider:refreshclock_generator\|divided_clk  " "    0.188               0.000 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "    0.193               0.000 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 button_debouncer:button_debouncer_button_next\|sw_down_o  " "    0.201               0.000 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471447824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471447824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608471447911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608471447991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -102.036 clk  " "   -3.000            -102.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 button_debouncer:button_debouncer_button_increase\|sw_down_o  " "   -1.000             -96.000 button_debouncer:button_debouncer_button_increase\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 button_debouncer:button_debouncer_button_left\|sw_down_o  " "   -1.000              -9.000 button_debouncer:button_debouncer_button_left\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 button_debouncer:button_debouncer_button_next\|sw_down_o  " "   -1.000              -3.000 button_debouncer:button_debouncer_button_next\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clock_divider:refreshclock_generator\|divided_clk  " "   -1.000              -3.000 clock_divider:refreshclock_generator\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 state_manager:comb_4\|state\[0\]  " "    0.285               0.000 state_manager:comb_4\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608471448020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608471448020 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608471448775 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608471448775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608471449696 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608471449698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608471450067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 16:37:30 2020 " "Processing ended: Sun Dec 20 16:37:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608471450067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608471450067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608471450067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608471450067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 182 s " "Quartus Prime Full Compilation was successful. 0 errors, 182 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608471451109 ""}
