Analysis & Synthesis report for rc4
Tue Jun 20 16:44:19 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 17. Source assignments for core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1
 18. Source assignments for core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1
 19. Source assignments for core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 20. Source assignments for core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1
 21. Source assignments for core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1
 22. Source assignments for core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 23. Source assignments for core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1
 24. Source assignments for core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1
 25. Source assignments for core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 26. Source assignments for core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1
 27. Source assignments for core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1
 28. Source assignments for sld_signaltap:scope
 29. Parameter Settings for User Entity Instance: core:core_1
 30. Parameter Settings for User Entity Instance: core:core_1|initialize_memory:task_one
 31. Parameter Settings for User Entity Instance: core:core_1|s_memory:RAM|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: core:core_1|swap_fsm:task_twoA
 33. Parameter Settings for User Entity Instance: core:core_1|master_fsm:whole_master
 34. Parameter Settings for User Entity Instance: core:core_1|rom_message:enc_message|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: core:core_1|decode_fsm:task_two_B
 37. Parameter Settings for User Entity Instance: core:core_2
 38. Parameter Settings for User Entity Instance: core:core_2|initialize_memory:task_one
 39. Parameter Settings for User Entity Instance: core:core_2|s_memory:RAM|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: core:core_2|swap_fsm:task_twoA
 41. Parameter Settings for User Entity Instance: core:core_2|master_fsm:whole_master
 42. Parameter Settings for User Entity Instance: core:core_2|rom_message:enc_message|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: core:core_2|decode_fsm:task_two_B
 45. Parameter Settings for User Entity Instance: core:core_3
 46. Parameter Settings for User Entity Instance: core:core_3|initialize_memory:task_one
 47. Parameter Settings for User Entity Instance: core:core_3|s_memory:RAM|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: core:core_3|swap_fsm:task_twoA
 49. Parameter Settings for User Entity Instance: core:core_3|master_fsm:whole_master
 50. Parameter Settings for User Entity Instance: core:core_3|rom_message:enc_message|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: core:core_3|decode_fsm:task_two_B
 53. Parameter Settings for User Entity Instance: core:core_4
 54. Parameter Settings for User Entity Instance: core:core_4|initialize_memory:task_one
 55. Parameter Settings for User Entity Instance: core:core_4|s_memory:RAM|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: core:core_4|swap_fsm:task_twoA
 57. Parameter Settings for User Entity Instance: core:core_4|master_fsm:whole_master
 58. Parameter Settings for User Entity Instance: core:core_4|rom_message:enc_message|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: core:core_4|decode_fsm:task_two_B
 61. Parameter Settings for Inferred Entity Instance: sld_signaltap:scope
 62. Parameter Settings for Inferred Entity Instance: core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0
 63. Parameter Settings for Inferred Entity Instance: core:core_2|swap_fsm:task_twoA|lpm_divide:Mod0
 64. Parameter Settings for Inferred Entity Instance: core:core_3|swap_fsm:task_twoA|lpm_divide:Mod0
 65. Parameter Settings for Inferred Entity Instance: core:core_4|swap_fsm:task_twoA|lpm_divide:Mod0
 66. altsyncram Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "core:core_4|ram_d_message:decrypted_message"
 68. Port Connectivity Checks: "core:core_4|rom_message:enc_message"
 69. Port Connectivity Checks: "core:core_3|ram_d_message:decrypted_message"
 70. Port Connectivity Checks: "core:core_3|rom_message:enc_message"
 71. Port Connectivity Checks: "core:core_2|ram_d_message:decrypted_message"
 72. Port Connectivity Checks: "core:core_2|rom_message:enc_message"
 73. Port Connectivity Checks: "core:core_1|ram_d_message:decrypted_message"
 74. Port Connectivity Checks: "core:core_1|rom_message:enc_message"
 75. Signal Tap Logic Analyzer Settings
 76. In-System Memory Content Editor Settings
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Post-Synthesis Netlist Statistics for Partition sld_signaltap:scope
 79. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 80. Elapsed Time Per Partition
 81. Connections to In-System Debugging Instance "scope"
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 20 16:44:19 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; lab4_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5573                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 92,160                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab4_top           ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; swap_memory_fsm.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv                                                 ;             ;
; decoder_fsm.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/decoder_fsm.sv                                                     ;             ;
; initial_memory_fsm.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/initial_memory_fsm.sv                                              ;             ;
; lab4_top.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv                                                        ;             ;
; L4_MASTER_CONTROL.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv                                               ;             ;
; SevenSegmentDisplayDecoder.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/SevenSegmentDisplayDecoder.v                                       ;             ;
; s_memory.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/s_memory.vhd                                                       ;             ;
; rom_message.vhd                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/rom_message.vhd                                                    ;             ;
; ram_d_message.vhd                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/ram_d_message.vhd                                                  ;             ;
; core.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;             ;
; db/altsyncram_m5b4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_m5b4.tdf                                             ;             ;
; db/altsyncram_kq83.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_kq83.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                 ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;             ;
; db/altsyncram_jfg4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_jfg4.tdf                                             ;             ;
; db/altsyncram_a2h3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_a2h3.tdf                                             ;             ;
; ../secret_messages/msg_4_for_task3/message.mif                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/secret_messages/msg_4_for_task3/message.mif                        ;             ;
; db/altsyncram_c3b4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_c3b4.tdf                                             ;             ;
; db/altsyncram_um83.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_um83.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                            ;             ;
; db/altsyncram_vrh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_vrh4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                      ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                           ;             ;
; db/cntr_kai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_kai.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cmpr_h9c.tdf                                                    ;             ;
; db/cntr_7vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_7vi.tdf                                                    ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3246           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2627           ;
;     -- 7 input functions                    ; 42             ;
;     -- 6 input functions                    ; 465            ;
;     -- 5 input functions                    ; 788            ;
;     -- 4 input functions                    ; 372            ;
;     -- <=3 input functions                  ; 960            ;
;                                             ;                ;
; Dedicated logic registers                   ; 5573           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 92160          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3807           ;
; Total fan-out                               ; 36428          ;
; Average fan-out                             ; 4.16           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |lab4_top                                                                                                                               ; 2627 (36)           ; 5573 (0)                  ; 92160             ; 0          ; 67   ; 0            ; |lab4_top                                                                                                                                                                                                                                                                                                                                            ; lab4_top                          ; work         ;
;    |SevenSegmentDisplayDecoder:mod1|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|SevenSegmentDisplayDecoder:mod1                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:mod2|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|SevenSegmentDisplayDecoder:mod2                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:mod3|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|SevenSegmentDisplayDecoder:mod3                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:mod4|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|SevenSegmentDisplayDecoder:mod4                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:mod5|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|SevenSegmentDisplayDecoder:mod5                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:mod|                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|SevenSegmentDisplayDecoder:mod                                                                                                                                                                                                                                                                                                             ; SevenSegmentDisplayDecoder        ; work         ;
;    |core:core_1|                                                                                                                        ; 434 (17)            ; 281 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |lab4_top|core:core_1                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |decode_fsm:task_two_B|                                                                                                           ; 118 (118)           ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|decode_fsm:task_two_B                                                                                                                                                                                                                                                                                                          ; decode_fsm                        ; work         ;
;       |initialize_memory:task_one|                                                                                                      ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|initialize_memory:task_one                                                                                                                                                                                                                                                                                                     ; initialize_memory                 ; work         ;
;       |master_fsm:whole_master|                                                                                                         ; 53 (53)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|master_fsm:whole_master                                                                                                                                                                                                                                                                                                        ; master_fsm                        ; work         ;
;       |ram_d_message:decrypted_message|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|ram_d_message:decrypted_message                                                                                                                                                                                                                                                                                                ; ram_d_message                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_c3b4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated                                                                                                                                                                                                                                 ; altsyncram_c3b4                   ; work         ;
;                |altsyncram_um83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1                                                                                                                                                                                                     ; altsyncram_um83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |rom_message:enc_message|                                                                                                         ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|rom_message:enc_message                                                                                                                                                                                                                                                                                                        ; rom_message                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_jfg4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated                                                                                                                                                                                                                                         ; altsyncram_jfg4                   ; work         ;
;                |altsyncram_a2h3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1                                                                                                                                                                                                             ; altsyncram_a2h3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |s_memory:RAM|                                                                                                                    ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|s_memory:RAM                                                                                                                                                                                                                                                                                                                   ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_m5b4:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_m5b4                   ; work         ;
;                |altsyncram_kq83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                        ; altsyncram_kq83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |swap_fsm:task_twoA|                                                                                                              ; 117 (79)            ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|swap_fsm:task_twoA                                                                                                                                                                                                                                                                                                             ; swap_fsm                          ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                             ; alt_u_div_ose                     ; work         ;
;    |core:core_2|                                                                                                                        ; 411 (35)            ; 281 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |lab4_top|core:core_2                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |decode_fsm:task_two_B|                                                                                                           ; 94 (94)             ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|decode_fsm:task_two_B                                                                                                                                                                                                                                                                                                          ; decode_fsm                        ; work         ;
;       |initialize_memory:task_one|                                                                                                      ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|initialize_memory:task_one                                                                                                                                                                                                                                                                                                     ; initialize_memory                 ; work         ;
;       |master_fsm:whole_master|                                                                                                         ; 54 (54)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|master_fsm:whole_master                                                                                                                                                                                                                                                                                                        ; master_fsm                        ; work         ;
;       |ram_d_message:decrypted_message|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|ram_d_message:decrypted_message                                                                                                                                                                                                                                                                                                ; ram_d_message                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_c3b4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated                                                                                                                                                                                                                                 ; altsyncram_c3b4                   ; work         ;
;                |altsyncram_um83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1                                                                                                                                                                                                     ; altsyncram_um83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |rom_message:enc_message|                                                                                                         ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|rom_message:enc_message                                                                                                                                                                                                                                                                                                        ; rom_message                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_jfg4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated                                                                                                                                                                                                                                         ; altsyncram_jfg4                   ; work         ;
;                |altsyncram_a2h3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1                                                                                                                                                                                                             ; altsyncram_a2h3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |s_memory:RAM|                                                                                                                    ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|s_memory:RAM                                                                                                                                                                                                                                                                                                                   ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_m5b4:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_m5b4                   ; work         ;
;                |altsyncram_kq83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                        ; altsyncram_kq83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |swap_fsm:task_twoA|                                                                                                              ; 99 (61)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|swap_fsm:task_twoA                                                                                                                                                                                                                                                                                                             ; swap_fsm                          ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|swap_fsm:task_twoA|lpm_divide:Mod0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_2|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                             ; alt_u_div_ose                     ; work         ;
;    |core:core_3|                                                                                                                        ; 412 (35)            ; 281 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |lab4_top|core:core_3                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |decode_fsm:task_two_B|                                                                                                           ; 94 (94)             ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|decode_fsm:task_two_B                                                                                                                                                                                                                                                                                                          ; decode_fsm                        ; work         ;
;       |initialize_memory:task_one|                                                                                                      ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|initialize_memory:task_one                                                                                                                                                                                                                                                                                                     ; initialize_memory                 ; work         ;
;       |master_fsm:whole_master|                                                                                                         ; 55 (55)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|master_fsm:whole_master                                                                                                                                                                                                                                                                                                        ; master_fsm                        ; work         ;
;       |ram_d_message:decrypted_message|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|ram_d_message:decrypted_message                                                                                                                                                                                                                                                                                                ; ram_d_message                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_c3b4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated                                                                                                                                                                                                                                 ; altsyncram_c3b4                   ; work         ;
;                |altsyncram_um83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1                                                                                                                                                                                                     ; altsyncram_um83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |rom_message:enc_message|                                                                                                         ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|rom_message:enc_message                                                                                                                                                                                                                                                                                                        ; rom_message                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_jfg4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated                                                                                                                                                                                                                                         ; altsyncram_jfg4                   ; work         ;
;                |altsyncram_a2h3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1                                                                                                                                                                                                             ; altsyncram_a2h3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |s_memory:RAM|                                                                                                                    ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|s_memory:RAM                                                                                                                                                                                                                                                                                                                   ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_m5b4:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_m5b4                   ; work         ;
;                |altsyncram_kq83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                        ; altsyncram_kq83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |swap_fsm:task_twoA|                                                                                                              ; 99 (61)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|swap_fsm:task_twoA                                                                                                                                                                                                                                                                                                             ; swap_fsm                          ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|swap_fsm:task_twoA|lpm_divide:Mod0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_3|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                             ; alt_u_div_ose                     ; work         ;
;    |core:core_4|                                                                                                                        ; 412 (35)            ; 281 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |lab4_top|core:core_4                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |decode_fsm:task_two_B|                                                                                                           ; 94 (94)             ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|decode_fsm:task_two_B                                                                                                                                                                                                                                                                                                          ; decode_fsm                        ; work         ;
;       |initialize_memory:task_one|                                                                                                      ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|initialize_memory:task_one                                                                                                                                                                                                                                                                                                     ; initialize_memory                 ; work         ;
;       |master_fsm:whole_master|                                                                                                         ; 55 (55)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|master_fsm:whole_master                                                                                                                                                                                                                                                                                                        ; master_fsm                        ; work         ;
;       |ram_d_message:decrypted_message|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|ram_d_message:decrypted_message                                                                                                                                                                                                                                                                                                ; ram_d_message                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_c3b4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated                                                                                                                                                                                                                                 ; altsyncram_c3b4                   ; work         ;
;                |altsyncram_um83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1                                                                                                                                                                                                     ; altsyncram_um83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |rom_message:enc_message|                                                                                                         ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|rom_message:enc_message                                                                                                                                                                                                                                                                                                        ; rom_message                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_jfg4:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated                                                                                                                                                                                                                                         ; altsyncram_jfg4                   ; work         ;
;                |altsyncram_a2h3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1                                                                                                                                                                                                             ; altsyncram_a2h3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |s_memory:RAM|                                                                                                                    ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|s_memory:RAM                                                                                                                                                                                                                                                                                                                   ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_m5b4:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_m5b4                   ; work         ;
;                |altsyncram_kq83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                        ; altsyncram_kq83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |swap_fsm:task_twoA|                                                                                                              ; 99 (61)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|swap_fsm:task_twoA                                                                                                                                                                                                                                                                                                             ; swap_fsm                          ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|swap_fsm:task_twoA|lpm_divide:Mod0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|core:core_4|swap_fsm:task_twoA|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                             ; alt_u_div_ose                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 273 (1)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 272 (0)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 272 (0)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 272 (1)             ; 313 (17)                  ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 271 (0)             ; 296 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 271 (225)           ; 296 (266)                 ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 27 (27)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:scope|                                                                                                                ; 607 (2)             ; 4136 (640)                ; 81920             ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 605 (0)             ; 3496 (0)                  ; 81920             ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 605 (67)            ; 3496 (1356)               ; 81920             ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                           ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                            ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                        ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                              ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_vrh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vrh4:auto_generated                                                                                                                                                            ; altsyncram_vrh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                              ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                   ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 63 (63)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 389 (1)             ; 1616 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                               ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 320 (0)             ; 1600 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                        ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 960 (960)                 ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                             ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 320 (0)             ; 640 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                         ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                   ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 68 (68)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                 ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 43 (12)             ; 377 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                          ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_kai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kai:auto_generated                                                                        ; cntr_kai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_7vi:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated                                                                                                 ; cntr_7vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                                       ; cntr_39i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                          ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                         ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 320 (320)                 ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                                                       ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1|ALTSYNCRAM                                          ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                           ;
; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|ALTSYNCRAM                                                  ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ../secret_messages/msg_4_for_task3/message.mif ;
; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                             ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                           ;
; core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1|ALTSYNCRAM                                          ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                           ;
; core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|ALTSYNCRAM                                                  ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ../secret_messages/msg_4_for_task3/message.mif ;
; core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                             ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                           ;
; core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1|ALTSYNCRAM                                          ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                           ;
; core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|ALTSYNCRAM                                                  ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ../secret_messages/msg_4_for_task3/message.mif ;
; core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                             ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                           ;
; core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1|ALTSYNCRAM                                          ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                           ;
; core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|ALTSYNCRAM                                                  ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ../secret_messages/msg_4_for_task3/message.mif ;
; core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                             ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                           ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vrh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 320          ; 256          ; 320          ; 81920 ; None                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_1|s_memory:RAM                                                                                                                                                                                                                                            ; s_memory.vhd      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_1|ram_d_message:decrypted_message                                                                                                                                                                                                                         ; ram_d_message.vhd ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_1|rom_message:enc_message                                                                                                                                                                                                                                 ; rom_message.vhd   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_2|s_memory:RAM                                                                                                                                                                                                                                            ; s_memory.vhd      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_2|ram_d_message:decrypted_message                                                                                                                                                                                                                         ; ram_d_message.vhd ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_2|rom_message:enc_message                                                                                                                                                                                                                                 ; rom_message.vhd   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_3|s_memory:RAM                                                                                                                                                                                                                                            ; s_memory.vhd      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_3|ram_d_message:decrypted_message                                                                                                                                                                                                                         ; ram_d_message.vhd ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_3|rom_message:enc_message                                                                                                                                                                                                                                 ; rom_message.vhd   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_4|s_memory:RAM                                                                                                                                                                                                                                            ; s_memory.vhd      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_4|ram_d_message:decrypted_message                                                                                                                                                                                                                         ; ram_d_message.vhd ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |lab4_top|core:core_4|rom_message:enc_message                                                                                                                                                                                                                                 ; rom_message.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                               ; Reason for Removal                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Total Number of Removed Registers = 12                                                                                                                                      ;                                                                                                                                                                                         ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Total Number of Removed Registers = 20                                                                                                                                      ;                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                   ; due to stuck port data_in ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5573  ;
; Number of registers using Synchronous Clear  ; 459   ;
; Number of registers using Synchronous Load   ; 802   ;
; Number of registers using Asynchronous Clear ; 1838  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2254  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; core:core_4|master_fsm:whole_master|secret_key[17]                                                                                                                                                                                                                                                                              ; 3       ;
; core:core_2|master_fsm:whole_master|secret_key[18]                                                                                                                                                                                                                                                                              ; 3       ;
; core:core_3|master_fsm:whole_master|secret_key[19]                                                                                                                                                                                                                                                                              ; 4       ;
; core:core_4|master_fsm:whole_master|secret_key[20]                                                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                              ; 1       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                              ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|decode_fsm:task_two_B|temp5[3]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|decode_fsm:task_two_B|temp[2]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|decode_fsm:task_two_B|temp2[4]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|decode_fsm:task_two_B|temp3[7]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|decode_fsm:task_two_B|temp4[7]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|decode_fsm:task_two_B|var_j[6]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|swap_fsm:task_twoA|temp[1]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|swap_fsm:task_twoA|temp2[2]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|decode_fsm:task_two_B|temp[3]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|decode_fsm:task_two_B|temp2[6]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|decode_fsm:task_two_B|temp3[4]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|decode_fsm:task_two_B|temp4[7]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|decode_fsm:task_two_B|temp5[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|decode_fsm:task_two_B|temp[0]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|decode_fsm:task_two_B|temp2[1]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|decode_fsm:task_two_B|temp3[1]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|decode_fsm:task_two_B|temp4[4]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|decode_fsm:task_two_B|temp5[5]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|decode_fsm:task_two_B|temp[6]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|decode_fsm:task_two_B|temp2[6]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|decode_fsm:task_two_B|temp3[4]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|decode_fsm:task_two_B|temp4[3]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|decode_fsm:task_two_B|temp5[2]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|decode_fsm:task_two_B|var_l[3]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|decode_fsm:task_two_B|var_j[4]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|decode_fsm:task_two_B|var_j[1]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|decode_fsm:task_two_B|var_j[5]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|swap_fsm:task_twoA|temp[0]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|swap_fsm:task_twoA|temp2[3]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|swap_fsm:task_twoA|temp[3]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|swap_fsm:task_twoA|temp2[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|swap_fsm:task_twoA|temp[0]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|swap_fsm:task_twoA|temp2[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_2|decode_fsm:task_two_B|var_l[7]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_3|decode_fsm:task_two_B|var_l[3]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|core:core_4|decode_fsm:task_two_B|var_l[0]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |lab4_top|core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |lab4_top|core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |lab4_top|core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |lab4_top|core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |lab4_top|core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_1|decode_fsm:task_two_B|address[6]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_1|data_to_mem[0]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_1|swap_fsm:task_twoA|Mux2                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_2|swap_fsm:task_twoA|Mux6                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_3|swap_fsm:task_twoA|Mux0                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_4|swap_fsm:task_twoA|Mux6                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |lab4_top|Mux40                                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |lab4_top|Mux14                                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_2|data_to_mem[4]                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_3|data_to_mem[1]                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_4|data_to_mem[7]                                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_2|address_to_mem[3]                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_3|address_to_mem[2]                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |lab4_top|core:core_4|address_to_mem[7]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab4_top|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][6]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][2]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[13][4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][4]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][5]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[13][3]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 116:1              ; 4 bits    ; 308 LEs       ; 184 LEs              ; 124 LEs                ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 28:1               ; 8 bits    ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |lab4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Source assignments for sld_signaltap:scope ;
+-----------------+-------+------+-----------+
; Assignment      ; Value ; From ; To        ;
+-----------------+-------+------+-----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -         ;
+-----------------+-------+------+-----------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1    ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; low_key        ; 000000000000000000000000 ; Unsigned Binary ;
; high_key       ; 000001000000000000000000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1|initialize_memory:task_one ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; s_start        ; 1000  ; Unsigned Binary                                            ;
; s_wait         ; 0000  ; Unsigned Binary                                            ;
; s_write        ; 0001  ; Unsigned Binary                                            ;
; s_increment    ; 0010  ; Unsigned Binary                                            ;
; s_finish       ; 0100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1|s_memory:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1|swap_fsm:task_twoA ;
+--------------------+-------------+------------------------------------------+
; Parameter Name     ; Value       ; Type                                     ;
+--------------------+-------------+------------------------------------------+
; s_start            ; 11100000000 ; Unsigned Binary                          ;
; s_wait             ; 00100000000 ; Unsigned Binary                          ;
; s_get_si           ; 01000000000 ; Unsigned Binary                          ;
; s_store_si_temp    ; 00000010000 ; Unsigned Binary                          ;
; s_calculate_j_temp ; 00001000000 ; Unsigned Binary                          ;
; s_retrieve_j       ; 00000000100 ; Unsigned Binary                          ;
; s_store_j_temp     ; 00000100100 ; Unsigned Binary                          ;
; s_write_i_to_j     ; 00000000101 ; Unsigned Binary                          ;
; s_write_wait       ; 11100001101 ; Unsigned Binary                          ;
; s_set_address_i    ; 00000001000 ; Unsigned Binary                          ;
; s_write_j_to_i     ; 00000001001 ; Unsigned Binary                          ;
; s_increment        ; 00000000010 ; Unsigned Binary                          ;
; s_finish           ; 00110000000 ; Unsigned Binary                          ;
+--------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1|master_fsm:whole_master ;
+----------------+--------------------------+--------------------------------------+
; Parameter Name ; Value                    ; Type                                 ;
+----------------+--------------------------+--------------------------------------+
; low_key        ; 000000000000000000000000 ; Unsigned Binary                      ;
; high_key       ; 000001000000000000000000 ; Unsigned Binary                      ;
+----------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1|rom_message:enc_message|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                          ; Type                       ;
+------------------------------------+------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                    ;
; WIDTH_A                            ; 8                                              ; Signed Integer             ;
; WIDTHAD_A                          ; 5                                              ; Signed Integer             ;
; NUMWORDS_A                         ; 32                                             ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WIDTH_B                            ; 1                                              ; Signed Integer             ;
; WIDTHAD_B                          ; 1                                              ; Signed Integer             ;
; NUMWORDS_B                         ; 0                                              ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; M10K                                           ; Untyped                    ;
; BYTE_SIZE                          ; 8                                              ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; INIT_FILE                          ; ../secret_messages/msg_4_for_task3/message.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                              ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jfg4                                ; Untyped                    ;
+------------------------------------+------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c3b4      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_1|decode_fsm:task_two_B ;
+----------------+----------------------+----------------------------------------+
; Parameter Name ; Value                ; Type                                   ;
+----------------+----------------------+----------------------------------------+
; s_start        ; 00000000000000000000 ; Unsigned Binary                        ;
; s_wait         ; 00000000000100000000 ; Unsigned Binary                        ;
; increment_i    ; 00000000000100000010 ; Unsigned Binary                        ;
; get_si         ; 10000000000100000000 ; Unsigned Binary                        ;
; strobe_si      ; 00000000000100010000 ; Unsigned Binary                        ;
; j_plus_si      ; 00000001000100000100 ; Unsigned Binary                        ;
; get_sj         ; 00000000000100000100 ; Unsigned Binary                        ;
; strobe_sj      ; 00000000000100100100 ; Unsigned Binary                        ;
; write_i_to_j   ; 00000000000100000101 ; Unsigned Binary                        ;
; set_address_i  ; 00010000000100000000 ; Unsigned Binary                        ;
; write_j_to_i   ; 00010000000100000001 ; Unsigned Binary                        ;
; sum_si_sj      ; 00000010000100001000 ; Unsigned Binary                        ;
; get_si_sj      ; 00000000000100001000 ; Unsigned Binary                        ;
; strobe_f       ; 00000000000101001000 ; Unsigned Binary                        ;
; get_enc        ; 00000000000110000000 ; Unsigned Binary                        ;
; f_xor_enc      ; 00000100000100000000 ; Unsigned Binary                        ;
; wait_for_dec   ; 00110000000100000000 ; Unsigned Binary                        ;
; store_dec      ; 00000000001100000000 ; Unsigned Binary                        ;
; s_wait_inc     ; 10010000000100000000 ; Unsigned Binary                        ;
; increment_k    ; 00000000010100000000 ; Unsigned Binary                        ;
; finish         ; 00000000100100000000 ; Unsigned Binary                        ;
; abort          ; 00001000000100000000 ; Unsigned Binary                        ;
; check_k        ; 01000000000100000000 ; Unsigned Binary                        ;
+----------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2    ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; low_key        ; 000001000000000000000000 ; Unsigned Binary ;
; high_key       ; 000010000000000000000000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2|initialize_memory:task_one ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; s_start        ; 1000  ; Unsigned Binary                                            ;
; s_wait         ; 0000  ; Unsigned Binary                                            ;
; s_write        ; 0001  ; Unsigned Binary                                            ;
; s_increment    ; 0010  ; Unsigned Binary                                            ;
; s_finish       ; 0100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2|s_memory:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2|swap_fsm:task_twoA ;
+--------------------+-------------+------------------------------------------+
; Parameter Name     ; Value       ; Type                                     ;
+--------------------+-------------+------------------------------------------+
; s_start            ; 11100000000 ; Unsigned Binary                          ;
; s_wait             ; 00100000000 ; Unsigned Binary                          ;
; s_get_si           ; 01000000000 ; Unsigned Binary                          ;
; s_store_si_temp    ; 00000010000 ; Unsigned Binary                          ;
; s_calculate_j_temp ; 00001000000 ; Unsigned Binary                          ;
; s_retrieve_j       ; 00000000100 ; Unsigned Binary                          ;
; s_store_j_temp     ; 00000100100 ; Unsigned Binary                          ;
; s_write_i_to_j     ; 00000000101 ; Unsigned Binary                          ;
; s_write_wait       ; 11100001101 ; Unsigned Binary                          ;
; s_set_address_i    ; 00000001000 ; Unsigned Binary                          ;
; s_write_j_to_i     ; 00000001001 ; Unsigned Binary                          ;
; s_increment        ; 00000000010 ; Unsigned Binary                          ;
; s_finish           ; 00110000000 ; Unsigned Binary                          ;
+--------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2|master_fsm:whole_master ;
+----------------+--------------------------+--------------------------------------+
; Parameter Name ; Value                    ; Type                                 ;
+----------------+--------------------------+--------------------------------------+
; low_key        ; 000001000000000000000000 ; Unsigned Binary                      ;
; high_key       ; 000010000000000000000000 ; Unsigned Binary                      ;
+----------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2|rom_message:enc_message|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                          ; Type                       ;
+------------------------------------+------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                    ;
; WIDTH_A                            ; 8                                              ; Signed Integer             ;
; WIDTHAD_A                          ; 5                                              ; Signed Integer             ;
; NUMWORDS_A                         ; 32                                             ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WIDTH_B                            ; 1                                              ; Signed Integer             ;
; WIDTHAD_B                          ; 1                                              ; Signed Integer             ;
; NUMWORDS_B                         ; 0                                              ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; M10K                                           ; Untyped                    ;
; BYTE_SIZE                          ; 8                                              ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; INIT_FILE                          ; ../secret_messages/msg_4_for_task3/message.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                              ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jfg4                                ; Untyped                    ;
+------------------------------------+------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c3b4      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_2|decode_fsm:task_two_B ;
+----------------+----------------------+----------------------------------------+
; Parameter Name ; Value                ; Type                                   ;
+----------------+----------------------+----------------------------------------+
; s_start        ; 00000000000000000000 ; Unsigned Binary                        ;
; s_wait         ; 00000000000100000000 ; Unsigned Binary                        ;
; increment_i    ; 00000000000100000010 ; Unsigned Binary                        ;
; get_si         ; 10000000000100000000 ; Unsigned Binary                        ;
; strobe_si      ; 00000000000100010000 ; Unsigned Binary                        ;
; j_plus_si      ; 00000001000100000100 ; Unsigned Binary                        ;
; get_sj         ; 00000000000100000100 ; Unsigned Binary                        ;
; strobe_sj      ; 00000000000100100100 ; Unsigned Binary                        ;
; write_i_to_j   ; 00000000000100000101 ; Unsigned Binary                        ;
; set_address_i  ; 00010000000100000000 ; Unsigned Binary                        ;
; write_j_to_i   ; 00010000000100000001 ; Unsigned Binary                        ;
; sum_si_sj      ; 00000010000100001000 ; Unsigned Binary                        ;
; get_si_sj      ; 00000000000100001000 ; Unsigned Binary                        ;
; strobe_f       ; 00000000000101001000 ; Unsigned Binary                        ;
; get_enc        ; 00000000000110000000 ; Unsigned Binary                        ;
; f_xor_enc      ; 00000100000100000000 ; Unsigned Binary                        ;
; wait_for_dec   ; 00110000000100000000 ; Unsigned Binary                        ;
; store_dec      ; 00000000001100000000 ; Unsigned Binary                        ;
; s_wait_inc     ; 10010000000100000000 ; Unsigned Binary                        ;
; increment_k    ; 00000000010100000000 ; Unsigned Binary                        ;
; finish         ; 00000000100100000000 ; Unsigned Binary                        ;
; abort          ; 00001000000100000000 ; Unsigned Binary                        ;
; check_k        ; 01000000000100000000 ; Unsigned Binary                        ;
+----------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3    ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; low_key        ; 000010000000000000000000 ; Unsigned Binary ;
; high_key       ; 000100100000000000000000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3|initialize_memory:task_one ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; s_start        ; 1000  ; Unsigned Binary                                            ;
; s_wait         ; 0000  ; Unsigned Binary                                            ;
; s_write        ; 0001  ; Unsigned Binary                                            ;
; s_increment    ; 0010  ; Unsigned Binary                                            ;
; s_finish       ; 0100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3|s_memory:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3|swap_fsm:task_twoA ;
+--------------------+-------------+------------------------------------------+
; Parameter Name     ; Value       ; Type                                     ;
+--------------------+-------------+------------------------------------------+
; s_start            ; 11100000000 ; Unsigned Binary                          ;
; s_wait             ; 00100000000 ; Unsigned Binary                          ;
; s_get_si           ; 01000000000 ; Unsigned Binary                          ;
; s_store_si_temp    ; 00000010000 ; Unsigned Binary                          ;
; s_calculate_j_temp ; 00001000000 ; Unsigned Binary                          ;
; s_retrieve_j       ; 00000000100 ; Unsigned Binary                          ;
; s_store_j_temp     ; 00000100100 ; Unsigned Binary                          ;
; s_write_i_to_j     ; 00000000101 ; Unsigned Binary                          ;
; s_write_wait       ; 11100001101 ; Unsigned Binary                          ;
; s_set_address_i    ; 00000001000 ; Unsigned Binary                          ;
; s_write_j_to_i     ; 00000001001 ; Unsigned Binary                          ;
; s_increment        ; 00000000010 ; Unsigned Binary                          ;
; s_finish           ; 00110000000 ; Unsigned Binary                          ;
+--------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3|master_fsm:whole_master ;
+----------------+--------------------------+--------------------------------------+
; Parameter Name ; Value                    ; Type                                 ;
+----------------+--------------------------+--------------------------------------+
; low_key        ; 000010000000000000000000 ; Unsigned Binary                      ;
; high_key       ; 000100100000000000000000 ; Unsigned Binary                      ;
+----------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3|rom_message:enc_message|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                          ; Type                       ;
+------------------------------------+------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                    ;
; WIDTH_A                            ; 8                                              ; Signed Integer             ;
; WIDTHAD_A                          ; 5                                              ; Signed Integer             ;
; NUMWORDS_A                         ; 32                                             ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WIDTH_B                            ; 1                                              ; Signed Integer             ;
; WIDTHAD_B                          ; 1                                              ; Signed Integer             ;
; NUMWORDS_B                         ; 0                                              ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; M10K                                           ; Untyped                    ;
; BYTE_SIZE                          ; 8                                              ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; INIT_FILE                          ; ../secret_messages/msg_4_for_task3/message.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                              ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jfg4                                ; Untyped                    ;
+------------------------------------+------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c3b4      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_3|decode_fsm:task_two_B ;
+----------------+----------------------+----------------------------------------+
; Parameter Name ; Value                ; Type                                   ;
+----------------+----------------------+----------------------------------------+
; s_start        ; 00000000000000000000 ; Unsigned Binary                        ;
; s_wait         ; 00000000000100000000 ; Unsigned Binary                        ;
; increment_i    ; 00000000000100000010 ; Unsigned Binary                        ;
; get_si         ; 10000000000100000000 ; Unsigned Binary                        ;
; strobe_si      ; 00000000000100010000 ; Unsigned Binary                        ;
; j_plus_si      ; 00000001000100000100 ; Unsigned Binary                        ;
; get_sj         ; 00000000000100000100 ; Unsigned Binary                        ;
; strobe_sj      ; 00000000000100100100 ; Unsigned Binary                        ;
; write_i_to_j   ; 00000000000100000101 ; Unsigned Binary                        ;
; set_address_i  ; 00010000000100000000 ; Unsigned Binary                        ;
; write_j_to_i   ; 00010000000100000001 ; Unsigned Binary                        ;
; sum_si_sj      ; 00000010000100001000 ; Unsigned Binary                        ;
; get_si_sj      ; 00000000000100001000 ; Unsigned Binary                        ;
; strobe_f       ; 00000000000101001000 ; Unsigned Binary                        ;
; get_enc        ; 00000000000110000000 ; Unsigned Binary                        ;
; f_xor_enc      ; 00000100000100000000 ; Unsigned Binary                        ;
; wait_for_dec   ; 00110000000100000000 ; Unsigned Binary                        ;
; store_dec      ; 00000000001100000000 ; Unsigned Binary                        ;
; s_wait_inc     ; 10010000000100000000 ; Unsigned Binary                        ;
; increment_k    ; 00000000010100000000 ; Unsigned Binary                        ;
; finish         ; 00000000100100000000 ; Unsigned Binary                        ;
; abort          ; 00001000000100000000 ; Unsigned Binary                        ;
; check_k        ; 01000000000100000000 ; Unsigned Binary                        ;
+----------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4    ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; low_key        ; 000100100000000000000000 ; Unsigned Binary ;
; high_key       ; 010000000000000000000000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4|initialize_memory:task_one ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; s_start        ; 1000  ; Unsigned Binary                                            ;
; s_wait         ; 0000  ; Unsigned Binary                                            ;
; s_write        ; 0001  ; Unsigned Binary                                            ;
; s_increment    ; 0010  ; Unsigned Binary                                            ;
; s_finish       ; 0100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4|s_memory:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4|swap_fsm:task_twoA ;
+--------------------+-------------+------------------------------------------+
; Parameter Name     ; Value       ; Type                                     ;
+--------------------+-------------+------------------------------------------+
; s_start            ; 11100000000 ; Unsigned Binary                          ;
; s_wait             ; 00100000000 ; Unsigned Binary                          ;
; s_get_si           ; 01000000000 ; Unsigned Binary                          ;
; s_store_si_temp    ; 00000010000 ; Unsigned Binary                          ;
; s_calculate_j_temp ; 00001000000 ; Unsigned Binary                          ;
; s_retrieve_j       ; 00000000100 ; Unsigned Binary                          ;
; s_store_j_temp     ; 00000100100 ; Unsigned Binary                          ;
; s_write_i_to_j     ; 00000000101 ; Unsigned Binary                          ;
; s_write_wait       ; 11100001101 ; Unsigned Binary                          ;
; s_set_address_i    ; 00000001000 ; Unsigned Binary                          ;
; s_write_j_to_i     ; 00000001001 ; Unsigned Binary                          ;
; s_increment        ; 00000000010 ; Unsigned Binary                          ;
; s_finish           ; 00110000000 ; Unsigned Binary                          ;
+--------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4|master_fsm:whole_master ;
+----------------+--------------------------+--------------------------------------+
; Parameter Name ; Value                    ; Type                                 ;
+----------------+--------------------------+--------------------------------------+
; low_key        ; 000100100000000000000000 ; Unsigned Binary                      ;
; high_key       ; 010000000000000000000000 ; Unsigned Binary                      ;
+----------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4|rom_message:enc_message|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                          ; Type                       ;
+------------------------------------+------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                    ;
; WIDTH_A                            ; 8                                              ; Signed Integer             ;
; WIDTHAD_A                          ; 5                                              ; Signed Integer             ;
; NUMWORDS_A                         ; 32                                             ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                    ;
; WIDTH_B                            ; 1                                              ; Signed Integer             ;
; WIDTHAD_B                          ; 1                                              ; Signed Integer             ;
; NUMWORDS_B                         ; 0                                              ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; M10K                                           ; Untyped                    ;
; BYTE_SIZE                          ; 8                                              ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                    ;
; INIT_FILE                          ; ../secret_messages/msg_4_for_task3/message.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                              ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jfg4                                ; Untyped                    ;
+------------------------------------+------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c3b4      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_4|decode_fsm:task_two_B ;
+----------------+----------------------+----------------------------------------+
; Parameter Name ; Value                ; Type                                   ;
+----------------+----------------------+----------------------------------------+
; s_start        ; 00000000000000000000 ; Unsigned Binary                        ;
; s_wait         ; 00000000000100000000 ; Unsigned Binary                        ;
; increment_i    ; 00000000000100000010 ; Unsigned Binary                        ;
; get_si         ; 10000000000100000000 ; Unsigned Binary                        ;
; strobe_si      ; 00000000000100010000 ; Unsigned Binary                        ;
; j_plus_si      ; 00000001000100000100 ; Unsigned Binary                        ;
; get_sj         ; 00000000000100000100 ; Unsigned Binary                        ;
; strobe_sj      ; 00000000000100100100 ; Unsigned Binary                        ;
; write_i_to_j   ; 00000000000100000101 ; Unsigned Binary                        ;
; set_address_i  ; 00010000000100000000 ; Unsigned Binary                        ;
; write_j_to_i   ; 00010000000100000001 ; Unsigned Binary                        ;
; sum_si_sj      ; 00000010000100001000 ; Unsigned Binary                        ;
; get_si_sj      ; 00000000000100001000 ; Unsigned Binary                        ;
; strobe_f       ; 00000000000101001000 ; Unsigned Binary                        ;
; get_enc        ; 00000000000110000000 ; Unsigned Binary                        ;
; f_xor_enc      ; 00000100000100000000 ; Unsigned Binary                        ;
; wait_for_dec   ; 00110000000100000000 ; Unsigned Binary                        ;
; store_dec      ; 00000000001100000000 ; Unsigned Binary                        ;
; s_wait_inc     ; 10010000000100000000 ; Unsigned Binary                        ;
; increment_k    ; 00000000010100000000 ; Unsigned Binary                        ;
; finish         ; 00000000100100000000 ; Unsigned Binary                        ;
; abort          ; 00001000000100000000 ; Unsigned Binary                        ;
; check_k        ; 01000000000100000000 ; Unsigned Binary                        ;
+----------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:scope                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 320                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 320                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 982                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 320                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 2              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_2|swap_fsm:task_twoA|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 2              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_3|swap_fsm:task_twoA|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 2              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:core_4|swap_fsm:task_twoA|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 2              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                          ;
; Entity Instance                           ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_2|s_memory:RAM|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_2|rom_message:enc_message|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_3|s_memory:RAM|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_3|rom_message:enc_message|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_4|s_memory:RAM|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_4|rom_message:enc_message|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_4|ram_d_message:decrypted_message"                                                                      ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity         ; Details                                                                                                ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
; q       ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_4|rom_message:enc_message"                                                                             ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_3|ram_d_message:decrypted_message"                                                                      ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity         ; Details                                                                                                ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
; q       ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_3|rom_message:enc_message"                                                                             ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_2|ram_d_message:decrypted_message"                                                                      ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity         ; Details                                                                                                ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
; q       ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_2|rom_message:enc_message"                                                                             ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_1|ram_d_message:decrypted_message"                                                                      ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity         ; Details                                                                                                ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
; q       ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_1|rom_message:enc_message"                                                                             ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; address ; Input ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 5 elements in the same dimension ;
+---------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                   ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; scope         ; 320                 ; 320              ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                    ;
; 1              ; En          ; 8     ; 32    ; Read/Write ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated         ;
; 2              ; D           ; 8     ; 32    ; Read/Write ; core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; core:core_2|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                    ;
; 4              ; En          ; 8     ; 32    ; Read/Write ; core:core_2|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated         ;
; 5              ; D           ; 8     ; 32    ; Read/Write ; core:core_2|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated ;
; 6              ; S           ; 8     ; 256   ; Read/Write ; core:core_3|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                    ;
; 7              ; En          ; 8     ; 32    ; Read/Write ; core:core_3|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated         ;
; 8              ; D           ; 8     ; 32    ; Read/Write ; core:core_3|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated ;
; 9              ; S           ; 8     ; 256   ; Read/Write ; core:core_4|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                    ;
; 10             ; En          ; 8     ; 32    ; Read/Write ; core:core_4|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated         ;
; 11             ; D           ; 8     ; 32    ; Read/Write ; core:core_4|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1124                        ;
;     CLR               ; 60                          ;
;     ENA               ; 268                         ;
;     ENA CLR           ; 108                         ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 288                         ;
;     ENA SLD           ; 96                          ;
;     SCLR              ; 56                          ;
;     SLD               ; 32                          ;
;     plain             ; 184                         ;
; arriav_lcell_comb     ; 1752                        ;
;     arith             ; 408                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 248                         ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 20                          ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 1272                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 194                         ;
;         3 data inputs ; 143                         ;
;         4 data inputs ; 295                         ;
;         5 data inputs ; 365                         ;
;         6 data inputs ; 251                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 32                          ;
; boundary_port         ; 712                         ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 3.07                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:scope ;
+-----------------------+---------------------------------------------+
; Type                  ; Count                                       ;
+-----------------------+---------------------------------------------+
; arriav_ff             ; 4136                                        ;
;     CLR               ; 6                                           ;
;     CLR SLD           ; 352                                         ;
;     ENA               ; 63                                          ;
;     ENA CLR           ; 997                                         ;
;     ENA CLR SCLR      ; 25                                          ;
;     ENA SCLR          ; 29                                          ;
;     ENA SCLR SLD      ; 33                                          ;
;     ENA SLD           ; 30                                          ;
;     SCLR SLD          ; 14                                          ;
;     plain             ; 2587                                        ;
; arriav_lcell_comb     ; 607                                         ;
;     arith             ; 83                                          ;
;         0 data inputs ; 4                                           ;
;         1 data inputs ; 78                                          ;
;         2 data inputs ; 1                                           ;
;     normal            ; 524                                         ;
;         0 data inputs ; 2                                           ;
;         1 data inputs ; 9                                           ;
;         2 data inputs ; 9                                           ;
;         3 data inputs ; 11                                          ;
;         4 data inputs ; 23                                          ;
;         5 data inputs ; 357                                         ;
;         6 data inputs ; 113                                         ;
; boundary_port         ; 1684                                        ;
; stratixv_ram_block    ; 320                                         ;
;                       ;                                             ;
; Max LUT depth         ; 4.10                                        ;
; Average LUT depth     ; 0.77                                        ;
+-----------------------+---------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 313                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 26                                       ;
;     ENA CLR           ; 40                                       ;
;     ENA CLR SLD       ; 212                                      ;
;     ENA SCLR          ; 7                                        ;
;     SCLR              ; 7                                        ;
;     SLD               ; 1                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 273                                      ;
;     arith             ; 7                                        ;
;         1 data inputs ; 7                                        ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 264                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 30                                       ;
;         3 data inputs ; 28                                       ;
;         4 data inputs ; 34                                       ;
;         5 data inputs ; 66                                       ;
;         6 data inputs ; 101                                      ;
; boundary_port         ; 899                                      ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 1.82                                     ;
+-----------------------+------------------------------------------+


+------------------------------------+
; Elapsed Time Per Partition         ;
+---------------------+--------------+
; Partition Name      ; Elapsed Time ;
+---------------------+--------------+
; sld_signaltap:scope ; 00:00:03     ;
; Top                 ; 00:00:03     ;
; sld_hub:auto_hub    ; 00:00:01     ;
+---------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "scope"                                                                                                                                                                                                                          ;
+------------------------------------------------------+---------------+-----------+---------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name      ; Netlist Type Used ; Actual Connection                                                                                                                     ; Details ;
+------------------------------------------------------+---------------+-----------+---------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; core:core_1|decode_fsm:task_two_B|address[0]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[0]~0                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[0]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[0]~0                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[1]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[1]~1                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[1]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[1]~1                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[2]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[2]~2                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[2]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[2]~2                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[3]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[3]~3                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[3]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[3]~3                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[4]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[4]~4                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[4]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[4]~4                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[5]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[5]~5                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[5]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[5]~5                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[6]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[6]~6                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[6]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[6]~6                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[7]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[7]~7                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address[7]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|address[7]~7                                                                                        ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[0]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[0]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[1]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[1]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[2]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[2]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[3]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[3]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[4]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[4]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[5]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[5]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[6]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[6]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[7]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; core:core_1|decode_fsm:task_two_B|address_dec[7]     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; GND                                                                                                                                   ; N/A     ;
; core:core_1|decode_fsm:task_two_B|bad_key            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[15]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|bad_key            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[15]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|char               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|char~2                                                                                              ; N/A     ;
; core:core_1|decode_fsm:task_two_B|char               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|char~2                                                                                              ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[0]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[0]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[1]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[1]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[2]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[2]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[3]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[3]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[4]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[4]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[5]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[5]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[6]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[6]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[7]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_dec[7]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[0]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[0]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[1]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[1]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[2]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[2]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[3]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[3]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[4]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[4]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[5]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[5]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[6]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[6]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[7]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_in[7]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[0]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[0]~0                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[0]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[0]~0                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[1]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[1]~1                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[1]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[1]~1                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[2]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[2]~2                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[2]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[2]~2                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[3]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[3]~3                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[3]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[3]~3                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[4]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[4]~4                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[4]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[4]~4                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[5]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[5]~5                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[5]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[5]~5                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[6]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[6]~6                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[6]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[6]~6                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[7]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[7]~7                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_out[7]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|data_out[7]~7                                                                                       ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[0]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[0] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[0]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[0] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[1]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[1] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[1]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[1] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[2]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[2] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[2]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[2] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[3]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[3] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[3]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[3] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[4]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[4] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[4]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[4] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[5]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[5] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[5]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[5] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[6]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[6] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[6]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[6] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[7]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[7] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|data_rom[7]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1|q_a[7] ; N/A     ;
; core:core_1|decode_fsm:task_two_B|done               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[11]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|done               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[11]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|reset              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|decode_fsm:task_two_B|reset              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|decode_fsm:task_two_B|start              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[2]                                                                                          ; N/A     ;
; core:core_1|decode_fsm:task_two_B|start              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[2]                                                                                          ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[10]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[10]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[10]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[10]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[11]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[11]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[11]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[11]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[12]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[12]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[12]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[12]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[13]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[13]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[13]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[13]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[14]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[14]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[14]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[14]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[15]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[15]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[15]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[15]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[16]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[16]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[16]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[16]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[17]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[17]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[17]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[17]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[18]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[18]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[18]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[18]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[19]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[19]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[19]          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[19]                                                                                           ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[8]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[8]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[8]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[8]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[9]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[9]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|state[9]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[9]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp2[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp2[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp3[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp3[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp4[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp4[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp5[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp5[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[0]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[0]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[0]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[0]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[1]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[1]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[1]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[1]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[2]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[2]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[2]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[2]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[3]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[3]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[3]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[3]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[4]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[4]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[4]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[4]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[5]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[5]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[5]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[5]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[6]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[6]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[6]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[6]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[7]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[7]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|temp[7]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|temp[7]                                                                                             ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_i[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_i[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_j[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_j[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_k[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_k[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[1]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[2]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[3]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[4]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[5]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[6]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|var_l[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|var_l[7]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|write_en_dec       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[9]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|write_en_dec       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[9]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|write_enable       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[0]                                                                                            ; N/A     ;
; core:core_1|decode_fsm:task_two_B|write_enable       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[0]                                                                                            ; N/A     ;
; core:core_1|initialize_memory:task_one|address[0]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[0]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[1]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[1]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[2]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[2]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[3]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[3]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[4]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[4]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[4]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[4]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[5]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[5]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[5]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[5]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[6]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[6]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[6]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[6]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[7]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[7]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|address[7]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[7]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[0]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[0]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[1]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[1]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[2]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[2]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[3]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[3]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[4]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[4]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[4]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[4]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[5]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[5]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[5]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[5]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[6]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[6]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[6]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[6]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[7]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[7]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|data[7]       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[7]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|finish        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|finish        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|reset         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|initialize_memory:task_one|reset         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|initialize_memory:task_one|start         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[0]                                                                                          ; N/A     ;
; core:core_1|initialize_memory:task_one|start         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[0]                                                                                          ; N/A     ;
; core:core_1|initialize_memory:task_one|state[0]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|state[0]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|state[1]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|state[1]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|state[2]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|state[2]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|state[3]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|state[3]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[0]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[0]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[1]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[1]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[1]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[2]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[2]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[2]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[3]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[3]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[3]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[4]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[4]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[4]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[4]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[5]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[5]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[5]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[5]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[6]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[6]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[6]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[6]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[7]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[7]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|var_i[7]      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|var_i[7]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|write_enable  ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[0]                                                                                       ; N/A     ;
; core:core_1|initialize_memory:task_one|write_enable  ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[0]                                                                                       ; N/A     ;
; core:core_1|master_fsm:whole_master|abort            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[15]                                                                                           ; N/A     ;
; core:core_1|master_fsm:whole_master|abort            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[15]                                                                                           ; N/A     ;
; core:core_1|master_fsm:whole_master|addr_data_sel[0] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[4]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|addr_data_sel[0] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[4]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|addr_data_sel[1] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[5]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|addr_data_sel[1] ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[5]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|clock            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; CLOCK_50                                                                                                                              ; N/A     ;
; core:core_1|master_fsm:whole_master|decode_finish    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[11]                                                                                           ; N/A     ;
; core:core_1|master_fsm:whole_master|decode_finish    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|decode_fsm:task_two_B|state[11]                                                                                           ; N/A     ;
; core:core_1|master_fsm:whole_master|decode_start     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[2]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|decode_start     ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[2]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|fail             ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[9]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|fail             ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[9]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|init_finish      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[2]                                                                                       ; N/A     ;
; core:core_1|master_fsm:whole_master|init_finish      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|initialize_memory:task_one|state[2]                                                                                       ; N/A     ;
; core:core_1|master_fsm:whole_master|init_start       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[0]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|init_start       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[0]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|key_found        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; WideOr0~_wirecell                                                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|key_found        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; WideOr0~_wirecell                                                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|pass             ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[7]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|pass             ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[7]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|reset            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|reset            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[0]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[0]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[0]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[0]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[10]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[10]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[10]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[10]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[11]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[11]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[11]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[11]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[12]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[12]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[12]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[12]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[13]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[13]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[13]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[13]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[14]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[14]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[14]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[14]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[15]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[15]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[15]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[15]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[16]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[16]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[16]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[16]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[17]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[17]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[17]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[17]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[18]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[18]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[18]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[18]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[19]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[19]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[19]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[19]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[1]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[1]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[1]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[1]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[20]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[20]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[20]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[20]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[21]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[21]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[21]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[21]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[22]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[22]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[22]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[22]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[23]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[23]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[23]   ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[23]                                                                                    ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[2]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[2]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[2]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[2]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[3]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[3]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[3]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[3]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[4]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[4]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[4]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[4]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[5]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[5]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[5]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[5]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[6]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[6]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[6]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[6]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[7]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[7]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[7]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[7]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[8]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[8]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[8]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[8]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[9]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[9]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|secret_key[9]    ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[9]                                                                                     ; N/A     ;
; core:core_1|master_fsm:whole_master|state[0]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[0]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[0]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[0]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[10]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[10]                                                                                         ; N/A     ;
; core:core_1|master_fsm:whole_master|state[10]        ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[10]                                                                                         ; N/A     ;
; core:core_1|master_fsm:whole_master|state[1]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[1]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[1]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[1]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[2]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[2]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[2]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[2]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[3]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[3]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[4]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[4]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[4]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[4]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[5]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[5]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[5]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[5]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[6]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[6]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[6]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[6]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[7]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[7]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[7]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[7]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[8]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[8]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[8]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[8]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[9]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[9]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|state[9]         ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[9]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|swap_finish      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[7]                                                                                               ; N/A     ;
; core:core_1|master_fsm:whole_master|swap_finish      ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[7]                                                                                               ; N/A     ;
; core:core_1|master_fsm:whole_master|swap_start       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[1]                                                                                          ; N/A     ;
; core:core_1|master_fsm:whole_master|swap_start       ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[1]                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[0]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[0]~0                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[0]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[0]~0                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[1]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[1]~1                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[1]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[1]~1                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[2]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[2]~2                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[2]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[2]~2                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[3]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[3]~3                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[3]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[3]~3                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[4]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[4]~4                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[4]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[4]~4                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[5]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[5]~5                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[5]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[5]~5                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[6]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[6]~6                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[6]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[6]~6                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[7]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[7]~7                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|address[7]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|address[7]~7                                                                                           ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[0]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[0]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[1]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[1]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[2]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[2]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[3]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[3]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[4]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[4]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[5]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[5]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[6]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[6]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[7]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_in[7]            ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]            ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[0]~0                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[0]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[0]~0                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[1]~1                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[1]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[1]~1                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[2]~2                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[2]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[2]~2                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[3]~3                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[3]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[3]~3                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[4]~4                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[4]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[4]~4                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[5]~5                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[5]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[5]~5                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[6]~6                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[6]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[6]~6                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[7]~7                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|data_out[7]           ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|data_out[7]~7                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|finish                ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|finish                ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|reset                 ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|reset                 ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[3]                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[0]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[0]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[0]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[0]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[10]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[10]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[10]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[10]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[11]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[11]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[11]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[11]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[12]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[12]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[12]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[12]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[13]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[13]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[13]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[13]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[14]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[14]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[14]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[14]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[15]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[15]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[15]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[15]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[16]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[16]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[16]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[16]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[17]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[17]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[17]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[17]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[18]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[18]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[18]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[18]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[19]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[19]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[19]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[19]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[1]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[1]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[1]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[1]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[20]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[20]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[20]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[20]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[21]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[21]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[21]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[21]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[22]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[22]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[22]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[22]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[23]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[23]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[23]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[23]                                                                                    ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[2]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[2]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[2]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[2]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[3]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[3]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[3]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[3]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[4]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[4]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[4]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[4]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[5]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[5]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[5]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[5]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[6]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[6]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[6]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[6]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[7]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[7]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[7]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[7]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[8]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[8]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[8]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[8]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[9]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[9]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|skey[9]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|secret_key[9]                                                                                     ; N/A     ;
; core:core_1|swap_fsm:task_twoA|start                 ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[1]                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|start                 ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|master_fsm:whole_master|state[1]                                                                                          ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[10]             ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[10]                                                                                              ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[10]             ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[10]                                                                                              ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[8]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[8]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[8]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[8]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[9]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[9]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|state[9]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[9]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp2[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp2[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[0]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[0]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[0]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[0]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[1]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[1]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[1]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[1]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[2]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[2]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[2]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[2]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[3]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[3]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[3]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[3]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[4]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[4]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[4]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[4]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[5]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[5]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[5]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[5]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[6]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[6]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[6]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[6]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[7]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[7]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|temp[7]               ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|temp[7]                                                                                                ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_i[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_i[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[0]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[1]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[1]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[2]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[2]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[3]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[3]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[4]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[4]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[5]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[5]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[6]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[6]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|var_j[7]              ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|var_j[7]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|write_enable          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[0]                                                                                               ; N/A     ;
; core:core_1|swap_fsm:task_twoA|write_enable          ; pre-synthesis ; connected ; Top                 ; post-synthesis    ; core:core_1|swap_fsm:task_twoA|state[0]                                                                                               ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|gnd                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~GND                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
; scope|vcc                                            ; post-fitting  ; connected ; sld_signaltap:scope ; post-synthesis    ; sld_signaltap:scope|~VCC                                                                                                              ; N/A     ;
+------------------------------------------------------+---------------+-----------+---------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 20 16:43:30 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file swap_memory_fsm.sv
    Info (12023): Found entity 1: swap_fsm File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file decoder_fsm.sv
    Info (12023): Found entity 1: decode_fsm File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/decoder_fsm.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file initial_memory_fsm.sv
    Info (12023): Found entity 1: initialize_memory File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/initial_memory_fsm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab4_top.sv
    Info (12023): Found entity 1: lab4_top File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file l4_master_control.sv
    Info (12023): Found entity 1: master_fsm File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/SevenSegmentDisplayDecoder.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file s_memory.vhd
    Info (12022): Found design unit 1: s_memory-SYN File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/s_memory.vhd Line: 55
    Info (12023): Found entity 1: s_memory File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/s_memory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rom_message.vhd
    Info (12022): Found design unit 1: rom_message-SYN File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/rom_message.vhd Line: 53
    Info (12023): Found entity 1: rom_message File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/rom_message.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram_d_message.vhd
    Info (12022): Found design unit 1: ram_d_message-SYN File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/ram_d_message.vhd Line: 55
    Info (12023): Found entity 1: ram_d_message File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/ram_d_message.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core.sv
    Info (12023): Found entity 1: core File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(28): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(29): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(30): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(31): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(32): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(33): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(34): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(35): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(36): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(37): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(38): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(39): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at L4_MASTER_CONTROL.sv(40): Parameter Declaration in module "master_fsm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/L4_MASTER_CONTROL.sv Line: 40
Info (12127): Elaborating entity "lab4_top" for the top level hierarchy
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:mod" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 47
Info (12128): Elaborating entity "core" for hierarchy "core:core_1" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 80
Info (12128): Elaborating entity "initialize_memory" for hierarchy "core:core_1|initialize_memory:task_one" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 35
Info (12128): Elaborating entity "s_memory" for hierarchy "core:core_1|s_memory:RAM" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:core_1|s_memory:RAM|altsyncram:altsyncram_component" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/s_memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "core:core_1|s_memory:RAM|altsyncram:altsyncram_component" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/s_memory.vhd Line: 62
Info (12133): Instantiated megafunction "core:core_1|s_memory:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/s_memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf
    Info (12023): Found entity 1: altsyncram_m5b4 File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_m5b4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m5b4" for hierarchy "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf
    Info (12023): Found entity 1: altsyncram_kq83 File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_kq83.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kq83" for hierarchy "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_m5b4.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_m5b4.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_m5b4.tdf Line: 37
Info (12133): Instantiated megafunction "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_m5b4.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "core:core_1|s_memory:RAM|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "swap_fsm" for hierarchy "core:core_1|swap_fsm:task_twoA" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 56
Warning (10230): Verilog HDL assignment warning at swap_memory_fsm.sv(113): truncated value with size 8 to match size of target (2) File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 113
Info (12128): Elaborating entity "master_fsm" for hierarchy "core:core_1|master_fsm:whole_master" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 86
Info (12128): Elaborating entity "rom_message" for hierarchy "core:core_1|rom_message:enc_message" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/rom_message.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/rom_message.vhd Line: 60
Info (12133): Instantiated megafunction "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/rom_message.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../secret_messages/msg_4_for_task3/message.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=En"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfg4.tdf
    Info (12023): Found entity 1: altsyncram_jfg4 File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_jfg4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jfg4" for hierarchy "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2h3.tdf
    Info (12023): Found entity 1: altsyncram_a2h3 File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_a2h3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a2h3" for hierarchy "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|altsyncram_a2h3:altsyncram1" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_jfg4.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_jfg4.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_jfg4.tdf Line: 35
Info (12133): Instantiated megafunction "core:core_1|rom_message:enc_message|altsyncram:altsyncram_component|altsyncram_jfg4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_jfg4.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1164836864"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "ram_d_message" for hierarchy "core:core_1|ram_d_message:decrypted_message" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/ram_d_message.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/ram_d_message.vhd Line: 62
Info (12133): Instantiated megafunction "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/ram_d_message.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3b4.tdf
    Info (12023): Found entity 1: altsyncram_c3b4 File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_c3b4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c3b4" for hierarchy "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_um83.tdf
    Info (12023): Found entity 1: altsyncram_um83 File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_um83.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_um83" for hierarchy "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|altsyncram_um83:altsyncram1" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_c3b4.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_c3b4.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_c3b4.tdf Line: 37
Info (12133): Instantiated megafunction "core:core_1|ram_d_message:decrypted_message|altsyncram:altsyncram_component|altsyncram_c3b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_c3b4.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "decode_fsm" for hierarchy "core:core_1|decode_fsm:task_two_B" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 136
Info (12128): Elaborating entity "core" for hierarchy "core:core_2" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 87
Info (12128): Elaborating entity "master_fsm" for hierarchy "core:core_2|master_fsm:whole_master" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 86
Info (12128): Elaborating entity "core" for hierarchy "core:core_3" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 94
Info (12128): Elaborating entity "master_fsm" for hierarchy "core:core_3|master_fsm:whole_master" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 86
Info (12128): Elaborating entity "core" for hierarchy "core:core_4" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 101
Info (12128): Elaborating entity "master_fsm" for hierarchy "core:core_4|master_fsm:whole_master" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/core.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrh4.tdf
    Info (12023): Found entity 1: altsyncram_vrh4 File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/altsyncram_vrh4.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/mux_glc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf
    Info (12023): Found entity 1: cntr_kai File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_kai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cmpr_h9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf
    Info (12023): Found entity 1: cntr_7vi File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_7vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "scope"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.20.16:43:56 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 582
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "hex_data_in[0]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[1]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[2]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[3]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[4]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[5]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[6]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[7]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[8]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[9]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[10]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[11]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[12]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[13]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[14]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[15]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[16]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[17]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[18]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[19]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[20]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[21]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[22]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
    Warning (13049): Converted tri-state buffer "hex_data_in[23]" feeding internal logic into a wire File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 42
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core_1|swap_fsm:task_twoA|Mod0" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core_2|swap_fsm:task_twoA|Mod0" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core_3|swap_fsm:task_twoA|Mod0" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:core_4|swap_fsm:task_twoA|Mod0" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 113
Info (12130): Elaborated megafunction instantiation "core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 113
Info (12133): Instantiated megafunction "core:core_1|swap_fsm:task_twoA|lpm_divide:Mod0" with the following parameter: File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/swap_memory_fsm.sv Line: 113
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/db/alt_u_div_ose.tdf Line: 22
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 25
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 25
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 25
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 25
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:scope"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/output_files/rc4.map.smsg
Info (35024): Successfully connected in-system debug instance "scope" to all 673 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 22
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 22
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/lab4_top.sv Line: 23
Info (21057): Implemented 7472 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 6984 logic cells
    Info (21064): Implemented 416 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Tue Jun 20 16:44:19 2023
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/HUAWEI/Desktop/Guoyu_Zhao_65442865_Ruiqi_zang_24075277_Lab_4/output_files/rc4.map.smsg.


