
.. DO NOT EDIT.
.. THIS FILE WAS AUTOMATICALLY GENERATED BY SPHINX-GALLERY.
.. TO MAKE CHANGES, EDIT THE SOURCE PYTHON FILE:
.. "auto_openfpga_config/01_create_memory_bank_protocol.py"
.. LINE NUMBERS ARE GIVEN BELOW.

.. only:: html

    .. note::
        :class: sphx-glr-download-link-note

        Click :ref:`here <sphx_glr_download_auto_openfpga_config_01_create_memory_bank_protocol.py>`
        to download the full example code

.. rst-class:: sphx-glr-example-title

.. _sphx_glr_auto_openfpga_config_01_create_memory_bank_protocol.py:


===============================================
Create memory bank pin placement and connection
===============================================

This example demonstrated how a memeroy bacnk protocol can be inserted in the
pre place and routed module.

The idea here is to optimize the WL and BL pin placement on the tile as well
as restructure the (WL and BL) connectivity with eatch latch. The input this
script is the placment and information of each latch, which can be extracted
from the following tcl script.


.. code-block:: tcl

    foreach_in_collection cell [get_cells *LAT* -hierarchical] {
       echo "[get_attr -name full_name $cell] [get_attr -name origin $cell]"
    } > _filename.txt

**Algorithm**:

- Find total number of configuration elements in the block ``B``
- Find number of WL lines (horizontal lines) ``wl_n = ceil(sqrt(B))``
- Calculate number of BL lines (vertical lines) ``bl_n = B/wl_n``
- Sort each cell with increasing order of ``x_loc``,
  assign bl[0] to first set of ``wl_n`` cells and continue assignement till the end
- Sort each cell with increasing order of ``y_loc``,
  assign wl[0] to first set of ``bl_n`` cells and continue assignement till the end

**Highlight BL connectivity**:

.. image:: ../../../examples/OpenFPGA_config/_memeory_bank_conn_bl_line.svg
    :width: 80%
    :align: center

**Output log**:

.. literalinclude:: ../../../examples/OpenFPGA_config/_memory_bank_protocol_spydrnet.log
    :language: text

.. note:: This is a linear solution to the problem. A further improvement can be obtained by using a simulated annealing method with the solution received in this example as an initial condition.

.. GENERATED FROM PYTHON SOURCE LINES 44-240

.. code-block:: default


    import logging
    import math

    import numpy as np
    import pandas as pd
    import seaborn as sns
    import spydrnet as sdn
    import svgwrite

    logger = logging.getLogger('spydrnet_logs')
    sdn.enable_file_logging(LOG_LEVEL='INFO', filename="memory_bank_protocol")
    logger.handlers[1].setFormatter(logging.Formatter(
        "%(levelname)5s %(lineno)3s - %(message)s"))


    def main():
        latch_locs = pd.read_csv('latch_placement_dump.txt', sep=" ",
                                 names=["cells", "x_loc", "y_loc"])
        # latch_locs = pd.read_csv('small_latch_placement.txt', sep=" ",
        #                          names=["cells", "x_loc", "y_loc"])
        np.random.seed(40)
        # latch_locs = latch_locs.sample(n=750)
        total_mem_elements = latch_locs.shape[0]
        wl_n = math.ceil(math.sqrt(total_mem_elements))
        bl_n = math.ceil(total_mem_elements/wl_n)

        _, x_max = int(min(latch_locs["x_loc"])), int(max(latch_locs["x_loc"]))
        _, y_max = int(min(latch_locs["y_loc"])), int(max(latch_locs["y_loc"]))

        logger.info("Total mem elements %s", total_mem_elements)
        logger.info("word lines         %s", wl_n)
        logger.info("bit lines          %s", bl_n)
        logger.info("Capacity           %s", wl_n*bl_n)
        logger.info("Extra Conns        %s", (wl_n*bl_n)-total_mem_elements)

        latch_locs = latch_locs.sort_values(by=['x_loc', 'y_loc'])
        x_cuts = latch_locs[::wl_n]['x_loc'].values.tolist() + [x_max]
        bl_lines = [round(sum(pts)*0.5, 2) for pts in zip(x_cuts[:-1], x_cuts[1:])]

        sequence = [j for j in range(bl_n) for i in range(wl_n)]
        latch_locs["x_bins"] = sequence[:latch_locs.shape[0]]

        latch_locs = latch_locs.sort_values(by=['x_bins', 'y_loc'])
        sequence_bl = []
        sequence_wl = []
        for i in range(bl_n):
            sequence_bl += [f"b{i}"] * (wl_n)
            sequence_wl += [f"w{j}" for j in range(wl_n)]
        latch_locs["bl"] = sequence_bl[:latch_locs.shape[0]]
        latch_locs["wl"] = sequence_wl[:latch_locs.shape[0]]

        latch_locs = latch_locs.sort_values(by=['y_loc', 'x_loc'])
        y_cuts = latch_locs[::bl_n]['y_loc'].values.tolist()
        y_cuts += [y_max]
        wl_lines = [round(sum(pts)*0.5, 2) for pts in zip(y_cuts[:-1], y_cuts[1:])]

        # This is an alternate option to place WL pins based on the
        # the average y location of each Wx assigned cells
        # wl_lines = []
        # for each in sorted(latch_locs["wl"].unique()):
        #     rows = latch_locs[latch_locs["wl"] == each]["y_loc"].values
        #     print(each, rows)
        #     wl_lines.append(sum(rows)/len(rows))

        logger.info("x_cuts     %s", x_cuts)
        logger.info("wl_lines   %s", wl_lines)
        logger.info("bl_lines   %s", bl_lines)

        render_placement(latch_locs, wl_lines, bl_lines, x_cuts,
                         filename="_memeory_bank_conn_bl_line.svg", highlights="b")
        write_report(latch_locs)
        validate_connection(latch_locs)
        cost = find_connection_cost(latch_locs, wl_lines, bl_lines)
        logger.info("V Cost %.2f, H Cost %.2f, Total Cost %.2f", *cost, sum(cost))


    def write_report(latch_locs):
        with open("_eco_changes.tcl", "w", encoding="UTF-8") as fp:
            wl_n = latch_locs["wl"].unique().size
            bl_n = latch_locs["bl"].unique().size
            fp.write("remove_ports [get_ports -quiet wl*]\n")
            fp.write("remove_ports [get_ports -quiet bl*]\n")
            fp.write("remove_nets [get_nets -quiet wl*]\n")
            fp.write("remove_nets [get_nets -quiet bl*]\n")
            fp.write("for { set a 0}  {$a < %d} {incr a} {\n" % wl_n)
            fp.write("    create_port wl[$a] -direction in;\n")
            fp.write("    create_net wl[$a];\n")
            fp.write("    connect_net -net wl[$a] wl[$a];\n")
            fp.write("}\n")
            fp.write("for { set a 0}  {$a < %d} {incr a} {\n" % bl_n)
            fp.write("    create_port bl[$a] -direction in;\n")
            fp.write("    create_net bl[$a];\n")
            fp.write("    connect_net -net bl[$a] bl[$a];\n")
            fp.write("}\n")
            fp.write("foreach_in_collection pin [get_pins *LAT*/D -hier] {\n")
            fp.write(
                "    disconnect_net -net [get_nets -quiet -of_objects $pin] $pin\n")
            fp.write("}\n")
            fp.write("foreach_in_collection pin [get_pins *LAT*/G -hier] {\n")
            fp.write(
                "    disconnect_net -net [get_nets -quiet -of_objects $pin] $pin\n")
            fp.write("}\n")

            for _, each in latch_locs.iterrows():
                cell = each['cells']
                fp.write("connect_net -net bl[%s] %s/D\n" %
                         (each['bl'][1:], cell))
                fp.write("connect_net -net  wl[%s] %s/G\n" %
                         (each['wl'][1:], cell))


    def validate_connection(dataframe):
        duplicated = dataframe[dataframe.duplicated(subset=['wl', 'bl'],
                                                    keep=False)]
        assert duplicated.size == 0, "Found %d duplicate connections" % duplicated.size


    def find_connection_cost(latch_locs, wl_lines, bl_lines):
        total_v_wiring = 0
        total_h_wiring = 0
        for _, each in latch_locs.iterrows():
            x_loc = float(each['x_loc'])
            y_loc = float(each['y_loc'])
            wl_indx = int(each['wl'][1:])
            bl_indx = int(each['bl'][1:])
            total_h_wiring = abs(x_loc-wl_lines[wl_indx])
            total_v_wiring = abs(y_loc-bl_lines[bl_indx])
        return round(total_v_wiring, 2), round(total_h_wiring, 2)


    def render_placement(latch_locs, wl_lines, bl_lines,
                         regions=None, filename="_sample.svg", highlights="b"):
        dwg = svgwrite.Drawing()
        _, xmax = min(latch_locs["x_loc"]), max(latch_locs["x_loc"])+8
        _, ymax = min(latch_locs["y_loc"]), max(latch_locs["y_loc"])+8
        viewbox = (-4, -4, xmax, ymax)
        dwg.viewbox(*viewbox)
        dwg_main = dwg.add(dwg.g(id="main_frame"))
        dwg.defs.add(dwg.style(r'''
            .boundary{fill:#FAFAFA; stroke-width:1px; stroke:black}
            .wl_lines{fill:red; stroke-width:0.1px; opacity:0.6;}
            .bl_lines{fill:green; stroke-width:0.1px; opacity:0.6;}
            .connections{fill:green; stroke-width:0.1px; stroke:black;}
        '''))
        dwg_main.add(dwg.rect(size=(xmax, ymax),
                     insert=(-4, -4), class_="boundary"))

        palette = sns.color_palette(None,
                                    max(len(wl_lines), len(bl_lines))).as_hex()
        for _, each in latch_locs.iterrows():
            color = {True: 'black'}
            for indx, each_color in enumerate(palette):
                color[each[f"{highlights}l"] == f"{highlights}{indx}"] = each_color
            color = color[True]
            dwg_main.add(dwg.circle(r=0.5, class_="marker", fill=color, stroke="none",
                                    center=(each["x_loc"], each["y_loc"])))

            # Add connection to the line
            wl_indx = int(each['wl'][1:])
            bl_indx = int(each['bl'][1:])
            dwg_main.add(dwg.line(start=(each["x_loc"], each["y_loc"]),
                                  end=(bl_lines[bl_indx], wl_lines[wl_indx],),
                                  class_="connections"))

        # Add word and bit lines regions
        if regions and (highlights == "b"):
            for indx, pts in enumerate(zip(regions[:-1], regions[1:])):
                min_pt, max_pt = pts
                dwg_main.add(dwg.rect(size=((max_pt-min_pt), ymax), class_="bl_region",
                                      fill=palette[indx],
                                      opacity=0.1, insert=(min_pt, -4)))
        if regions and (highlights == "w"):
            for indx, pts in enumerate(zip(regions[:-1], regions[1:])):
                min_pt, max_pt = pts
                dwg_main.add(dwg.rect(size=(xmax, (max_pt-min_pt)), class_="wl_region",
                                      fill=palette[indx],
                                      opacity=0.1, insert=(-4, min_pt)))

        # Add word and bit lines
        for indx, each_wl in enumerate(wl_lines):
            dwg_main.add(dwg.rect(size=(xmax, 0.05), class_="wl_lines",
                                  stroke=palette[indx] if highlights == "w" else 'red',
                                  insert=(-4, each_wl)))
        for indx, each_wl in enumerate(bl_lines):
            dwg_main.add(dwg.rect(size=(0.05, ymax), class_="bl_lines",
                                  stroke=palette[indx] if highlights == "b" else 'red',
                                  insert=(each_wl, -4)))

        dwg.saveas(filename, pretty=True, indent=4)
        return dwg


    if __name__ == "__main__":
        main()


.. GENERATED FROM PYTHON SOURCE LINES 241-246

**Output TCL**

.. literalinclude:: ../../../examples/OpenFPGA_config/_eco_changes.tcl
    :language: tcl
    :lines: 1-15


.. rst-class:: sphx-glr-timing

   **Total running time of the script:** ( 0 minutes  0.000 seconds)


.. _sphx_glr_download_auto_openfpga_config_01_create_memory_bank_protocol.py:


.. only :: html

 .. container:: sphx-glr-footer
    :class: sphx-glr-footer-example



  .. container:: sphx-glr-download sphx-glr-download-python

     :download:`Download Python source code: 01_create_memory_bank_protocol.py <01_create_memory_bank_protocol.py>`



  .. container:: sphx-glr-download sphx-glr-download-jupyter

     :download:`Download Jupyter notebook: 01_create_memory_bank_protocol.ipynb <01_create_memory_bank_protocol.ipynb>`


.. only:: html

 .. rst-class:: sphx-glr-signature

    `Gallery generated by Sphinx-Gallery <https://sphinx-gallery.github.io>`_
