0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sim_1/new/test_alu.v,1633661580,verilog,,,,test_alu,,,,,,,,
F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/new/alu.v,1633662021,verilog,,F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sim_1/new/test_alu.v,,alu,,,,,,,,
