
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FinalProject_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FinalProject_impl_1.udb 
// Netlist created on Wed Dec  6 00:35:42 2023
// Netlist written on Wed Dec  6 00:35:52 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( controllerIn, fpga_clk, controlClk, controlLatch, rgb, VSYNC, 
             HSYNC );
  input  controllerIn, fpga_clk;
  output controlClk, controlLatch;
  output [5:0] rgb;
  output VSYNC, HSYNC;
  wire   \controller1.slowCount_7__N_1[16] , 
         \controller1.slowCount_7__N_1[15] , \controller1.n14827 , 
         \controller1.slowCount[7] , \controller1.n12453 , 
         \controller1.slowCount[6] , \controller1.clk , 
         \controller1.slowCount_7__N_1[14] , 
         \controller1.slowCount_7__N_1[13] , \controller1.n14824 , 
         \controller1.slowCount[5] , \controller1.n12451 , 
         \controller1.slowCount[4] , \controller1.slowCount_7__N_1[12] , 
         \controller1.slowCount_7__N_1[11] , \controller1.n14821 , 
         \controller1.slowCount[3] , \controller1.n12449 , 
         \controller1.slowCount[2] , \controller1.slowCount_7__N_1[10] , 
         \controller1.slowCount_7__N_1[9] , \controller1.n14818 , 
         \controller1.slowCount[1] , \controller1.n12447 , 
         \controller1.slowCount[0] , \controller1.slowCount_7__N_1[8] , 
         \controller1.slowCount_7__N_1[7] , \controller1.n14815 , 
         \controller1.count[8] , \controller1.n12445 , \controller1.n10 , 
         \controller1.slowCount_7__N_1[6] , \controller1.slowCount_7__N_1[5] , 
         \controller1.n14812 , \controller1.n11 , \controller1.n12443 , 
         \controller1.n12 , \controller1.slowCount_7__N_1[4] , 
         \controller1.slowCount_7__N_1[3] , \controller1.n14809 , 
         \controller1.n13 , \controller1.n12441 , \controller1.n14 , 
         \controller1.slowCount_7__N_1[2] , \controller1.slowCount_7__N_1[1] , 
         \controller1.n14806 , \controller1.n15 , \controller1.n12439 , 
         \controller1.n16 , \controller1.slowCount_7__N_1[0] , 
         \controller1.n14803 , \controller1.n17 , VCC_net, 
         \jump1.slowClk_N_150[12] , \jump1.slowClk_N_150[11] , \jump1.n14845 , 
         \jump1.n7 , \jump1.n12412 , \jump1.n8_adj_195 , vga_clk, 
         \jump1.n12414 , \jump1.slowClk_N_150[10] , \jump1.slowClk_N_150[9] , 
         \jump1.n14842 , \jump1.n9 , \jump1.n12410 , \jump1.n10_adj_196 , 
         \jump1.slowClk_N_150[8] , \jump1.slowClk_N_150[7] , \jump1.n14839 , 
         \jump1.n11 , \jump1.n12408 , \jump1.n12_adj_197 , 
         \jump1.slowClk_N_150[6] , \jump1.slowClk_N_150[5] , \jump1.n14836 , 
         \jump1.n13 , \jump1.n12406 , \jump1.n14 , \jump1.slowClk_N_150[4] , 
         \jump1.slowClk_N_150[3] , \jump1.n14833 , \jump1.n15 , \jump1.n12404 , 
         \jump1.n16_c , \jump1.slowClk_N_150[2] , \jump1.slowClk_N_150[1] , 
         \jump1.n14830 , \jump1.n17 , \jump1.n12402 , \jump1.n18_c , 
         \jump1.slowClk_N_150[0] , \jump1.n14800 , \jump1.n19 , 
         \jump1.cube_bot_9__N_49[7] , \jump1.n14788 , \jump1.n12428 , 
         \jump1.n3492[7] , \cube_bot[9] , \jump1.cube_bot_2__N_64 , 
         \jump1.slowClk , \jump1.cube_bot_9__N_49[6] , 
         \jump1.cube_bot_9__N_49[5] , \jump1.n14785 , \cube_bot[8] , 
         \jump1.n12426 , \cube_bot[7] , \jump1.n14782 , \cube_bot[6] , 
         \jump1.n12424 , \cube_bot[5] , \jump1.cube_bot_9__N_49[3] , 
         \jump1.cube_bot_9__N_49[4] , \jump1.cube_bot_9__N_49[1] , 
         \jump1.n14779 , \cube_bot[4] , \jump1.n12422 , \cube_bot[3] , 
         \jump1.cube_bot_9__N_49[2] , \jump1.cube_bot_9__N_49[0] , 
         \jump1.n14773 , \cube_bot[2] , \jump1.slowClk_N_150[18] , 
         \jump1.slowClk_N_150[17] , \jump1.n14854 , \jump1.n12418 , \jump1.n2 , 
         \jump1.slowClk_N_150[16] , \jump1.slowClk_N_150[15] , \jump1.n14851 , 
         \jump1.n3 , \jump1.n12416 , \jump1.n4_adj_202 , 
         \jump1.slowClk_N_150[14] , \jump1.slowClk_N_150[13] , \jump1.n14848 , 
         \jump1.n5 , \jump1.n6_adj_203 , \vga_1.col_9__N_29[4] , 
         \vga_1.col_9__N_29[3] , \vga_1.n14869 , \col[4] , \vga_1.n12385 , 
         \col[3] , col_0__N_48, \vga_1.n12387 , \vga_1.col_9__N_29[0] , 
         \vga_1.n14794 , \col[0] , \vga_1.n12383 , \vga_1.row_9__N_9[8] , 
         \vga_1.row_9__N_9[7] , \vga_1.n14893 , \row[8] , \vga_1.n12378 , 
         \row[7] , row_0__N_28, frameClk, \vga_1.n12380 , 
         \vga_1.col_9__N_29[2] , \vga_1.col_9__N_29[1] , \vga_1.n14866 , 
         \col[2] , \col[1] , \vga_1.row_9__N_9[4] , \vga_1.row_9__N_9[3] , 
         \vga_1.n14887 , \row[4] , \vga_1.n12374 , \row[3] , \vga_1.n12376 , 
         \vga_1.row_9__N_9[2] , \vga_1.row_9__N_9[1] , \vga_1.n14884 , 
         \row[2] , \vga_1.n12372 , \row[1] , \vga_1.row_9__N_9[9] , 
         \vga_1.n14896 , \row[9] , \vga_1.col_9__N_29[9] , \vga_1.n14878 , 
         \vga_1.n12391 , \col[9] , \vga_1.col_9__N_29[8] , 
         \vga_1.col_9__N_29[7] , \vga_1.n14875 , \col[8] , \vga_1.n12389 , 
         \col[7] , \vga_1.col_9__N_29[6] , \vga_1.col_9__N_29[5] , 
         \vga_1.n14872 , \col[6] , \col[5] , \vga_1.row_9__N_9[0] , 
         \vga_1.n14881 , \row[0] , \vga_1.row_9__N_9[6] , 
         \vga_1.row_9__N_9[5] , \vga_1.n14890 , \row[6] , \row[5] , 
         \spikeMove1.n14770 , \spikeMove1.rollCount[6] , 
         \spikeMove1.int_rightMost_5__N_89 , \spikeMove1.rollCount[5] , 
         \int_rightMost[5] , \int_rightMost[6] , \spikeMove1.n14767 , 
         \spikeMove1.rollCount[4] , \spikeMove1.int_rightMost_3__N_97 , 
         \spikeMove1.rollCount[3] , \int_rightMost[3] , \int_rightMost[4] , 
         \spikeMove1.rollCount_6__N_76[6] , \spikeMove1.rollCount_6__N_76[5] , 
         \spikeMove1.n14863 , \spikeMove1.n12398 , frame2Clk, 
         \spikeMove1.n14764 , \spikeMove1.rollCount[2] , 
         \spikeMove1.int_rightMost_1__N_105 , \spikeMove1.rollCount[1] , 
         \int_rightMost[1] , \int_rightMost[2] , \spikeMove1.n14761 , 
         \spikeMove1.rollCount[0] , \int_rightMost[0] , 
         \spikeMove1.rollCount_6__N_76[4] , \spikeMove1.rollCount_6__N_76[3] , 
         \spikeMove1.n14860 , \spikeMove1.n12396 , 
         \spikeMove1.rollCount_6__N_76[2] , \spikeMove1.rollCount_6__N_76[1] , 
         \spikeMove1.n14857 , \spikeMove1.n12394 , 
         \spikeMove1.rollCount_6__N_76[0] , \spikeMove1.n14797 , 
         \spikeMove1.rollClk_N_149 , 
         \controller1.intermediate[5].sig_001.FeedThruLUT , 
         \controller1.intermediate[6].sig_000.FeedThruLUT , 
         \controller1.intermediate[5] , \controller1.intermediate[6] , 
         controlClk_c, \controller1.intermediate[7] , 
         \controller1.intermediate[3].sig_003.FeedThruLUT , 
         \controller1.intermediate[4].sig_002.FeedThruLUT , 
         \controller1.intermediate[3] , \controller1.intermediate[4] , 
         \controller1.intermediate[1].sig_005.FeedThruLUT , 
         \controller1.intermediate[2].sig_004.FeedThruLUT , 
         \controller1.intermediate[1] , \controller1.intermediate[2] , 
         \controller1.intermediate_0__N_68 , 
         \controller1.intermediate[0].sig_006.FeedThruLUT , controllerIn_c, 
         \controller1.intermediate[0] , \jump1.cube_bot_5__N_57 , 
         \jump1.cube_bot_4__N_59 , \jump1.n10426 , 
         \jump1.lastPosition_4__N_117 , n4967, cube_bot_4__N_60, 
         \cube_bot[0].sig_013.FeedThruLUT , \cube_bot[1].sig_007.FeedThruLUT , 
         \cube_bot[0] , \cube_bot[1] , \jump1.lastPosition_0__N_121 , 
         \jump1.lastPosition[1] , \jump1.lastPosition[0] , 
         \cube_bot[3].sig_009.FeedThruLUT , \cube_bot[2].sig_008.FeedThruLUT , 
         \jump1.lastPosition[2] , \jump1.lastPosition[3] , 
         \jump1.lastPosition_6__N_112[5] , \jump1.lastPosition_6__N_112[4] , 
         \jump1.n80 , \jump1.lastPosition[4] , \jump1.lastPosition[5] , 
         \cube_bot[8].sig_011.FeedThruLUT , \cube_bot[7].sig_010.FeedThruLUT , 
         \jump1.lastPosition[7] , \jump1.lastPosition[8] , cube_bot_1__N_65, 
         cube_bot_0__N_66, n3249, \spikeMove1.spikeInterval_4__N_69[2] , 
         \spikeMove1.spikeInterval_4__N_69[3] , \spikeInterval[2] , 
         \spikeInterval[0] , \spikeInterval[1] , \spikeInterval[3] , 
         \spikeMove1.spikeInterval_4__N_69[0] , 
         \spikeMove1.spikeInterval_1__N_72[1] , 
         \cube_gen1.backgroundROM1.background_0__N_75 , background_1__N_74, 
         \cube_gen1.backgroundROM1.n14352 , \cube_gen1.backgroundROM1.n13386 , 
         \cube_gen1.backgroundROM1.n8430 , n14385, n14343, 
         \cube_gen1.background[1] , \cube_gen1.background[0] , \jump1.n12756 , 
         \jump1.n13981 , \jump1.n10391 , \jump1.n13573 , \jump1.n10425 , 
         \cube_gen1.backgroundROM1.n8449 , \cube_gen1.backgroundROM1.n27131 , 
         n12_adj_217, \cube_gen1.backgroundROM1.n13968 , 
         \cube_gen1.backgroundROM1.n13970 , n6_adj_215, 
         \cube_gen1.backgroundROM1.n28669 , \cube_gen1.backgroundROM1.n13320 , 
         \cube_gen1.backgroundROM1.n32765 , \controllerResult[7] , 
         controlLatch_c, n13754, n1222, n10, n16, n13764, n1229, n13975, 
         n13926, n14382, \cube_gen1.n10898 , n8374, n14379, 
         \cube_gen1.backgroundROM1.n14376 , \cube_gen1.backgroundROM1.n8401 , 
         n23034, n13921, n13925, \cube_gen1.backgroundROM1.n14364 , 
         \cube_gen1.backgroundROM1.n13962 , \cube_gen1.backgroundROM1.n24956 , 
         \cube_gen1.backgroundROM1.n8413 , n14340, n8396, n11131, 
         \cube_gen1.backgroundROM1.n8395 , \jump1.n24 , \jump1.n114 , 
         \jump1.n93 , \jump1.n80_adj_194 , \jump1.n65 , \jump1.n23 , 
         \jump1.cube_bot_6__N_55 , n7986, \cube_gen1.n14 , \cube_gen1.n12_c , 
         n16_adj_213, \jump1.n13559 , \jump1.n55 , \jump1.n124 , n8047, 
         \cube_gen1.n12893 , n18, \cube_gen1.n6_adj_173 , \vga_1.n13977 , 
         \vga_1.n13976 , n3, n95, \vga_1.n14358 , n14361, n13964, 
         \vga_1.n13963 , \cube_gen1.n8_adj_174 , \cube_gen1.n10745 , 
         \cube_gen1.backgroundROM1.n4_c , n10591, HSYNC_c_N_123, n829, 
         \cube_gen1.backgroundROM1.n13959 , \cube_gen1.backgroundROM1.n23067 , 
         \cube_gen1.backgroundROM1.n24892 , n340, \vga_1.n66 , n27771, n28664, 
         \cube_gen1.backgroundROM1.n8387 , n15226, 
         \cube_gen1.backgroundROM1.n16121 , \cube_gen1.backgroundROM1.n14370 , 
         n8260, n998, n1075, \spikeArr[13] , n14_adj_210, \cube_gen1.n8268 , 
         \cube_gen1.n4_adj_155 , \cube_gen1.n10970 , \cube_gen1.n6_adj_159 , 
         \cube_gen1.rgb_c_0_N_139 , \cube_gen1.rgb_c_0_N_141 , rgb_c_1_N_135, 
         n8226, \cube_gen1.rgb_c_5_N_127 , rgb_c_1, \cube_gen1.n13535 , 
         \cube_gen1.n6_adj_161 , \cube_gen1.n1312 , \cube_gen1.n8264 , 
         \cube_gen1.n7 , \cube_gen1.n205 , \cube_gen1.n8263 , 
         \cube_gen1.n12789 , \cube_gen1.n1389 , \cube_gen1.n4_adj_165 , 
         \cube_gen1.n13536 , \cube_gen1.n1466 , \cube_gen1.n10_adj_164 , 
         \cube_gen1.n8183 , \cube_gen1.n10_adj_166 , n459, \spikeArr[6] , n536, 
         n14, \cube_gen1.n12744 , \spikeArr[7] , \cube_gen1.n4_adj_179 , 
         n13591, \cube_gen1.backgroundROM1.n8407 , n13904, 
         \cube_gen1.backgroundROM1.n13905 , \cube_gen1.backgroundROM1.n12923 , 
         \cube_gen1.backgroundROM1.n8545 , \cube_gen1.backgroundROM1.n14346 , 
         \cube_gen1.backgroundROM1.n13913 , \cube_gen1.backgroundROM1.n13914 , 
         \cube_gen1.backgroundROM1.n8384 , \cube_gen1.backgroundROM1.n14373 , 
         n9468, \cube_gen1.backgroundROM1.n10984 , 
         \cube_gen1.backgroundROM1.n8058 , n20250, 
         \controller1.controlClk_c_N_143 , \controller1.controlLatch_c_N_142 , 
         n3582, n8, \cube_gen1.n10761 , n6, n382, n1383, \spikeInterval[4] , 
         n12, n75, n1152, n921, \spikeArr[12] , n16_adj_211, \cube_gen1.n8267 , 
         n844, \spikeArr[11] , \cube_gen1.n172 , n14_adj_212, n767, 
         \cube_gen1.n8261 , \cube_gen1.n8266 , \cube_gen1.n8269 , 
         \spikeArr[10] , \cube_gen1.n15 , n690, n613, \spikeArr[8] , 
         \cube_gen1.n4_adj_158 , n76, n8297, n4_adj_216, n1306, 
         \cube_gen1.n1388 , \spikeArr[17] , \spikeArr[14] , \spikeArr[5] , 
         \cube_gen1.n6_c , n305, \spikeArr[4] , \spikeArr[9] , n4_adj_218, 
         n10837, n8333, \cube_gen1.n1465 , \spikeArr[18] , n1460, 
         \cube_gen1.n1542 , \cube_gen1.n20 , \spikeArr[19] , \cube_gen1.n4_c , 
         \spikeArr[0] , n151, \spikeArr[1] , n228, \spikeArr[2] , 
         \cube_gen1.n8262 , \jump1.lastPosition[6] , \jump1.n12 , \jump1.n10 , 
         \jump1.n14_adj_208 , \jump1.n12_adj_190 , \jump1.n10_adj_189 , 
         \jump1.n14_adj_209 , \jump1.n8 , \jump1.n6 , \jump1.n8_adj_191 , 
         \jump1.n6_adj_192 , \jump1.n4 , \jump1.n4_adj_193 , 
         \jump1.lastPosition[9] , \jump1.n18_adj_205 , 
         \jump1.lastPosition_6__N_112[6] , \jump1.n126 , \jump1.n43 , 
         \jump1.n53 , \jump1.n18_adj_204 , \jump1.n16_adj_206 , 
         \jump1.n16_adj_207 , n4_adj_214, n3584, \spikeArr[15] , 
         \cube_gen1.n7587 , n10933, n8531, n8490, \vga_1.n13756 , 
         \vga_1.n12_adj_185 , n13961, \vga_1.n12790 , n12765, \vga_1.n98 , 
         \vga_1.VSYNC_c_N_124 , \vga_1.VSYNC_c_N_125 , \vga_1.frame2Clk_N_148 , 
         VSYNC_c, \vga_1.frame2Clk_N_147 , frame2Clk_N_146, \cube_gen1.n13588 , 
         \spikeArr[3] , \cube_gen1.n8271 , \cube_gen1.n200 , n67, n4, 
         \cube_gen1.backgroundROM1.n13735 , \cube_gen1.backgroundROM1.n8 , 
         n8328, n19354, \vga_1.n4_c , \vga_1.n10557 , \vga_1.n13586 , 
         \vga_1.n87 , \vga_1.HSYNC_c_N_122 , HSYNC_c, n8209, 
         \cube_gen1.backgroundROM1.n8373 , n8334, \vga_1.n4_adj_187 , n8377, 
         \cube_gen1.backgroundROM1.n8447 , n8339, \spikeMove1.n6 , 
         \cube_gen1.n12746 , \cube_gen1.n8_adj_177 , \cube_gen1.n10886 , 
         \cube_gen1.n13532 , \cube_gen1.n10743 , \cube_gen1.n10_adj_178 , 
         \cube_gen1.rgb_c_0_N_138 , \cube_gen1.rgb_c_0_N_140 , rgb_c_0, 
         \spikeMove1.spikeInterval_4__N_69[4] , \spikeMove1.n12354 , 
         \cube_gen1.n4_adj_157 , \cube_gen1.n165 , \cube_gen1.n209 , 
         \cube_gen1.n10992 , \cube_gen1.n8273 , \spikeArr[16] , 
         \cube_gen1.n10867 , \cube_gen1.n4_adj_162 , \cube_gen1.n6_adj_176 , 
         rgb_c_3, rgb_c_5, \cube_gen1.n10964 , \cube_gen1.n30 , 
         \cube_gen1.n18_c , \cube_gen1.rgb_c_2_N_133 , 
         \cube_gen1.rgb_c_4_N_129 , rgb_c_4, rgb_c_2, \cube_gen1.n12_adj_169 , 
         \cube_gen1.n10_adj_168 , \cube_gen1.n14_adj_170 , 
         \cube_gen1.n8_adj_175 , \cube_gen1.n16_adj_171 , \cube_gen1.n8_c , 
         \cube_gen1.backgroundROM1.n13939 , \cube_gen1.backgroundROM1.n10 , 
         \cube_gen1.backgroundROM1.n13972 , 
         \cube_gen1.backgroundROM1.n8_adj_151 , 
         \cube_gen1.backgroundROM1.n13973 , \cube_gen1.backgroundROM1.n8325 , 
         \cube_gen1.backgroundROM1.n20 , \cube_gen1.backgroundROM1.n8_adj_152 , 
         \cube_gen1.backgroundROM1.n13937 , 
         \cube_gen1.backgroundROM1.n10_adj_153 , \spikeMove1.rollClk_N_149$n0 , 
         rollClk, \cube_bot[9].sig_012.FeedThruLUT , fpga_clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w ;

  controller1_SLICE_0 \controller1.SLICE_0 ( 
    .DI1(\controller1.slowCount_7__N_1[16] ), 
    .DI0(\controller1.slowCount_7__N_1[15] ), .D1(\controller1.n14827 ), 
    .C1(\controller1.slowCount[7] ), .D0(\controller1.n12453 ), 
    .C0(\controller1.slowCount[6] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12453 ), .CIN1(\controller1.n14827 ), 
    .Q0(\controller1.slowCount[6] ), .Q1(\controller1.slowCount[7] ), 
    .F0(\controller1.slowCount_7__N_1[15] ), 
    .F1(\controller1.slowCount_7__N_1[16] ), .COUT0(\controller1.n14827 ));
  controller1_SLICE_1 \controller1.SLICE_1 ( 
    .DI1(\controller1.slowCount_7__N_1[14] ), 
    .DI0(\controller1.slowCount_7__N_1[13] ), .D1(\controller1.n14824 ), 
    .C1(\controller1.slowCount[5] ), .D0(\controller1.n12451 ), 
    .C0(\controller1.slowCount[4] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12451 ), .CIN1(\controller1.n14824 ), 
    .Q0(\controller1.slowCount[4] ), .Q1(\controller1.slowCount[5] ), 
    .F0(\controller1.slowCount_7__N_1[13] ), 
    .F1(\controller1.slowCount_7__N_1[14] ), .COUT1(\controller1.n12453 ), 
    .COUT0(\controller1.n14824 ));
  controller1_SLICE_2 \controller1.SLICE_2 ( 
    .DI1(\controller1.slowCount_7__N_1[12] ), 
    .DI0(\controller1.slowCount_7__N_1[11] ), .D1(\controller1.n14821 ), 
    .C1(\controller1.slowCount[3] ), .D0(\controller1.n12449 ), 
    .C0(\controller1.slowCount[2] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12449 ), .CIN1(\controller1.n14821 ), 
    .Q0(\controller1.slowCount[2] ), .Q1(\controller1.slowCount[3] ), 
    .F0(\controller1.slowCount_7__N_1[11] ), 
    .F1(\controller1.slowCount_7__N_1[12] ), .COUT1(\controller1.n12451 ), 
    .COUT0(\controller1.n14821 ));
  controller1_SLICE_3 \controller1.SLICE_3 ( 
    .DI1(\controller1.slowCount_7__N_1[10] ), 
    .DI0(\controller1.slowCount_7__N_1[9] ), .D1(\controller1.n14818 ), 
    .C1(\controller1.slowCount[1] ), .D0(\controller1.n12447 ), 
    .C0(\controller1.slowCount[0] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12447 ), .CIN1(\controller1.n14818 ), 
    .Q0(\controller1.slowCount[0] ), .Q1(\controller1.slowCount[1] ), 
    .F0(\controller1.slowCount_7__N_1[9] ), 
    .F1(\controller1.slowCount_7__N_1[10] ), .COUT1(\controller1.n12449 ), 
    .COUT0(\controller1.n14818 ));
  controller1_SLICE_4 \controller1.SLICE_4 ( 
    .DI1(\controller1.slowCount_7__N_1[8] ), 
    .DI0(\controller1.slowCount_7__N_1[7] ), .D1(\controller1.n14815 ), 
    .C1(\controller1.count[8] ), .D0(\controller1.n12445 ), 
    .C0(\controller1.n10 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12445 ), .CIN1(\controller1.n14815 ), 
    .Q0(\controller1.n10 ), .Q1(\controller1.count[8] ), 
    .F0(\controller1.slowCount_7__N_1[7] ), 
    .F1(\controller1.slowCount_7__N_1[8] ), .COUT1(\controller1.n12447 ), 
    .COUT0(\controller1.n14815 ));
  controller1_SLICE_5 \controller1.SLICE_5 ( 
    .DI1(\controller1.slowCount_7__N_1[6] ), 
    .DI0(\controller1.slowCount_7__N_1[5] ), .D1(\controller1.n14812 ), 
    .C1(\controller1.n11 ), .D0(\controller1.n12443 ), .C0(\controller1.n12 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n12443 ), 
    .CIN1(\controller1.n14812 ), .Q0(\controller1.n12 ), 
    .Q1(\controller1.n11 ), .F0(\controller1.slowCount_7__N_1[5] ), 
    .F1(\controller1.slowCount_7__N_1[6] ), .COUT1(\controller1.n12445 ), 
    .COUT0(\controller1.n14812 ));
  controller1_SLICE_6 \controller1.SLICE_6 ( 
    .DI1(\controller1.slowCount_7__N_1[4] ), 
    .DI0(\controller1.slowCount_7__N_1[3] ), .D1(\controller1.n14809 ), 
    .C1(\controller1.n13 ), .D0(\controller1.n12441 ), .C0(\controller1.n14 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n12441 ), 
    .CIN1(\controller1.n14809 ), .Q0(\controller1.n14 ), 
    .Q1(\controller1.n13 ), .F0(\controller1.slowCount_7__N_1[3] ), 
    .F1(\controller1.slowCount_7__N_1[4] ), .COUT1(\controller1.n12443 ), 
    .COUT0(\controller1.n14809 ));
  controller1_SLICE_7 \controller1.SLICE_7 ( 
    .DI1(\controller1.slowCount_7__N_1[2] ), 
    .DI0(\controller1.slowCount_7__N_1[1] ), .D1(\controller1.n14806 ), 
    .C1(\controller1.n15 ), .D0(\controller1.n12439 ), .C0(\controller1.n16 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n12439 ), 
    .CIN1(\controller1.n14806 ), .Q0(\controller1.n16 ), 
    .Q1(\controller1.n15 ), .F0(\controller1.slowCount_7__N_1[1] ), 
    .F1(\controller1.slowCount_7__N_1[2] ), .COUT1(\controller1.n12441 ), 
    .COUT0(\controller1.n14806 ));
  controller1_SLICE_8 \controller1.SLICE_8 ( 
    .DI1(\controller1.slowCount_7__N_1[0] ), .D1(\controller1.n14803 ), 
    .C1(\controller1.n17 ), .B1(VCC_net), .CLK(\controller1.clk ), 
    .CIN1(\controller1.n14803 ), .Q1(\controller1.n17 ), 
    .F1(\controller1.slowCount_7__N_1[0] ), .COUT1(\controller1.n12439 ), 
    .COUT0(\controller1.n14803 ));
  jump1_SLICE_9 \jump1.SLICE_9 ( .DI1(\jump1.slowClk_N_150[12] ), 
    .DI0(\jump1.slowClk_N_150[11] ), .D1(\jump1.n14845 ), .C1(\jump1.n7 ), 
    .D0(\jump1.n12412 ), .C0(\jump1.n8_adj_195 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12412 ), .CIN1(\jump1.n14845 ), .Q0(\jump1.n8_adj_195 ), 
    .Q1(\jump1.n7 ), .F0(\jump1.slowClk_N_150[11] ), 
    .F1(\jump1.slowClk_N_150[12] ), .COUT1(\jump1.n12414 ), 
    .COUT0(\jump1.n14845 ));
  jump1_SLICE_10 \jump1.SLICE_10 ( .DI1(\jump1.slowClk_N_150[10] ), 
    .DI0(\jump1.slowClk_N_150[9] ), .D1(\jump1.n14842 ), .C1(\jump1.n9 ), 
    .D0(\jump1.n12410 ), .C0(\jump1.n10_adj_196 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12410 ), .CIN1(\jump1.n14842 ), .Q0(\jump1.n10_adj_196 ), 
    .Q1(\jump1.n9 ), .F0(\jump1.slowClk_N_150[9] ), 
    .F1(\jump1.slowClk_N_150[10] ), .COUT1(\jump1.n12412 ), 
    .COUT0(\jump1.n14842 ));
  jump1_SLICE_11 \jump1.SLICE_11 ( .DI1(\jump1.slowClk_N_150[8] ), 
    .DI0(\jump1.slowClk_N_150[7] ), .D1(\jump1.n14839 ), .C1(\jump1.n11 ), 
    .D0(\jump1.n12408 ), .C0(\jump1.n12_adj_197 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12408 ), .CIN1(\jump1.n14839 ), .Q0(\jump1.n12_adj_197 ), 
    .Q1(\jump1.n11 ), .F0(\jump1.slowClk_N_150[7] ), 
    .F1(\jump1.slowClk_N_150[8] ), .COUT1(\jump1.n12410 ), 
    .COUT0(\jump1.n14839 ));
  jump1_SLICE_12 \jump1.SLICE_12 ( .DI1(\jump1.slowClk_N_150[6] ), 
    .DI0(\jump1.slowClk_N_150[5] ), .D1(\jump1.n14836 ), .C1(\jump1.n13 ), 
    .D0(\jump1.n12406 ), .C0(\jump1.n14 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12406 ), .CIN1(\jump1.n14836 ), .Q0(\jump1.n14 ), 
    .Q1(\jump1.n13 ), .F0(\jump1.slowClk_N_150[5] ), 
    .F1(\jump1.slowClk_N_150[6] ), .COUT1(\jump1.n12408 ), 
    .COUT0(\jump1.n14836 ));
  jump1_SLICE_13 \jump1.SLICE_13 ( .DI1(\jump1.slowClk_N_150[4] ), 
    .DI0(\jump1.slowClk_N_150[3] ), .D1(\jump1.n14833 ), .C1(\jump1.n15 ), 
    .D0(\jump1.n12404 ), .C0(\jump1.n16_c ), .CLK(vga_clk), 
    .CIN0(\jump1.n12404 ), .CIN1(\jump1.n14833 ), .Q0(\jump1.n16_c ), 
    .Q1(\jump1.n15 ), .F0(\jump1.slowClk_N_150[3] ), 
    .F1(\jump1.slowClk_N_150[4] ), .COUT1(\jump1.n12406 ), 
    .COUT0(\jump1.n14833 ));
  jump1_SLICE_14 \jump1.SLICE_14 ( .DI1(\jump1.slowClk_N_150[2] ), 
    .DI0(\jump1.slowClk_N_150[1] ), .D1(\jump1.n14830 ), .C1(\jump1.n17 ), 
    .D0(\jump1.n12402 ), .C0(\jump1.n18_c ), .CLK(vga_clk), 
    .CIN0(\jump1.n12402 ), .CIN1(\jump1.n14830 ), .Q0(\jump1.n18_c ), 
    .Q1(\jump1.n17 ), .F0(\jump1.slowClk_N_150[1] ), 
    .F1(\jump1.slowClk_N_150[2] ), .COUT1(\jump1.n12404 ), 
    .COUT0(\jump1.n14830 ));
  jump1_SLICE_15 \jump1.SLICE_15 ( .DI1(\jump1.slowClk_N_150[0] ), 
    .D1(\jump1.n14800 ), .C1(\jump1.n19 ), .B1(VCC_net), .CLK(vga_clk), 
    .CIN1(\jump1.n14800 ), .Q1(\jump1.n19 ), .F1(\jump1.slowClk_N_150[0] ), 
    .COUT1(\jump1.n12402 ), .COUT0(\jump1.n14800 ));
  jump1_SLICE_16 \jump1.SLICE_16 ( .DI0(\jump1.cube_bot_9__N_49[7] ), 
    .D1(\jump1.n14788 ), .D0(\jump1.n12428 ), .C0(\jump1.n3492[7] ), 
    .B0(\cube_bot[9] ), .LSR(\jump1.cube_bot_2__N_64 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n12428 ), .CIN1(\jump1.n14788 ), .Q0(\cube_bot[9] ), 
    .F0(\jump1.cube_bot_9__N_49[7] ), .COUT0(\jump1.n14788 ));
  jump1_SLICE_17 \jump1.SLICE_17 ( .DI1(\jump1.cube_bot_9__N_49[6] ), 
    .DI0(\jump1.cube_bot_9__N_49[5] ), .D1(\jump1.n14785 ), 
    .C1(\jump1.n3492[7] ), .B1(\cube_bot[8] ), .D0(\jump1.n12426 ), 
    .C0(\jump1.n3492[7] ), .B0(\cube_bot[7] ), .LSR(\jump1.cube_bot_2__N_64 ), 
    .CLK(\jump1.slowClk ), .CIN0(\jump1.n12426 ), .CIN1(\jump1.n14785 ), 
    .Q0(\cube_bot[7] ), .Q1(\cube_bot[8] ), .F0(\jump1.cube_bot_9__N_49[5] ), 
    .F1(\jump1.cube_bot_9__N_49[6] ), .COUT1(\jump1.n12428 ), 
    .COUT0(\jump1.n14785 ));
  jump1_SLICE_18 \jump1.SLICE_18 ( .D1(\jump1.n14782 ), .C1(\jump1.n3492[7] ), 
    .B1(\cube_bot[6] ), .D0(\jump1.n12424 ), .C0(\jump1.n3492[7] ), 
    .B0(\cube_bot[5] ), .CIN0(\jump1.n12424 ), .CIN1(\jump1.n14782 ), 
    .F0(\jump1.cube_bot_9__N_49[3] ), .F1(\jump1.cube_bot_9__N_49[4] ), 
    .COUT1(\jump1.n12426 ), .COUT0(\jump1.n14782 ));
  jump1_SLICE_19 \jump1.SLICE_19 ( .DI0(\jump1.cube_bot_9__N_49[1] ), 
    .D1(\jump1.n14779 ), .C1(\jump1.n3492[7] ), .B1(\cube_bot[4] ), 
    .D0(\jump1.n12422 ), .C0(\jump1.n3492[7] ), .B0(\cube_bot[3] ), 
    .LSR(\jump1.cube_bot_2__N_64 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n12422 ), .CIN1(\jump1.n14779 ), .Q0(\cube_bot[3] ), 
    .F0(\jump1.cube_bot_9__N_49[1] ), .F1(\jump1.cube_bot_9__N_49[2] ), 
    .COUT1(\jump1.n12424 ), .COUT0(\jump1.n14779 ));
  jump1_SLICE_20 \jump1.SLICE_20 ( .DI1(\jump1.cube_bot_9__N_49[0] ), 
    .D1(\jump1.n14773 ), .C1(VCC_net), .B1(\cube_bot[2] ), 
    .LSR(\jump1.cube_bot_2__N_64 ), .CLK(\jump1.slowClk ), 
    .CIN1(\jump1.n14773 ), .Q1(\cube_bot[2] ), 
    .F1(\jump1.cube_bot_9__N_49[0] ), .COUT1(\jump1.n12422 ), 
    .COUT0(\jump1.n14773 ));
  jump1_SLICE_21 \jump1.SLICE_21 ( .DI1(\jump1.slowClk_N_150[18] ), 
    .DI0(\jump1.slowClk_N_150[17] ), .D1(\jump1.n14854 ), .C1(\jump1.slowClk ), 
    .D0(\jump1.n12418 ), .C0(\jump1.n2 ), .CLK(vga_clk), .CIN0(\jump1.n12418 ), 
    .CIN1(\jump1.n14854 ), .Q0(\jump1.n2 ), .Q1(\jump1.slowClk ), 
    .F0(\jump1.slowClk_N_150[17] ), .F1(\jump1.slowClk_N_150[18] ), 
    .COUT0(\jump1.n14854 ));
  jump1_SLICE_22 \jump1.SLICE_22 ( .DI1(\jump1.slowClk_N_150[16] ), 
    .DI0(\jump1.slowClk_N_150[15] ), .D1(\jump1.n14851 ), .C1(\jump1.n3 ), 
    .D0(\jump1.n12416 ), .C0(\jump1.n4_adj_202 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12416 ), .CIN1(\jump1.n14851 ), .Q0(\jump1.n4_adj_202 ), 
    .Q1(\jump1.n3 ), .F0(\jump1.slowClk_N_150[15] ), 
    .F1(\jump1.slowClk_N_150[16] ), .COUT1(\jump1.n12418 ), 
    .COUT0(\jump1.n14851 ));
  jump1_SLICE_23 \jump1.SLICE_23 ( .DI1(\jump1.slowClk_N_150[14] ), 
    .DI0(\jump1.slowClk_N_150[13] ), .D1(\jump1.n14848 ), .C1(\jump1.n5 ), 
    .D0(\jump1.n12414 ), .C0(\jump1.n6_adj_203 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12414 ), .CIN1(\jump1.n14848 ), .Q0(\jump1.n6_adj_203 ), 
    .Q1(\jump1.n5 ), .F0(\jump1.slowClk_N_150[13] ), 
    .F1(\jump1.slowClk_N_150[14] ), .COUT1(\jump1.n12416 ), 
    .COUT0(\jump1.n14848 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI1(\vga_1.col_9__N_29[4] ), 
    .DI0(\vga_1.col_9__N_29[3] ), .D1(\vga_1.n14869 ), .C1(\col[4] ), 
    .D0(\vga_1.n12385 ), .C0(\col[3] ), .LSR(col_0__N_48), .CLK(vga_clk), 
    .CIN0(\vga_1.n12385 ), .CIN1(\vga_1.n14869 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\vga_1.col_9__N_29[3] ), .F1(\vga_1.col_9__N_29[4] ), 
    .COUT1(\vga_1.n12387 ), .COUT0(\vga_1.n14869 ));
  vga_1_SLICE_25 \vga_1.SLICE_25 ( .DI1(\vga_1.col_9__N_29[0] ), 
    .D1(\vga_1.n14794 ), .C1(\col[0] ), .B1(VCC_net), .LSR(col_0__N_48), 
    .CLK(vga_clk), .CIN1(\vga_1.n14794 ), .Q1(\col[0] ), 
    .F1(\vga_1.col_9__N_29[0] ), .COUT1(\vga_1.n12383 ), 
    .COUT0(\vga_1.n14794 ));
  vga_1_SLICE_26 \vga_1.SLICE_26 ( .DI1(\vga_1.row_9__N_9[8] ), 
    .DI0(\vga_1.row_9__N_9[7] ), .D1(\vga_1.n14893 ), .B1(\row[8] ), 
    .D0(\vga_1.n12378 ), .B0(\row[7] ), .CE(row_0__N_28), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n12378 ), .CIN1(\vga_1.n14893 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_9[7] ), .F1(\vga_1.row_9__N_9[8] ), 
    .COUT1(\vga_1.n12380 ), .COUT0(\vga_1.n14893 ));
  vga_1_SLICE_27 \vga_1.SLICE_27 ( .DI1(\vga_1.col_9__N_29[2] ), 
    .DI0(\vga_1.col_9__N_29[1] ), .D1(\vga_1.n14866 ), .C1(\col[2] ), 
    .D0(\vga_1.n12383 ), .C0(\col[1] ), .LSR(col_0__N_48), .CLK(vga_clk), 
    .CIN0(\vga_1.n12383 ), .CIN1(\vga_1.n14866 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\vga_1.col_9__N_29[1] ), .F1(\vga_1.col_9__N_29[2] ), 
    .COUT1(\vga_1.n12385 ), .COUT0(\vga_1.n14866 ));
  vga_1_SLICE_28 \vga_1.SLICE_28 ( .DI1(\vga_1.row_9__N_9[4] ), 
    .DI0(\vga_1.row_9__N_9[3] ), .D1(\vga_1.n14887 ), .B1(\row[4] ), 
    .D0(\vga_1.n12374 ), .B0(\row[3] ), .CE(row_0__N_28), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n12374 ), .CIN1(\vga_1.n14887 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_9[3] ), .F1(\vga_1.row_9__N_9[4] ), 
    .COUT1(\vga_1.n12376 ), .COUT0(\vga_1.n14887 ));
  vga_1_SLICE_29 \vga_1.SLICE_29 ( .DI1(\vga_1.row_9__N_9[2] ), 
    .DI0(\vga_1.row_9__N_9[1] ), .D1(\vga_1.n14884 ), .B1(\row[2] ), 
    .D0(\vga_1.n12372 ), .B0(\row[1] ), .CE(row_0__N_28), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n12372 ), .CIN1(\vga_1.n14884 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_9[1] ), .F1(\vga_1.row_9__N_9[2] ), 
    .COUT1(\vga_1.n12374 ), .COUT0(\vga_1.n14884 ));
  vga_1_SLICE_30 \vga_1.SLICE_30 ( .DI0(\vga_1.row_9__N_9[9] ), 
    .D1(\vga_1.n14896 ), .D0(\vga_1.n12380 ), .B0(\row[9] ), .CE(row_0__N_28), 
    .LSR(frameClk), .CLK(vga_clk), .CIN0(\vga_1.n12380 ), 
    .CIN1(\vga_1.n14896 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_9[9] ), 
    .COUT0(\vga_1.n14896 ));
  vga_1_SLICE_31 \vga_1.SLICE_31 ( .DI0(\vga_1.col_9__N_29[9] ), 
    .D1(\vga_1.n14878 ), .D0(\vga_1.n12391 ), .C0(\col[9] ), .LSR(col_0__N_48), 
    .CLK(vga_clk), .CIN0(\vga_1.n12391 ), .CIN1(\vga_1.n14878 ), .Q0(\col[9] ), 
    .F0(\vga_1.col_9__N_29[9] ), .COUT0(\vga_1.n14878 ));
  vga_1_SLICE_32 \vga_1.SLICE_32 ( .DI1(\vga_1.col_9__N_29[8] ), 
    .DI0(\vga_1.col_9__N_29[7] ), .D1(\vga_1.n14875 ), .C1(\col[8] ), 
    .D0(\vga_1.n12389 ), .C0(\col[7] ), .LSR(col_0__N_48), .CLK(vga_clk), 
    .CIN0(\vga_1.n12389 ), .CIN1(\vga_1.n14875 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\vga_1.col_9__N_29[7] ), .F1(\vga_1.col_9__N_29[8] ), 
    .COUT1(\vga_1.n12391 ), .COUT0(\vga_1.n14875 ));
  vga_1_SLICE_33 \vga_1.SLICE_33 ( .DI1(\vga_1.col_9__N_29[6] ), 
    .DI0(\vga_1.col_9__N_29[5] ), .D1(\vga_1.n14872 ), .C1(\col[6] ), 
    .D0(\vga_1.n12387 ), .C0(\col[5] ), .LSR(col_0__N_48), .CLK(vga_clk), 
    .CIN0(\vga_1.n12387 ), .CIN1(\vga_1.n14872 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\vga_1.col_9__N_29[5] ), .F1(\vga_1.col_9__N_29[6] ), 
    .COUT1(\vga_1.n12389 ), .COUT0(\vga_1.n14872 ));
  vga_1_SLICE_34 \vga_1.SLICE_34 ( .DI1(\vga_1.row_9__N_9[0] ), 
    .D1(\vga_1.n14881 ), .C1(VCC_net), .B1(\row[0] ), .CE(row_0__N_28), 
    .LSR(frameClk), .CLK(vga_clk), .CIN1(\vga_1.n14881 ), .Q1(\row[0] ), 
    .F1(\vga_1.row_9__N_9[0] ), .COUT1(\vga_1.n12372 ), .COUT0(\vga_1.n14881 ));
  vga_1_SLICE_35 \vga_1.SLICE_35 ( .DI1(\vga_1.row_9__N_9[6] ), 
    .DI0(\vga_1.row_9__N_9[5] ), .D1(\vga_1.n14890 ), .B1(\row[6] ), 
    .D0(\vga_1.n12376 ), .B0(\row[5] ), .CE(row_0__N_28), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n12376 ), .CIN1(\vga_1.n14890 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_9[5] ), .F1(\vga_1.row_9__N_9[6] ), 
    .COUT1(\vga_1.n12378 ), .COUT0(\vga_1.n14890 ));
  spikeMove1_SLICE_36 \spikeMove1.SLICE_36 ( .D1(\spikeMove1.n14770 ), 
    .B1(\spikeMove1.rollCount[6] ), .D0(\spikeMove1.int_rightMost_5__N_89 ), 
    .B0(\spikeMove1.rollCount[5] ), .CIN0(\spikeMove1.int_rightMost_5__N_89 ), 
    .CIN1(\spikeMove1.n14770 ), .F0(\int_rightMost[5] ), 
    .F1(\int_rightMost[6] ), .COUT0(\spikeMove1.n14770 ));
  spikeMove1_SLICE_37 \spikeMove1.SLICE_37 ( .D1(\spikeMove1.n14767 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[4] ), 
    .D0(\spikeMove1.int_rightMost_3__N_97 ), .B0(\spikeMove1.rollCount[3] ), 
    .CIN0(\spikeMove1.int_rightMost_3__N_97 ), .CIN1(\spikeMove1.n14767 ), 
    .F0(\int_rightMost[3] ), .F1(\int_rightMost[4] ), 
    .COUT1(\spikeMove1.int_rightMost_5__N_89 ), .COUT0(\spikeMove1.n14767 ));
  spikeMove1_SLICE_38 \spikeMove1.SLICE_38 ( 
    .DI1(\spikeMove1.rollCount_6__N_76[6] ), 
    .DI0(\spikeMove1.rollCount_6__N_76[5] ), .D1(\spikeMove1.n14863 ), 
    .C1(\spikeMove1.rollCount[6] ), .D0(\spikeMove1.n12398 ), 
    .C0(\spikeMove1.rollCount[5] ), .CLK(frame2Clk), 
    .CIN0(\spikeMove1.n12398 ), .CIN1(\spikeMove1.n14863 ), 
    .Q0(\spikeMove1.rollCount[5] ), .Q1(\spikeMove1.rollCount[6] ), 
    .F0(\spikeMove1.rollCount_6__N_76[5] ), 
    .F1(\spikeMove1.rollCount_6__N_76[6] ), .COUT0(\spikeMove1.n14863 ));
  spikeMove1_SLICE_39 \spikeMove1.SLICE_39 ( .D1(\spikeMove1.n14764 ), 
    .B1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.int_rightMost_1__N_105 ), 
    .C0(VCC_net), .B0(\spikeMove1.rollCount[1] ), 
    .CIN0(\spikeMove1.int_rightMost_1__N_105 ), .CIN1(\spikeMove1.n14764 ), 
    .F0(\int_rightMost[1] ), .F1(\int_rightMost[2] ), 
    .COUT1(\spikeMove1.int_rightMost_3__N_97 ), .COUT0(\spikeMove1.n14764 ));
  spikeMove1_SLICE_40 \spikeMove1.SLICE_40 ( .D1(\spikeMove1.n14761 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[0] ), .CIN1(\spikeMove1.n14761 ), 
    .F1(\int_rightMost[0] ), .COUT1(\spikeMove1.int_rightMost_1__N_105 ), 
    .COUT0(\spikeMove1.n14761 ));
  spikeMove1_SLICE_41 \spikeMove1.SLICE_41 ( 
    .DI1(\spikeMove1.rollCount_6__N_76[4] ), 
    .DI0(\spikeMove1.rollCount_6__N_76[3] ), .D1(\spikeMove1.n14860 ), 
    .C1(\spikeMove1.rollCount[4] ), .D0(\spikeMove1.n12396 ), 
    .C0(\spikeMove1.rollCount[3] ), .CLK(frame2Clk), 
    .CIN0(\spikeMove1.n12396 ), .CIN1(\spikeMove1.n14860 ), 
    .Q0(\spikeMove1.rollCount[3] ), .Q1(\spikeMove1.rollCount[4] ), 
    .F0(\spikeMove1.rollCount_6__N_76[3] ), 
    .F1(\spikeMove1.rollCount_6__N_76[4] ), .COUT1(\spikeMove1.n12398 ), 
    .COUT0(\spikeMove1.n14860 ));
  spikeMove1_SLICE_42 \spikeMove1.SLICE_42 ( 
    .DI1(\spikeMove1.rollCount_6__N_76[2] ), 
    .DI0(\spikeMove1.rollCount_6__N_76[1] ), .D1(\spikeMove1.n14857 ), 
    .C1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.n12394 ), 
    .C0(\spikeMove1.rollCount[1] ), .CLK(frame2Clk), 
    .CIN0(\spikeMove1.n12394 ), .CIN1(\spikeMove1.n14857 ), 
    .Q0(\spikeMove1.rollCount[1] ), .Q1(\spikeMove1.rollCount[2] ), 
    .F0(\spikeMove1.rollCount_6__N_76[1] ), 
    .F1(\spikeMove1.rollCount_6__N_76[2] ), .COUT1(\spikeMove1.n12396 ), 
    .COUT0(\spikeMove1.n14857 ));
  spikeMove1_SLICE_43 \spikeMove1.SLICE_43 ( 
    .DI1(\spikeMove1.rollCount_6__N_76[0] ), .D1(\spikeMove1.n14797 ), 
    .C1(\spikeMove1.rollCount[0] ), .B1(\spikeMove1.rollClk_N_149 ), 
    .CLK(frame2Clk), .CIN1(\spikeMove1.n14797 ), 
    .Q1(\spikeMove1.rollCount[0] ), .F1(\spikeMove1.rollCount_6__N_76[0] ), 
    .COUT1(\spikeMove1.n12394 ), .COUT0(\spikeMove1.n14797 ));
  controller1_SLICE_44 \controller1.SLICE_44 ( 
    .DI1(\controller1.intermediate[5].sig_001.FeedThruLUT ), 
    .DI0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .D1(\controller1.intermediate[5] ), .D0(\controller1.intermediate[6] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[7] ), 
    .Q1(\controller1.intermediate[6] ), 
    .F0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .F1(\controller1.intermediate[5].sig_001.FeedThruLUT ));
  controller1_SLICE_46 \controller1.SLICE_46 ( 
    .DI1(\controller1.intermediate[3].sig_003.FeedThruLUT ), 
    .DI0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .D1(\controller1.intermediate[3] ), .D0(\controller1.intermediate[4] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[5] ), 
    .Q1(\controller1.intermediate[4] ), 
    .F0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .F1(\controller1.intermediate[3].sig_003.FeedThruLUT ));
  controller1_SLICE_48 \controller1.SLICE_48 ( 
    .DI1(\controller1.intermediate[1].sig_005.FeedThruLUT ), 
    .DI0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .D1(\controller1.intermediate[1] ), .D0(\controller1.intermediate[2] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[3] ), 
    .Q1(\controller1.intermediate[2] ), 
    .F0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .F1(\controller1.intermediate[1].sig_005.FeedThruLUT ));
  controller1_SLICE_50 \controller1.SLICE_50 ( 
    .DI1(\controller1.intermediate_0__N_68 ), 
    .DI0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .D1(controllerIn_c), .D0(\controller1.intermediate[0] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[1] ), 
    .Q1(\controller1.intermediate[0] ), 
    .F0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .F1(\controller1.intermediate_0__N_68 ));
  jump1_SLICE_52 \jump1.SLICE_52 ( .DI1(\jump1.cube_bot_5__N_57 ), 
    .DI0(\jump1.cube_bot_4__N_59 ), .D1(\jump1.cube_bot_9__N_49[3] ), 
    .C1(\jump1.n10426 ), .B1(\jump1.lastPosition_4__N_117 ), .A1(n4967), 
    .D0(n4967), .C0(\jump1.lastPosition_4__N_117 ), .B0(\jump1.n10426 ), 
    .A0(\jump1.cube_bot_9__N_49[2] ), .LSR(cube_bot_4__N_60), 
    .CLK(\jump1.slowClk ), .Q0(\cube_bot[4] ), .Q1(\cube_bot[5] ), 
    .F0(\jump1.cube_bot_4__N_59 ), .F1(\jump1.cube_bot_5__N_57 ));
  SLICE_55 SLICE_55( .DI1(\cube_bot[0].sig_013.FeedThruLUT ), 
    .DI0(\cube_bot[1].sig_007.FeedThruLUT ), .D1(\cube_bot[0] ), 
    .D0(\cube_bot[1] ), .LSR(\jump1.lastPosition_0__N_121 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[1] ), 
    .Q1(\jump1.lastPosition[0] ), .F0(\cube_bot[1].sig_007.FeedThruLUT ), 
    .F1(\cube_bot[0].sig_013.FeedThruLUT ));
  SLICE_56 SLICE_56( .DI1(\cube_bot[3].sig_009.FeedThruLUT ), 
    .DI0(\cube_bot[2].sig_008.FeedThruLUT ), .D1(\cube_bot[3] ), 
    .D0(\cube_bot[2] ), .LSR(\jump1.lastPosition_0__N_121 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[2] ), 
    .Q1(\jump1.lastPosition[3] ), .F0(\cube_bot[2].sig_008.FeedThruLUT ), 
    .F1(\cube_bot[3].sig_009.FeedThruLUT ));
  jump1_SLICE_58 \jump1.SLICE_58 ( .DI1(\jump1.lastPosition_6__N_112[5] ), 
    .DI0(\jump1.lastPosition_6__N_112[4] ), .D1(\jump1.n10426 ), 
    .C1(\jump1.n3492[7] ), .B1(\jump1.n80 ), .A1(\cube_bot[5] ), 
    .D0(\jump1.n3492[7] ), .C0(\jump1.n10426 ), .B0(\cube_bot[4] ), 
    .A0(\jump1.n80 ), .LSR(\jump1.lastPosition_4__N_117 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[4] ), 
    .Q1(\jump1.lastPosition[5] ), .F0(\jump1.lastPosition_6__N_112[4] ), 
    .F1(\jump1.lastPosition_6__N_112[5] ));
  SLICE_61 SLICE_61( .DI1(\cube_bot[8].sig_011.FeedThruLUT ), 
    .DI0(\cube_bot[7].sig_010.FeedThruLUT ), .D1(\cube_bot[8] ), 
    .D0(\cube_bot[7] ), .LSR(\jump1.lastPosition_0__N_121 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[7] ), 
    .Q1(\jump1.lastPosition[8] ), .F0(\cube_bot[7].sig_010.FeedThruLUT ), 
    .F1(\cube_bot[8].sig_011.FeedThruLUT ));
  SLICE_65 SLICE_65( .DI1(cube_bot_1__N_65), .DI0(cube_bot_0__N_66), 
    .D1(n3249), .C1(n4967), .B1(\cube_bot[1] ), .A1(cube_bot_4__N_60), 
    .D0(cube_bot_4__N_60), .C0(n3249), .B0(n4967), .A0(\cube_bot[0] ), 
    .CLK(\jump1.slowClk ), .Q0(\cube_bot[0] ), .Q1(\cube_bot[1] ), 
    .F0(cube_bot_0__N_66), .F1(cube_bot_1__N_65));
  spikeMove1_SLICE_69 \spikeMove1.SLICE_69 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_69[2] ), 
    .DI0(\spikeMove1.spikeInterval_4__N_69[3] ), .D1(\spikeInterval[2] ), 
    .C1(\spikeInterval[0] ), .B1(\spikeInterval[1] ), .D0(\spikeInterval[3] ), 
    .C0(\spikeInterval[2] ), .B0(\spikeInterval[0] ), .A0(\spikeInterval[1] ), 
    .CLK(frame2Clk), .Q0(\spikeInterval[3] ), .Q1(\spikeInterval[2] ), 
    .F0(\spikeMove1.spikeInterval_4__N_69[3] ), 
    .F1(\spikeMove1.spikeInterval_4__N_69[2] ));
  spikeMove1_SLICE_71 \spikeMove1.SLICE_71 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_69[0] ), 
    .DI0(\spikeMove1.spikeInterval_1__N_72[1] ), .D1(\spikeInterval[0] ), 
    .D0(\spikeInterval[1] ), .C0(\spikeInterval[0] ), .CLK(frame2Clk), 
    .Q0(\spikeInterval[1] ), .Q1(\spikeInterval[0] ), 
    .F0(\spikeMove1.spikeInterval_1__N_72[1] ), 
    .F1(\spikeMove1.spikeInterval_4__N_69[0] ));
  SLICE_73 SLICE_73( .DI1(\cube_gen1.backgroundROM1.background_0__N_75 ), 
    .DI0(background_1__N_74), .D1(\cube_gen1.backgroundROM1.n14352 ), 
    .C1(\cube_gen1.backgroundROM1.n13386 ), 
    .B1(\cube_gen1.backgroundROM1.n8430 ), .A1(\row[8] ), .D0(\row[6] ), 
    .C0(n14385), .B0(n14343), .CLK(vga_clk), .Q0(\cube_gen1.background[1] ), 
    .Q1(\cube_gen1.background[0] ), .F0(background_1__N_74), 
    .F1(\cube_gen1.backgroundROM1.background_0__N_75 ));
  jump1_SLICE_75 \jump1.SLICE_75 ( .D1(\jump1.n12756 ), .C1(\jump1.n13981 ), 
    .B1(\cube_bot[9] ), .A1(\cube_bot[8] ), .D0(\jump1.n10391 ), 
    .C0(\cube_bot[9] ), .B0(\cube_bot[4] ), .A0(\cube_bot[3] ), 
    .F0(\jump1.n13981 ), .F1(\jump1.lastPosition_4__N_117 ));
  jump1_SLICE_76 \jump1.SLICE_76 ( .D1(\jump1.n13573 ), 
    .C1(\jump1.lastPosition_4__N_117 ), .B1(\cube_bot[8] ), 
    .D0(\jump1.lastPosition_4__N_117 ), .C0(\jump1.n10425 ), 
    .B0(\cube_bot[9] ), .A0(\cube_bot[8] ), .F0(n3249), 
    .F1(\jump1.cube_bot_2__N_64 ));
  cube_gen1_backgroundROM1_SLICE_77 \cube_gen1.backgroundROM1.SLICE_77 ( 
    .D1(\cube_gen1.backgroundROM1.n8449 ), 
    .C1(\cube_gen1.backgroundROM1.n27131 ), .B1(n12_adj_217), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n13968 ), 
    .C0(\cube_gen1.backgroundROM1.n13970 ), .B0(n6_adj_215), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n27131 ), 
    .F1(\cube_gen1.backgroundROM1.n28669 ));
  cube_gen1_backgroundROM1_SLICE_78 \cube_gen1.backgroundROM1.SLICE_78 ( 
    .D1(\cube_gen1.backgroundROM1.n13320 ), 
    .C1(\cube_gen1.backgroundROM1.n32765 ), .B1(\row[7] ), .A1(\row[8] ), 
    .D0(\row[5] ), .C0(\cube_gen1.backgroundROM1.n28669 ), .B0(\row[6] ), 
    .A0(n12_adj_217), .F0(\cube_gen1.backgroundROM1.n32765 ), 
    .F1(\cube_gen1.backgroundROM1.n14352 ));
  controller1_SLICE_79 \controller1.SLICE_79 ( 
    .D1(\jump1.lastPosition_4__N_117 ), .C1(\controllerResult[7] ), 
    .D0(\controllerResult[7] ), .C0(controlLatch_c), 
    .B0(\controller1.intermediate[7] ), .F0(\controllerResult[7] ), 
    .F1(cube_bot_4__N_60));
  SLICE_81 SLICE_81( .D1(\col[7] ), .C1(n13754), .B1(n1222), .A1(n10), 
    .D0(\col[5] ), .C0(n1222), .A0(\col[6] ), .F0(n13754), .F1(n16));
  SLICE_83 SLICE_83( .D1(\col[9] ), .C1(n13764), .B1(n10), .A1(n1222), 
    .D0(n1222), .C0(n13754), .B0(\col[8] ), .A0(\col[7] ), .F0(n13764), 
    .F1(n1229));
  SLICE_85 SLICE_85( .D1(\row[6] ), .C1(\row[7] ), .D0(\row[7] ), .C0(n13975), 
    .B0(n13926), .A0(\row[8] ), .F0(n14382), .F1(\cube_gen1.n10898 ));
  SLICE_86 SLICE_86( .D1(n8374), .C1(n14379), .B1(\row[7] ), .A1(n14382), 
    .D0(\cube_gen1.backgroundROM1.n14376 ), 
    .C0(\cube_gen1.backgroundROM1.n8401 ), .B0(n23034), .A0(\row[5] ), 
    .F0(n14379), .F1(n14385));
  SLICE_87 SLICE_87( .D1(\row[7] ), .C1(n13921), .B1(\row[8] ), .A1(n13925), 
    .D0(\cube_gen1.backgroundROM1.n14364 ), 
    .C0(\cube_gen1.backgroundROM1.n13962 ), 
    .B0(\cube_gen1.backgroundROM1.n24956 ), 
    .A0(\cube_gen1.backgroundROM1.n8413 ), .F0(n13921), .F1(n14340));
  SLICE_88 SLICE_88( .D1(n14340), .C1(n8396), .B1(n8374), .A1(\row[7] ), 
    .D0(n11131), .C0(\cube_gen1.backgroundROM1.n8395 ), .B0(\col[9] ), 
    .F0(n8396), .F1(n14343));
  jump1_SLICE_89 \jump1.SLICE_89 ( .D1(\jump1.n24 ), .C1(\jump1.n114 ), 
    .B1(\cube_bot[9] ), .A1(\jump1.n93 ), .C0(\cube_bot[9] ), 
    .B0(\cube_bot[4] ), .A0(\cube_bot[3] ), .F0(\jump1.n114 ), 
    .F1(\jump1.n80_adj_194 ));
  jump1_SLICE_91 \jump1.SLICE_91 ( .D1(\jump1.n65 ), .C1(\jump1.n23 ), 
    .B1(\jump1.n80_adj_194 ), .A1(\cube_bot[8] ), .D0(\cube_bot[8] ), 
    .C0(\cube_bot[9] ), .B0(\cube_bot[7] ), .F0(\jump1.n23 ), 
    .F1(\jump1.n3492[7] ));
  jump1_SLICE_93 \jump1.SLICE_93 ( .DI1(\jump1.cube_bot_6__N_55 ), 
    .D1(\jump1.cube_bot_9__N_49[4] ), .C1(\jump1.n10426 ), 
    .B1(\jump1.lastPosition_4__N_117 ), .A1(n4967), .D0(\cube_bot[7] ), 
    .C0(\cube_bot[6] ), .B0(\cube_bot[5] ), .A0(\row[7] ), 
    .LSR(cube_bot_4__N_60), .CLK(\jump1.slowClk ), .Q1(\cube_bot[6] ), 
    .F0(n7986), .F1(\jump1.cube_bot_6__N_55 ));
  cube_gen1_SLICE_94 \cube_gen1.SLICE_94 ( .D1(n7986), .C1(\cube_gen1.n14 ), 
    .A1(\row[7] ), .D0(\row[6] ), .C0(\cube_gen1.n12_c ), .B0(\cube_bot[5] ), 
    .A0(\cube_bot[6] ), .F0(\cube_gen1.n14 ), .F1(n16_adj_213));
  jump1_SLICE_95 \jump1.SLICE_95 ( .D1(\jump1.lastPosition_4__N_117 ), 
    .C1(\jump1.n13573 ), .B1(\cube_bot[8] ), .A1(\controllerResult[7] ), 
    .D0(\jump1.n10425 ), .C0(\jump1.n13559 ), .B0(\cube_bot[7] ), 
    .A0(\cube_bot[9] ), .F0(\jump1.n13573 ), .F1(n4967));
  jump1_SLICE_96 \jump1.SLICE_96 ( .D1(\cube_bot[7] ), .C1(\jump1.n55 ), 
    .B1(\cube_bot[6] ), .A1(\cube_bot[5] ), .D0(\cube_bot[2] ), 
    .C0(\cube_bot[4] ), .B0(\cube_bot[3] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n55 ), .F1(\jump1.n10425 ));
  jump1_SLICE_97 \jump1.SLICE_97 ( .D1(\row[9] ), .C1(\jump1.n124 ), 
    .B1(\cube_bot[9] ), .A1(\cube_bot[8] ), .D0(\cube_bot[7] ), 
    .C0(\cube_bot[6] ), .B0(\cube_bot[5] ), .F0(\jump1.n124 ), .F1(n8047));
  cube_gen1_SLICE_98 \cube_gen1.SLICE_98 ( .D1(\row[9] ), 
    .C1(\cube_gen1.n12893 ), .B1(n8047), .A1(n18), .D0(\col[7] ), 
    .C0(\col[8] ), .B0(\col[5] ), .A0(\col[6] ), .F0(\cube_gen1.n12893 ), 
    .F1(\cube_gen1.n6_adj_173 ));
  vga_1_SLICE_99 \vga_1.SLICE_99 ( .D1(\row[2] ), .C1(\vga_1.n13977 ), 
    .B1(\vga_1.n13976 ), .A1(\row[1] ), .D0(n3), .C0(\row[2] ), .B0(n95), 
    .A0(\cube_bot[2] ), .F0(\vga_1.n13977 ), .F1(\vga_1.n14358 ));
  vga_1_SLICE_100 \vga_1.SLICE_100 ( .D1(\row[2] ), .C1(n95), 
    .B1(\cube_bot[2] ), .A1(\cube_bot[1] ), .D0(\row[0] ), .C0(\cube_bot[0] ), 
    .F0(n95), .F1(\vga_1.n13976 ));
  vga_1_SLICE_101 \vga_1.SLICE_101 ( .D1(\row[3] ), .C1(n14361), 
    .B1(\cube_bot[3] ), .D0(n13964), .C0(\vga_1.n13963 ), .B0(\vga_1.n14358 ), 
    .A0(\row[2] ), .F0(n14361), .F1(\cube_gen1.n8_adj_174 ));
  cube_gen1_SLICE_102 \cube_gen1.SLICE_102 ( .D1(\row[0] ), .C1(\row[1] ), 
    .B1(\row[2] ), .D0(n3), .C0(\row[2] ), .B0(n95), .A0(\cube_bot[2] ), 
    .F0(n13964), .F1(\cube_gen1.n10745 ));
  vga_1_SLICE_103 \vga_1.SLICE_103 ( .D1(\cube_gen1.backgroundROM1.n4_c ), 
    .C1(n10591), .B1(HSYNC_c_N_123), .A1(\col[7] ), .D0(\col[3] ), 
    .C0(\col[5] ), .A0(\col[4] ), .F0(n10591), .F1(n829));
  cube_gen1_backgroundROM1_SLICE_104 \cube_gen1.backgroundROM1.SLICE_104 ( 
    .D1(\cube_gen1.backgroundROM1.n13959 ), 
    .C1(\cube_gen1.backgroundROM1.n23067 ), .B1(\col[7] ), .A1(\col[5] ), 
    .D0(n10591), .C0(\col[2] ), .B0(\col[5] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n23067 ), 
    .F1(\cube_gen1.backgroundROM1.n24892 ));
  vga_1_SLICE_105 \vga_1.SLICE_105 ( .D1(\col[5] ), .C1(n340), .B1(\col[6] ), 
    .D0(\col[2] ), .C0(\col[3] ), .A0(\col[4] ), .F0(n340), .F1(\vga_1.n66 ));
  vga_1_SLICE_106 \vga_1.SLICE_106 ( .D1(\cube_gen1.backgroundROM1.n8413 ), 
    .C1(n27771), .B1(n28664), .A1(\col[9] ), .D0(\vga_1.n66 ), .C0(\col[7] ), 
    .B0(\col[8] ), .A0(\col[6] ), .F0(n27771), 
    .F1(\cube_gen1.backgroundROM1.n14364 ));
  vga_1_SLICE_107 \vga_1.SLICE_107 ( .D1(\cube_gen1.backgroundROM1.n8387 ), 
    .C1(n15226), .B1(\cube_gen1.backgroundROM1.n16121 ), .A1(\col[9] ), 
    .D0(\col[7] ), .C0(\vga_1.n66 ), .B0(\col[8] ), .A0(n829), .F0(n15226), 
    .F1(\cube_gen1.backgroundROM1.n14370 ));
  cube_gen1_SLICE_109 \cube_gen1.SLICE_109 ( .D1(n8260), .C1(n998), .B1(n1075), 
    .A1(\spikeArr[13] ), .D0(\col[9] ), .C0(\col[8] ), .B0(\col[7] ), 
    .A0(n14_adj_210), .F0(n998), .F1(\cube_gen1.n8268 ));
  cube_gen1_SLICE_110 \cube_gen1.SLICE_110 ( .D0(\cube_gen1.n4_adj_155 ), 
    .C0(\cube_gen1.n10970 ), .B0(\cube_gen1.n8268 ), .A0(n8260), 
    .F0(\cube_gen1.n6_adj_159 ));
  cube_gen1_SLICE_111 \cube_gen1.SLICE_111 ( .D1(\cube_gen1.background[1] ), 
    .C1(\cube_gen1.rgb_c_0_N_139 ), .B1(\cube_gen1.rgb_c_0_N_141 ), 
    .A1(rgb_c_1_N_135), .D0(n8226), .C0(\cube_gen1.rgb_c_5_N_127 ), 
    .B0(rgb_c_1_N_135), .F0(\cube_gen1.rgb_c_0_N_139 ), .F1(rgb_c_1));
  cube_gen1_SLICE_113 \cube_gen1.SLICE_113 ( .D1(\cube_gen1.n13535 ), 
    .C1(\cube_gen1.n6_adj_161 ), .B1(\cube_gen1.n1312 ), 
    .D0(\cube_gen1.n8264 ), .C0(\cube_gen1.n7 ), .B0(\cube_gen1.n205 ), 
    .A0(\cube_gen1.n8263 ), .F0(\cube_gen1.n6_adj_161 ), 
    .F1(\cube_gen1.n12789 ));
  cube_gen1_SLICE_114 \cube_gen1.SLICE_114 ( .D1(\cube_gen1.n1389 ), 
    .C1(\cube_gen1.n4_adj_165 ), .B1(\cube_gen1.n1312 ), 
    .A1(\cube_gen1.n12789 ), .D0(\cube_gen1.n13536 ), .C0(\cube_gen1.n1466 ), 
    .B0(\cube_gen1.n10_adj_164 ), .A0(\cube_gen1.n6_adj_161 ), 
    .F0(\cube_gen1.n4_adj_165 ), .F1(\cube_gen1.n8183 ));
  cube_gen1_SLICE_115 \cube_gen1.SLICE_115 ( .D1(\row[5] ), 
    .C1(\cube_gen1.n10_adj_166 ), .A1(\cube_bot[5] ), .D0(\row[4] ), 
    .C0(\cube_gen1.n8_adj_174 ), .B0(\cube_bot[4] ), 
    .F0(\cube_gen1.n10_adj_166 ), .F1(\cube_gen1.n12_c ));
  cube_gen1_SLICE_117 \cube_gen1.SLICE_117 ( .D1(n8260), .C1(n459), 
    .B1(\spikeArr[6] ), .A1(n536), .D0(n14), .C0(\col[9] ), .B0(\col[8] ), 
    .A0(\col[7] ), .F0(n459), .F1(\cube_gen1.n12744 ));
  cube_gen1_SLICE_118 \cube_gen1.SLICE_118 ( .D1(\cube_gen1.n12744 ), 
    .C1(n536), .B1(\spikeArr[7] ), .A1(\cube_gen1.n4_adj_179 ), .D0(n13591), 
    .C0(\col[8] ), .A0(\col[9] ), .F0(n536), .F1(\cube_gen1.n205 ));
  cube_gen1_backgroundROM1_SLICE_119 \cube_gen1.backgroundROM1.SLICE_119 ( 
    .D0(\cube_gen1.backgroundROM1.n24956 ), 
    .C0(\cube_gen1.backgroundROM1.n8407 ), .B0(\row[5] ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n14376 ));
  cube_gen1_backgroundROM1_SLICE_121 \cube_gen1.backgroundROM1.SLICE_121 ( 
    .D1(n13904), .C1(\cube_gen1.backgroundROM1.n13905 ), .B1(\row[4] ), 
    .A1(\row[5] ), .D0(\cube_gen1.backgroundROM1.n12923 ), 
    .C0(\cube_gen1.backgroundROM1.n8545 ), .B0(\col[8] ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n13905 ), 
    .F1(\cube_gen1.backgroundROM1.n14346 ));
  cube_gen1_backgroundROM1_SLICE_122 \cube_gen1.backgroundROM1.SLICE_122 ( 
    .D0(\cube_gen1.backgroundROM1.n14346 ), 
    .C0(\cube_gen1.backgroundROM1.n13913 ), .B0(\row[5] ), 
    .A0(\cube_gen1.backgroundROM1.n13914 ), .F0(n13925));
  cube_gen1_backgroundROM1_SLICE_124 \cube_gen1.backgroundROM1.SLICE_124 ( 
    .D1(\cube_gen1.backgroundROM1.n8384 ), 
    .C1(\cube_gen1.backgroundROM1.n14373 ), .B1(\row[5] ), .D0(n11131), 
    .C0(\cube_gen1.backgroundROM1.n14370 ), .B0(n9468), 
    .A0(\cube_gen1.backgroundROM1.n8387 ), 
    .F0(\cube_gen1.backgroundROM1.n14373 ), .F1(n13926));
  cube_gen1_backgroundROM1_SLICE_125 \cube_gen1.backgroundROM1.SLICE_125 ( 
    .D1(\cube_gen1.backgroundROM1.n10984 ), .C1(n11131), 
    .B1(\cube_gen1.backgroundROM1.n8387 ), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n12923 ), .C0(n829), .B0(\col[8] ), 
    .F0(n11131), .F1(\cube_gen1.backgroundROM1.n8401 ));
  cube_gen1_backgroundROM1_SLICE_127 \cube_gen1.backgroundROM1.SLICE_127 ( 
    .D1(n9468), .C1(\cube_gen1.backgroundROM1.n8058 ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n10984 ), .C0(n20250), .B0(\col[7] ), 
    .A0(\col[8] ), .F0(\cube_gen1.backgroundROM1.n8058 ), 
    .F1(\cube_gen1.backgroundROM1.n13913 ));
  cube_gen1_backgroundROM1_SLICE_128 \cube_gen1.backgroundROM1.SLICE_128 ( 
    .D0(\col[7] ), .C0(\col[5] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n10984 ));
  controller1_SLICE_131 \controller1.SLICE_131 ( 
    .D1(\controller1.slowCount[1] ), .C1(\controller1.controlClk_c_N_143 ), 
    .D0(\controller1.slowCount[4] ), .C0(\controller1.slowCount[5] ), 
    .B0(\controller1.slowCount[6] ), .A0(\controller1.slowCount[7] ), 
    .F0(\controller1.controlClk_c_N_143 ), 
    .F1(\controller1.controlLatch_c_N_142 ));
  SLICE_133 SLICE_133( .D1(n3582), .C1(n8), .B1(\col[4] ), 
    .D0(\cube_gen1.n10761 ), .C0(n6), .B0(\col[3] ), .A0(\spikeInterval[3] ), 
    .F0(n8), .F1(n10));
  SLICE_134 SLICE_134( .D1(\col[7] ), .C1(n14_adj_210), .B1(\col[8] ), 
    .A1(\col[9] ), .D0(\col[5] ), .C0(n1222), .B0(\col[6] ), .A0(n10), 
    .F0(n14_adj_210), .F1(n382));
  SLICE_135 SLICE_135( .D1(\col[7] ), .C1(n14), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[5] ), .C0(n10), .B0(\col[6] ), .A0(n1222), .F0(n14), .F1(n1383));
  cube_gen1_SLICE_136 \cube_gen1.SLICE_136 ( .D1(\spikeInterval[3] ), 
    .C1(\cube_gen1.n10761 ), .B1(\spikeInterval[4] ), .D0(\spikeInterval[2] ), 
    .C0(\spikeInterval[1] ), .B0(\spikeInterval[0] ), .F0(\cube_gen1.n10761 ), 
    .F1(n1222));
  SLICE_137 SLICE_137( .D1(n6_adj_215), .C1(n12), .B1(\col[9] ), .A1(\col[6] ), 
    .D0(n1222), .C0(\col[5] ), .B0(n10), .F0(n12), .F1(n75));
  SLICE_138 SLICE_138( .D1(\col[8] ), .C1(n13591), .B1(\col[9] ), 
    .D0(\col[7] ), .C0(n12), .B0(\col[6] ), .F0(n13591), .F1(n1152));
  SLICE_139 SLICE_139( .D1(n998), .C1(n921), .B1(\spikeArr[12] ), 
    .D0(\col[8] ), .C0(n16_adj_211), .B0(\col[9] ), .F0(n921), 
    .F1(\cube_gen1.n4_adj_155 ));
  cube_gen1_SLICE_140 \cube_gen1.SLICE_140 ( .D1(\cube_gen1.n8264 ), 
    .C1(\cube_gen1.n8267 ), .D0(n8260), .C0(n844), .B0(n921), 
    .A0(\spikeArr[11] ), .F0(\cube_gen1.n8267 ), .F1(\cube_gen1.n172 ));
  SLICE_141 SLICE_141( .D1(\col[8] ), .C1(n14_adj_212), .B1(\col[9] ), 
    .A1(\col[7] ), .D0(\col[5] ), .C0(n1222), .B0(\col[6] ), .A0(n10), 
    .F0(n14_adj_212), .F1(n844));
  SLICE_143 SLICE_143( .D1(\cube_gen1.backgroundROM1.n12923 ), 
    .C1(\cube_gen1.backgroundROM1.n24892 ), .A1(\col[8] ), .D0(\col[8] ), 
    .C0(\col[7] ), .B0(\col[9] ), .A0(n14), .F0(n767), 
    .F1(\cube_gen1.backgroundROM1.n24956 ));
  cube_gen1_SLICE_144 \cube_gen1.SLICE_144 ( .D1(\cube_gen1.n8268 ), 
    .C1(\cube_gen1.n8261 ), .B1(\cube_gen1.n8266 ), .A1(\cube_gen1.n8269 ), 
    .D0(n8260), .C0(n844), .B0(n767), .A0(\spikeArr[10] ), 
    .F0(\cube_gen1.n8261 ), .F1(\cube_gen1.n15 ));
  SLICE_145 SLICE_145( .D1(n690), .C1(n613), .B1(\spikeArr[8] ), .D0(\col[8] ), 
    .C0(n16), .B0(\col[9] ), .A0(n1222), .F0(n613), 
    .F1(\cube_gen1.n4_adj_158 ));
  cube_gen1_SLICE_146 \cube_gen1.SLICE_146 ( .D1(rgb_c_1_N_135), .C1(n76), 
    .B1(n613), .D0(n8297), .C0(n4_adj_216), .B0(\row[5] ), 
    .A0(\cube_gen1.n10898 ), .F0(n76), .F1(\cube_gen1.n4_adj_179 ));
  cube_gen1_backgroundROM1_SLICE_148 \cube_gen1.backgroundROM1.SLICE_148 ( 
    .D1(\col[9] ), .C1(n6_adj_215), .B1(n12), .A1(\col[6] ), .D0(\col[7] ), 
    .C0(\col[8] ), .F0(n6_adj_215), .F1(n1306));
  cube_gen1_SLICE_150 \cube_gen1.SLICE_150 ( .D1(n76), .C1(\cube_gen1.n1388 ), 
    .D0(rgb_c_1_N_135), .C0(n1306), .B0(n1383), .A0(\spikeArr[17] ), 
    .F0(\cube_gen1.n1388 ), .F1(\cube_gen1.n1389 ));
  SLICE_151 SLICE_151( .D1(n8260), .C1(n1075), .B1(\spikeArr[14] ), .A1(n1152), 
    .D0(\col[9] ), .C0(\col[8] ), .B0(\col[7] ), .A0(n14), .F0(n1075), 
    .F1(\cube_gen1.n8269 ));
  cube_gen1_SLICE_156 \cube_gen1.SLICE_156 ( .D1(\cube_gen1.n8263 ), 
    .C1(\cube_gen1.n8264 ), .B1(\cube_gen1.n205 ), .D0(n8260), .C0(n382), 
    .B0(\spikeArr[5] ), .A0(n459), .F0(\cube_gen1.n8264 ), 
    .F1(\cube_gen1.n6_c ));
  SLICE_157 SLICE_157( .D1(n8260), .C1(n305), .B1(n382), .A1(\spikeArr[4] ), 
    .D0(\col[9] ), .C0(\col[8] ), .A0(n16_adj_211), .F0(n305), 
    .F1(\cube_gen1.n8263 ));
  SLICE_159 SLICE_159( .D1(n8260), .C1(n690), .B1(n767), .A1(\spikeArr[9] ), 
    .D0(\col[9] ), .C0(\col[8] ), .B0(\col[7] ), .A0(n14_adj_210), .F0(n690), 
    .F1(\cube_gen1.n8266 ));
  SLICE_161 SLICE_161( .D1(n4_adj_218), .C1(n10837), .B1(\col[9] ), .A1(n8333), 
    .D0(\col[8] ), .C0(\col[7] ), .B0(\col[6] ), .A0(\col[5] ), .F0(n10837), 
    .F1(n13975));
  cube_gen1_SLICE_164 \cube_gen1.SLICE_164 ( .D1(n76), .C1(\cube_gen1.n1465 ), 
    .D0(rgb_c_1_N_135), .C0(n1383), .B0(\spikeArr[18] ), .A0(n1460), 
    .F0(\cube_gen1.n1465 ), .F1(\cube_gen1.n1466 ));
  SLICE_165 SLICE_165( .D1(\col[9] ), .C1(\vga_1.n66 ), .B1(n6_adj_215), 
    .A1(n11131), .D0(n12), .C0(n6_adj_215), .B0(\col[6] ), .A0(\col[9] ), 
    .F0(n1460), .F1(n13904));
  cube_gen1_SLICE_166 \cube_gen1.SLICE_166 ( .D1(\cube_gen1.n1465 ), 
    .C1(\cube_gen1.n1542 ), .D0(rgb_c_1_N_135), .C0(\cube_gen1.n20 ), 
    .B0(n1460), .A0(\spikeArr[19] ), .F0(\cube_gen1.n1542 ), 
    .F1(\cube_gen1.n4_c ));
  SLICE_167 SLICE_167( .D1(\spikeArr[0] ), .C1(n151), .B1(\spikeArr[1] ), 
    .A1(n75), .D0(\col[7] ), .C0(\col[9] ), .B0(\col[8] ), .A0(n14), .F0(n151), 
    .F1(\cube_gen1.n10970 ));
  SLICE_169 SLICE_169( .D1(n8260), .C1(n228), .B1(n151), .A1(\spikeArr[2] ), 
    .D0(\col[7] ), .C0(\col[8] ), .B0(n14_adj_212), .A0(\col[9] ), .F0(n228), 
    .F1(\cube_gen1.n8262 ));
  jump1_SLICE_171 \jump1.SLICE_171 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12 ), .A1(\cube_bot[6] ), .D0(\jump1.lastPosition[5] ), 
    .C0(\jump1.n10 ), .B0(\cube_bot[5] ), .F0(\jump1.n12 ), 
    .F1(\jump1.n14_adj_208 ));
  jump1_SLICE_173 \jump1.SLICE_173 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12_adj_190 ), .A1(\cube_bot[6] ), .D0(\cube_bot[5] ), 
    .C0(\jump1.n10_adj_189 ), .A0(\jump1.lastPosition[5] ), 
    .F0(\jump1.n12_adj_190 ), .F1(\jump1.n14_adj_209 ));
  jump1_SLICE_175 \jump1.SLICE_175 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8 ), .B1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6 ), .A0(\cube_bot[3] ), .F0(\jump1.n8 ), .F1(\jump1.n10 ));
  jump1_SLICE_177 \jump1.SLICE_177 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8_adj_191 ), .B1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6_adj_192 ), .B0(\cube_bot[3] ), .F0(\jump1.n8_adj_191 ), 
    .F1(\jump1.n10_adj_189 ));
  jump1_SLICE_179 \jump1.SLICE_179 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n4 ), .B1(\cube_bot[2] ), .D0(\jump1.lastPosition[0] ), 
    .C0(\jump1.lastPosition[1] ), .B0(\cube_bot[0] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n4 ), .F1(\jump1.n6 ));
  jump1_SLICE_181 \jump1.SLICE_181 ( .D1(\cube_bot[2] ), 
    .C1(\jump1.n4_adj_193 ), .A1(\jump1.lastPosition[2] ), .D0(\cube_bot[1] ), 
    .C0(\jump1.lastPosition[1] ), .B0(\cube_bot[0] ), 
    .A0(\jump1.lastPosition[0] ), .F0(\jump1.n4_adj_193 ), 
    .F1(\jump1.n6_adj_192 ));
  jump1_SLICE_183 \jump1.SLICE_183 ( .D1(\jump1.n10426 ), .C1(\jump1.n80 ), 
    .B1(\jump1.lastPosition_4__N_117 ), .A1(\jump1.n3492[7] ), 
    .D0(\jump1.lastPosition[9] ), .C0(\jump1.n18_adj_205 ), .A0(\cube_bot[9] ), 
    .F0(\jump1.n80 ), .F1(\jump1.lastPosition_0__N_121 ));
  jump1_SLICE_184 \jump1.SLICE_184 ( .DI1(\jump1.lastPosition_6__N_112[6] ), 
    .D1(\cube_bot[6] ), .C1(\jump1.n10426 ), .B1(\jump1.n80 ), 
    .A1(\jump1.n3492[7] ), .D0(\cube_bot[8] ), .C0(\jump1.n10425 ), 
    .A0(\cube_bot[9] ), .LSR(\jump1.lastPosition_4__N_117 ), 
    .CLK(\jump1.slowClk ), .Q1(\jump1.lastPosition[6] ), .F0(\jump1.n10426 ), 
    .F1(\jump1.lastPosition_6__N_112[6] ));
  jump1_SLICE_185 \jump1.SLICE_185 ( .D1(\cube_bot[3] ), .C1(\jump1.n10391 ), 
    .A1(\cube_bot[4] ), .D0(\cube_bot[2] ), .C0(\cube_bot[1] ), 
    .B0(\cube_bot[0] ), .F0(\jump1.n10391 ), .F1(\jump1.n126 ));
  jump1_SLICE_186 \jump1.SLICE_186 ( .C1(\jump1.n43 ), .B1(\jump1.n65 ), 
    .A1(\jump1.n80 ), .D0(\jump1.n55 ), .C0(\jump1.n126 ), .B0(\cube_bot[6] ), 
    .A0(\cube_bot[5] ), .F0(\jump1.n43 ), .F1(\jump1.n13559 ));
  jump1_SLICE_189 \jump1.SLICE_189 ( .D1(n16_adj_213), .C1(\jump1.n53 ), 
    .B1(\row[8] ), .D0(\cube_bot[8] ), .C0(\cube_bot[7] ), .B0(\cube_bot[6] ), 
    .A0(\cube_bot[5] ), .F0(\jump1.n53 ), .F1(n18));
  jump1_SLICE_193 \jump1.SLICE_193 ( .D0(\jump1.lastPosition[9] ), 
    .C0(\jump1.n18_adj_204 ), .B0(\cube_bot[9] ), .F0(\jump1.n65 ));
  jump1_SLICE_194 \jump1.SLICE_194 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_206 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_208 ), .B0(\cube_bot[7] ), .F0(\jump1.n16_adj_206 ), 
    .F1(\jump1.n18_adj_204 ));
  jump1_SLICE_195 \jump1.SLICE_195 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_207 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_209 ), .B0(\cube_bot[7] ), .F0(\jump1.n16_adj_207 ), 
    .F1(\jump1.n18_adj_205 ));
  SLICE_197 SLICE_197( .D1(n4_adj_214), .C1(n3584), .B1(\col[2] ), 
    .D0(\spikeInterval[2] ), .C0(\spikeInterval[1] ), .B0(\spikeInterval[0] ), 
    .F0(n3584), .F1(n6));
  cube_gen1_SLICE_200 \cube_gen1.SLICE_200 ( .D0(n8260), .C0(n1152), 
    .B0(n1229), .A0(\spikeArr[15] ), .F0(\cube_gen1.n7587 ));
  vga_1_SLICE_201 \vga_1.SLICE_201 ( .D1(n10933), .C1(n12_adj_217), 
    .B1(\row[9] ), .A1(\row[5] ), .D0(\col[8] ), .C0(\col[7] ), .B0(\col[9] ), 
    .F0(n12_adj_217), .F1(rgb_c_1_N_135));
  vga_1_SLICE_203 \vga_1.SLICE_203 ( .D1(n20250), .C1(HSYNC_c_N_123), 
    .B1(\col[7] ), .A1(\row[4] ), .D0(\col[5] ), .C0(\col[6] ), .B0(\col[4] ), 
    .F0(HSYNC_c_N_123), .F1(n8531));
  cube_gen1_backgroundROM1_SLICE_204 \cube_gen1.backgroundROM1.SLICE_204 ( 
    .D1(n8490), .C1(n20250), .B1(HSYNC_c_N_123), .A1(\col[7] ), .D0(n10591), 
    .C0(\col[2] ), .B0(\col[6] ), .F0(n20250), 
    .F1(\cube_gen1.backgroundROM1.n8545 ));
  vga_1_SLICE_205 \vga_1.SLICE_205 ( .D1(\col[1] ), .C1(\vga_1.n13756 ), 
    .B1(\col[0] ), .A1(\col[9] ), .D0(\col[4] ), .C0(\col[5] ), .B0(\col[7] ), 
    .A0(\col[6] ), .F0(\vga_1.n13756 ), .F1(\vga_1.n12_adj_185 ));
  vga_1_SLICE_207 \vga_1.SLICE_207 ( .D1(\cube_gen1.backgroundROM1.n8387 ), 
    .C1(n13961), .B1(n6_adj_215), .A1(n23034), .D0(n340), .C0(\col[5] ), 
    .B0(\col[6] ), .F0(n13961), .F1(\cube_gen1.backgroundROM1.n8407 ));
  vga_1_SLICE_209 \vga_1.SLICE_209 ( .D1(\row[5] ), .C1(\vga_1.n12790 ), 
    .B1(\row[6] ), .A1(\row[7] ), .D0(\row[3] ), .C0(\row[4] ), .B0(\row[2] ), 
    .A0(\row[1] ), .F0(\vga_1.n12790 ), .F1(n12765));
  vga_1_SLICE_211 \vga_1.SLICE_211 ( .D1(\row[3] ), .C1(\vga_1.n98 ), 
    .B1(\row[4] ), .A1(\row[2] ), .D0(\row[0] ), .B0(\row[1] ), 
    .F0(\vga_1.n98 ), .F1(n4_adj_216));
  vga_1_SLICE_213 \vga_1.SLICE_213 ( .D1(\vga_1.VSYNC_c_N_124 ), 
    .C1(\vga_1.VSYNC_c_N_125 ), .B1(\row[8] ), .A1(\row[9] ), .D0(\row[0] ), 
    .C0(\row[1] ), .B0(\row[9] ), .A0(\row[8] ), .F0(\vga_1.frame2Clk_N_148 ), 
    .F1(VSYNC_c));
  vga_1_SLICE_214 \vga_1.SLICE_214 ( .D1(\vga_1.frame2Clk_N_147 ), 
    .C1(frame2Clk_N_146), .B1(\vga_1.frame2Clk_N_148 ), .A1(\row[3] ), 
    .D0(\cube_gen1.n13588 ), .C0(\row[2] ), .B0(\row[6] ), .A0(\row[7] ), 
    .F0(frame2Clk_N_146), .F1(frame2Clk));
  vga_1_SLICE_215 \vga_1.SLICE_215 ( .D1(n305), .C1(n8260), .B1(\spikeArr[3] ), 
    .A1(n228), .D0(n76), .C0(rgb_c_1_N_135), .F0(n8260), 
    .F1(\cube_gen1.n8271 ));
  cube_gen1_SLICE_216 \cube_gen1.SLICE_216 ( .D0(\cube_gen1.n205 ), 
    .C0(\cube_gen1.n4_adj_155 ), .B0(\cube_gen1.n4_adj_158 ), .A0(n8260), 
    .F0(\cube_gen1.n200 ));
  vga_1_SLICE_217 \vga_1.SLICE_217 ( .D1(\vga_1.frame2Clk_N_147 ), 
    .C1(col_0__N_48), .B1(\row[3] ), .A1(frame2Clk_N_146), .D0(\col[3] ), 
    .C0(\vga_1.n12_adj_185 ), .B0(\col[2] ), .A0(\col[8] ), .F0(col_0__N_48), 
    .F1(row_0__N_28));
  vga_1_SLICE_219 \vga_1.SLICE_219 ( .D1(frame2Clk_N_146), 
    .C1(\vga_1.frame2Clk_N_147 ), .A1(\row[3] ), .D0(\row[0] ), .C0(\row[1] ), 
    .B0(\row[9] ), .A0(\row[8] ), .F0(\vga_1.frame2Clk_N_147 ), .F1(frameClk));
  vga_1_SLICE_221 \vga_1.SLICE_221 ( .D1(\row[4] ), .C1(\row[6] ), 
    .B1(\row[5] ), .D0(\row[6] ), .C0(\row[5] ), .F0(n67), .F1(n4));
  cube_gen1_backgroundROM1_SLICE_222 \cube_gen1.backgroundROM1.SLICE_222 ( 
    .D1(\cube_gen1.backgroundROM1.n13735 ), .C1(\cube_gen1.backgroundROM1.n8 ), 
    .B1(n6_adj_215), .A1(\col[9] ), .D0(n67), .C0(n8328), .B0(\row[3] ), 
    .A0(\col[2] ), .F0(\cube_gen1.backgroundROM1.n8 ), 
    .F1(\cube_gen1.backgroundROM1.n8430 ));
  vga_1_SLICE_224 \vga_1.SLICE_224 ( .D1(\cube_gen1.backgroundROM1.n8413 ), 
    .C1(n19354), .B1(n23034), .A1(n6_adj_215), .D0(n340), .C0(\col[6] ), 
    .B0(\col[5] ), .F0(n19354), .F1(\cube_gen1.backgroundROM1.n8395 ));
  vga_1_SLICE_228 \vga_1.SLICE_228 ( .D1(n95), .C1(n3), .B1(\row[2] ), 
    .A1(\cube_bot[2] ), .D0(\row[1] ), .C0(\cube_bot[1] ), .F0(n3), 
    .F1(\vga_1.n13963 ));
  vga_1_SLICE_229 \vga_1.SLICE_229 ( .D1(\col[5] ), .C1(\vga_1.n4_c ), 
    .B1(\col[6] ), .A1(\col[4] ), .D0(\col[3] ), .B0(\col[2] ), 
    .F0(\vga_1.n4_c ), .F1(\vga_1.n10557 ));
  vga_1_SLICE_231 \vga_1.SLICE_231 ( .C1(\row[0] ), .B1(\row[1] ), 
    .A1(\row[2] ), .D0(\row[0] ), .C0(\row[3] ), .B0(\row[2] ), .A0(\row[1] ), 
    .F0(\vga_1.n13586 ), .F1(\vga_1.n87 ));
  vga_1_SLICE_232 \vga_1.SLICE_232 ( .D1(\vga_1.n13586 ), .C1(n10933), 
    .B1(\row[5] ), .A1(\row[4] ), .D0(\row[6] ), .C0(\row[7] ), .A0(\row[8] ), 
    .F0(n10933), .F1(\vga_1.VSYNC_c_N_124 ));
  vga_1_SLICE_233 \vga_1.SLICE_233 ( .D1(HSYNC_c_N_123), 
    .C1(\vga_1.HSYNC_c_N_122 ), .B1(\col[9] ), .A1(\col[7] ), .D0(\col[8] ), 
    .C0(\vga_1.n10557 ), .F0(\vga_1.HSYNC_c_N_122 ), .F1(HSYNC_c));
  vga_1_SLICE_238 \vga_1.SLICE_238 ( .D1(\vga_1.n87 ), .C1(n8209), 
    .B1(\row[3] ), .A1(\row[4] ), .D0(\row[6] ), .C0(\row[5] ), .A0(\row[7] ), 
    .F0(n8209), .F1(\vga_1.VSYNC_c_N_125 ));
  cube_gen1_backgroundROM1_SLICE_240 \cube_gen1.backgroundROM1.SLICE_240 ( 
    .D1(n9468), .C1(\cube_gen1.backgroundROM1.n8373 ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n8058 ), .C0(n8490), .B0(n11131), .A0(n4), 
    .F0(\cube_gen1.backgroundROM1.n8373 ), .F1(n8374));
  vga_1_SLICE_241 \vga_1.SLICE_241 ( .D1(n340), .C1(\col[7] ), .B1(\col[5] ), 
    .A1(\col[8] ), .D0(n8334), .C0(n340), .B0(\col[8] ), .F0(n9468), 
    .F1(n23034));
  vga_1_SLICE_243 \vga_1.SLICE_243 ( .D1(\col[3] ), .C1(n8334), .B1(\col[8] ), 
    .A1(\col[4] ), .D0(\col[7] ), .C0(\col[6] ), .B0(\col[5] ), .F0(n8334), 
    .F1(n8328));
  vga_1_SLICE_245 \vga_1.SLICE_245 ( .D1(n8297), .C1(\vga_1.n4_adj_187 ), 
    .B1(\vga_1.n12790 ), .A1(n8209), .D0(\vga_1.n98 ), .C0(\row[4] ), 
    .B0(\row[3] ), .A0(\row[2] ), .F0(\vga_1.n4_adj_187 ), .F1(n8226));
  vga_1_SLICE_249 \vga_1.SLICE_249 ( .D1(n11131), .C1(n8377), .A1(\col[9] ), 
    .D0(\vga_1.n66 ), .C0(n8490), .B0(n6_adj_215), .A0(n9468), .F0(n8377), 
    .F1(\cube_gen1.backgroundROM1.n13914 ));
  cube_gen1_backgroundROM1_SLICE_250 \cube_gen1.backgroundROM1.SLICE_250 ( 
    .D1(\row[3] ), .C1(\row[2] ), .D0(\row[2] ), .C0(\row[3] ), .F0(n8490), 
    .F1(\cube_gen1.backgroundROM1.n8447 ));
  vga_1_SLICE_251 \vga_1.SLICE_251 ( .D1(\col[2] ), .C1(n8339), .D0(\col[4] ), 
    .C0(\col[5] ), .B0(\col[6] ), .A0(\col[3] ), .F0(n8339), 
    .F1(\cube_gen1.backgroundROM1.n13970 ));
  vga_1_SLICE_253 \vga_1.SLICE_253 ( .D1(\col[2] ), .C1(n8333), .B1(\col[3] ), 
    .A1(\col[4] ), .D0(\col[8] ), .C0(\col[5] ), .B0(\col[7] ), .A0(\col[6] ), 
    .F0(n8333), .F1(\cube_gen1.backgroundROM1.n13962 ));
  spikeMove1_SLICE_255 \spikeMove1.SLICE_255 ( .D1(\spikeInterval[4] ), 
    .C1(\spikeMove1.n6 ), .B1(\spikeInterval[1] ), .A1(\spikeInterval[0] ), 
    .D0(\spikeInterval[2] ), .C0(\spikeInterval[3] ), .F0(\spikeMove1.n6 ), 
    .F1(\spikeMove1.rollClk_N_149 ));
  cube_gen1_SLICE_258 \cube_gen1.SLICE_258 ( .D0(\cube_gen1.n12789 ), 
    .C0(\cube_gen1.n4_c ), .B0(n76), .A0(\cube_gen1.n1388 ), 
    .F0(\cube_gen1.n12746 ));
  cube_gen1_SLICE_260 \cube_gen1.SLICE_260 ( .D0(\cube_gen1.n8263 ), 
    .C0(\cube_gen1.n15 ), .B0(\cube_gen1.n8271 ), .F0(\cube_gen1.n8_adj_177 ));
  cube_gen1_SLICE_261 \cube_gen1.SLICE_261 ( .D1(\cube_gen1.n10886 ), 
    .C1(n8297), .B1(n12765), .A1(\cube_gen1.n12746 ), .D0(\row[9] ), 
    .C0(\row[8] ), .F0(n8297), .F1(\cube_gen1.rgb_c_0_N_141 ));
  cube_gen1_SLICE_262 \cube_gen1.SLICE_262 ( .D1(\cube_gen1.n1312 ), 
    .C1(\cube_gen1.n13532 ), .D0(\cube_gen1.n172 ), .C0(\cube_gen1.n10743 ), 
    .B0(\cube_gen1.n7587 ), .A0(\cube_gen1.n10_adj_178 ), 
    .F0(\cube_gen1.n13532 ), .F1(\cube_gen1.n10886 ));
  cube_gen1_SLICE_263 \cube_gen1.SLICE_263 ( .D1(\cube_gen1.rgb_c_0_N_139 ), 
    .C1(\cube_gen1.rgb_c_0_N_138 ), .B1(\cube_gen1.rgb_c_0_N_141 ), 
    .A1(\cube_gen1.rgb_c_0_N_140 ), .D0(\cube_gen1.background[0] ), 
    .C0(rgb_c_1_N_135), .F0(\cube_gen1.rgb_c_0_N_138 ), .F1(rgb_c_0));
  cube_gen1_SLICE_266 \cube_gen1.SLICE_266 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_69[4] ), .D1(\spikeMove1.n12354 ), 
    .C1(\spikeInterval[3] ), .B1(\spikeInterval[4] ), .C0(\spikeInterval[4] ), 
    .B0(\spikeInterval[3] ), .A0(\cube_gen1.n10761 ), .CLK(frame2Clk), 
    .Q1(\spikeInterval[4] ), .F0(n3582), 
    .F1(\spikeMove1.spikeInterval_4__N_69[4] ));
  cube_gen1_SLICE_267 \cube_gen1.SLICE_267 ( .C1(n16_adj_211), .B1(\col[8] ), 
    .A1(\col[9] ), .D0(n13754), .C0(\col[7] ), .B0(n10), .A0(n1222), 
    .F0(n16_adj_211), .F1(\cube_gen1.n20 ));
  cube_gen1_SLICE_269 \cube_gen1.SLICE_269 ( .D1(\cube_gen1.n8262 ), 
    .C1(\cube_gen1.n4_adj_157 ), .B1(n76), .A1(rgb_c_1_N_135), .D0(n151), 
    .C0(n75), .B0(\spikeArr[1] ), .F0(\cube_gen1.n4_adj_157 ), 
    .F1(\cube_gen1.n10743 ));
  cube_gen1_SLICE_271 \cube_gen1.SLICE_271 ( .D0(n75), .C0(\spikeArr[0] ), 
    .F0(\cube_gen1.n165 ));
  cube_gen1_SLICE_272 \cube_gen1.SLICE_272 ( .D1(\cube_gen1.n200 ), 
    .C1(\cube_gen1.n209 ), .B1(rgb_c_1_N_135), .A1(\cube_gen1.n8_adj_177 ), 
    .D0(\cube_gen1.n165 ), .C0(\cube_gen1.n10992 ), .B0(\row[8] ), 
    .A0(\row[9] ), .F0(\cube_gen1.n209 ), .F1(\cube_gen1.n10_adj_178 ));
  cube_gen1_SLICE_275 \cube_gen1.SLICE_275 ( .D1(\cube_gen1.n10745 ), 
    .C1(\cube_gen1.n13588 ), .B1(\cube_gen1.n10898 ), .A1(\row[3] ), 
    .D0(\row[5] ), .C0(\row[4] ), .F0(\cube_gen1.n13588 ), 
    .F1(\cube_gen1.n10992 ));
  cube_gen1_SLICE_277 \cube_gen1.SLICE_277 ( .D1(\cube_gen1.n8261 ), 
    .C1(\cube_gen1.n8273 ), .B1(\cube_gen1.n8266 ), .A1(\cube_gen1.n8267 ), 
    .D0(n76), .C0(\cube_gen1.n4_adj_158 ), .B0(rgb_c_1_N_135), 
    .F0(\cube_gen1.n8273 ), .F1(\cube_gen1.n7 ));
  cube_gen1_SLICE_280 \cube_gen1.SLICE_280 ( .D0(\cube_gen1.n13535 ), 
    .C0(\cube_gen1.n6_c ), .B0(\cube_gen1.n7 ), .F0(\cube_gen1.n13536 ));
  cube_gen1_SLICE_281 \cube_gen1.SLICE_281 ( .D1(\cube_gen1.n13532 ), 
    .C1(\cube_gen1.n1312 ), .B1(\cube_gen1.n8183 ), .D0(\spikeArr[16] ), 
    .C0(n1229), .B0(n1306), .A0(n8260), .F0(\cube_gen1.n1312 ), 
    .F1(\cube_gen1.rgb_c_0_N_140 ));
  cube_gen1_SLICE_283 \cube_gen1.SLICE_283 ( .D1(\cube_gen1.n6_adj_159 ), 
    .C1(\cube_gen1.n10867 ), .B1(\cube_gen1.n8262 ), .A1(\cube_gen1.n8271 ), 
    .D0(\cube_gen1.n7587 ), .C0(\cube_gen1.n8269 ), .F0(\cube_gen1.n10867 ), 
    .F1(\cube_gen1.n13535 ));
  cube_gen1_SLICE_287 \cube_gen1.SLICE_287 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n4_adj_162 ), .A1(\cube_bot[2] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\cube_bot[0] ), .A0(\cube_bot[1] ), 
    .F0(\cube_gen1.n4_adj_162 ), .F1(\cube_gen1.n6_adj_176 ));
  cube_gen1_SLICE_289 \cube_gen1.SLICE_289 ( .D0(\cube_gen1.n1542 ), 
    .C0(\cube_gen1.n13535 ), .B0(\cube_gen1.n1465 ), .A0(n76), 
    .F0(\cube_gen1.n10_adj_164 ));
  cube_gen1_SLICE_291 \cube_gen1.SLICE_291 ( .D1(\cube_gen1.rgb_c_5_N_127 ), 
    .C1(rgb_c_1_N_135), .D0(n8226), .C0(\cube_gen1.rgb_c_5_N_127 ), 
    .B0(rgb_c_1_N_135), .F0(rgb_c_3), .F1(rgb_c_5));
  cube_gen1_SLICE_292 \cube_gen1.SLICE_292 ( .D1(\cube_gen1.n10964 ), 
    .C1(\cube_gen1.n30 ), .B1(\col[9] ), .A1(\cube_gen1.n6_adj_173 ), 
    .D0(\row[9] ), .C0(\cube_gen1.n18_c ), .A0(\cube_bot[9] ), 
    .F0(\cube_gen1.n30 ), .F1(\cube_gen1.rgb_c_5_N_127 ));
  cube_gen1_SLICE_293 \cube_gen1.SLICE_293 ( .D1(\cube_gen1.rgb_c_2_N_133 ), 
    .C1(\cube_gen1.rgb_c_4_N_129 ), .B1(\cube_gen1.rgb_c_0_N_141 ), 
    .A1(rgb_c_5), .D0(\cube_gen1.n13536 ), .C0(\cube_gen1.n8183 ), 
    .B0(\cube_gen1.n13532 ), .A0(\cube_gen1.n1312 ), 
    .F0(\cube_gen1.rgb_c_4_N_129 ), .F1(rgb_c_4));
  cube_gen1_SLICE_297 \cube_gen1.SLICE_297 ( .D1(rgb_c_5), 
    .C1(\cube_gen1.rgb_c_2_N_133 ), .B1(\cube_gen1.rgb_c_0_N_140 ), 
    .A1(\cube_gen1.rgb_c_0_N_141 ), .C0(n8226), .B0(rgb_c_1_N_135), 
    .F0(\cube_gen1.rgb_c_2_N_133 ), .F1(rgb_c_2));
  cube_gen1_SLICE_299 \cube_gen1.SLICE_299 ( .D1(\cube_bot[6] ), 
    .C1(\cube_gen1.n12_adj_169 ), .A1(\row[6] ), .D0(\cube_bot[5] ), 
    .C0(\cube_gen1.n10_adj_168 ), .A0(\row[5] ), .F0(\cube_gen1.n12_adj_169 ), 
    .F1(\cube_gen1.n14_adj_170 ));
  cube_gen1_SLICE_300 \cube_gen1.SLICE_300 ( .D1(\row[4] ), 
    .C1(\cube_gen1.n8_adj_175 ), .A1(\cube_bot[4] ), .D0(\row[3] ), 
    .C0(\cube_gen1.n6_adj_176 ), .B0(\cube_bot[3] ), 
    .F0(\cube_gen1.n8_adj_175 ), .F1(\cube_gen1.n10_adj_168 ));
  cube_gen1_SLICE_302 \cube_gen1.SLICE_302 ( .D1(\cube_bot[8] ), 
    .C1(\cube_gen1.n16_adj_171 ), .B1(\row[8] ), .D0(\cube_bot[7] ), 
    .C0(\cube_gen1.n14_adj_170 ), .B0(\row[7] ), .F0(\cube_gen1.n16_adj_171 ), 
    .F1(\cube_gen1.n18_c ));
  cube_gen1_SLICE_305 \cube_gen1.SLICE_305 ( .D1(\col[8] ), 
    .C1(\cube_gen1.n8_c ), .B1(\col[7] ), .A1(\col[2] ), .D0(n8339), 
    .C0(\col[1] ), .B0(\col[0] ), .F0(\cube_gen1.n8_c ), 
    .F1(\cube_gen1.n10964 ));
  cube_gen1_backgroundROM1_SLICE_309 \cube_gen1.backgroundROM1.SLICE_309 ( 
    .D1(\row[4] ), .C1(\col[8] ), .B1(\row[2] ), .C0(\row[4] ), .A0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n13735 ), 
    .F1(\cube_gen1.backgroundROM1.n13939 ));
  cube_gen1_backgroundROM1_SLICE_311 \cube_gen1.backgroundROM1.SLICE_311 ( 
    .D1(\col[7] ), .C1(\cube_gen1.backgroundROM1.n10 ), .B1(\col[8] ), 
    .A1(\col[5] ), .D0(\col[9] ), .C0(\col[4] ), .B0(\row[4] ), .A0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n10 ), 
    .F1(\cube_gen1.backgroundROM1.n13972 ));
  cube_gen1_backgroundROM1_SLICE_313 \cube_gen1.backgroundROM1.SLICE_313 ( 
    .D1(\cube_gen1.backgroundROM1.n8447 ), 
    .C1(\cube_gen1.backgroundROM1.n8_adj_151 ), .B1(n12_adj_217), 
    .A1(\row[5] ), .D0(\cube_gen1.backgroundROM1.n13972 ), 
    .C0(\cube_gen1.backgroundROM1.n13973 ), .B0(\row[6] ), 
    .A0(\cube_gen1.backgroundROM1.n4_c ), 
    .F0(\cube_gen1.backgroundROM1.n8_adj_151 ), 
    .F1(\cube_gen1.backgroundROM1.n13386 ));
  cube_gen1_backgroundROM1_SLICE_314 \cube_gen1.backgroundROM1.SLICE_314 ( 
    .D1(\col[5] ), .C1(\cube_gen1.backgroundROM1.n8325 ), .B1(\row[4] ), 
    .A1(\col[9] ), .D0(\col[3] ), .C0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n8325 ), 
    .F1(\cube_gen1.backgroundROM1.n13973 ));
  cube_gen1_backgroundROM1_SLICE_318 \cube_gen1.backgroundROM1.SLICE_318 ( 
    .D1(\col[2] ), .B1(\col[6] ), .D0(\cube_gen1.backgroundROM1.n8325 ), 
    .C0(\cube_gen1.backgroundROM1.n20 ), .B0(n12_adj_217), .A0(\col[2] ), 
    .F0(\cube_gen1.backgroundROM1.n13320 ), 
    .F1(\cube_gen1.backgroundROM1.n4_c ));
  cube_gen1_backgroundROM1_SLICE_319 \cube_gen1.backgroundROM1.SLICE_319 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n8_adj_152 ), .B1(\col[4] ), 
    .A1(\col[3] ), .D0(\col[8] ), .C0(\col[2] ), .B0(\col[7] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n8_adj_152 ), 
    .F1(\cube_gen1.backgroundROM1.n13968 ));
  cube_gen1_backgroundROM1_SLICE_321 \cube_gen1.backgroundROM1.SLICE_321 ( 
    .D1(\cube_gen1.backgroundROM1.n13937 ), 
    .C1(\cube_gen1.backgroundROM1.n10_adj_153 ), .B1(\row[5] ), 
    .A1(\cube_gen1.backgroundROM1.n13939 ), .D0(n8334), .C0(\row[3] ), 
    .B0(\row[6] ), .A0(\col[9] ), .F0(\cube_gen1.backgroundROM1.n10_adj_153 ), 
    .F1(\cube_gen1.backgroundROM1.n20 ));
  cube_gen1_backgroundROM1_SLICE_324 \cube_gen1.backgroundROM1.SLICE_324 ( 
    .D1(\col[2] ), .C1(\col[4] ), .B1(\col[3] ), .A1(\row[5] ), .D0(\col[4] ), 
    .C0(\col[2] ), .B0(\col[6] ), .A0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n13959 ), .F1(n4_adj_218));
  cube_gen1_backgroundROM1_SLICE_326 \cube_gen1.backgroundROM1.SLICE_326 ( 
    .D1(n8531), .C1(\cube_gen1.backgroundROM1.n12923 ), .B1(\col[8] ), 
    .A1(\col[9] ), .D0(\col[4] ), .C0(\col[3] ), .B0(\col[2] ), .A0(n8334), 
    .F0(\cube_gen1.backgroundROM1.n12923 ), 
    .F1(\cube_gen1.backgroundROM1.n8384 ));
  cube_gen1_backgroundROM1_SLICE_329 \cube_gen1.backgroundROM1.SLICE_329 ( 
    .D1(\col[9] ), .C1(\cube_gen1.backgroundROM1.n8449 ), .B1(\col[5] ), 
    .A1(\col[6] ), .D0(\row[3] ), .C0(\row[4] ), .B0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n8449 ), 
    .F1(\cube_gen1.backgroundROM1.n13937 ));
  SLICE_331 SLICE_331( .D1(\col[7] ), .C1(\col[8] ), .B1(\col[6] ), 
    .A1(\col[5] ), .D0(\col[8] ), .C0(\col[7] ), .B0(\col[5] ), .A0(\col[6] ), 
    .F0(n28664), .F1(\cube_gen1.backgroundROM1.n16121 ));
  jump1_SLICE_333 \jump1.SLICE_333 ( .D1(\cube_bot[6] ), .C1(\cube_bot[5] ), 
    .D0(\cube_bot[5] ), .C0(\cube_bot[7] ), .A0(\cube_bot[6] ), 
    .F0(\jump1.n12756 ), .F1(\jump1.n93 ));
  spikeMove1_SLICE_337 \spikeMove1.SLICE_337 ( 
    .DI1(\spikeMove1.rollClk_N_149$n0 ), .D1(\spikeMove1.n6 ), 
    .C1(\spikeInterval[1] ), .B1(\spikeInterval[4] ), .A1(\spikeInterval[0] ), 
    .D0(\spikeInterval[2] ), .C0(\spikeInterval[1] ), .B0(\spikeInterval[0] ), 
    .CLK(frame2Clk), .Q1(rollClk), .F0(\spikeMove1.n12354 ), 
    .F1(\spikeMove1.rollClk_N_149$n0 ));
  cube_gen1_backgroundROM1_SLICE_339 \cube_gen1.backgroundROM1.SLICE_339 ( 
    .D1(\row[4] ), .C1(\row[3] ), .A1(\row[2] ), .D0(\row[5] ), .C0(\row[4] ), 
    .B0(\row[2] ), .A0(\row[3] ), .F0(\cube_gen1.backgroundROM1.n8413 ), 
    .F1(\cube_gen1.backgroundROM1.n8387 ));
  controller1_SLICE_341 \controller1.SLICE_341 ( .D1(\controller1.count[8] ), 
    .C1(\controller1.slowCount[3] ), .B1(\controller1.controlClk_c_N_143 ), 
    .D0(\controller1.slowCount[0] ), .C0(\controller1.controlLatch_c_N_142 ), 
    .B0(\controller1.slowCount[3] ), .A0(\controller1.slowCount[2] ), 
    .F0(controlLatch_c), .F1(controlClk_c));
  cube_gen1_SLICE_351 \cube_gen1.SLICE_351 ( .D0(\spikeInterval[0] ), 
    .C0(\spikeInterval[1] ), .B0(\col[1] ), .A0(\col[0] ), .F0(n4_adj_214));
  jump1_SLICE_355 \jump1.SLICE_355 ( .DI1(\cube_bot[9].sig_012.FeedThruLUT ), 
    .C1(\cube_bot[9] ), .D0(\cube_bot[2] ), .C0(\cube_bot[1] ), 
    .LSR(\jump1.lastPosition_0__N_121 ), .CLK(\jump1.slowClk ), 
    .Q1(\jump1.lastPosition[9] ), .F0(\jump1.n24 ), 
    .F1(\cube_bot[9].sig_012.FeedThruLUT ));
  SLICE_373 SLICE_373( .F0(VCC_net));
  int_rightMost_0__I_0 int_rightMost_0__I_0( .RADDR6(\int_rightMost[6] ), 
    .RADDR5(\int_rightMost[5] ), .RADDR4(\int_rightMost[4] ), 
    .RADDR3(\int_rightMost[3] ), .RADDR2(\int_rightMost[2] ), 
    .RADDR1(\int_rightMost[1] ), .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), 
    .RCLK(rollClk), .RE(VCC_net), .WCLKE(VCC_net), .RDATA15(\spikeArr[15] ), 
    .RDATA14(\spikeArr[14] ), .RDATA13(\spikeArr[13] ), 
    .RDATA12(\spikeArr[12] ), .RDATA11(\spikeArr[11] ), 
    .RDATA10(\spikeArr[10] ), .RDATA9(\spikeArr[9] ), .RDATA8(\spikeArr[8] ), 
    .RDATA7(\spikeArr[7] ), .RDATA6(\spikeArr[6] ), .RDATA5(\spikeArr[5] ), 
    .RDATA4(\spikeArr[4] ), .RDATA3(\spikeArr[3] ), .RDATA2(\spikeArr[2] ), 
    .RDATA1(\spikeArr[1] ), .RDATA0(\spikeArr[0] ));
  controller1_osc \controller1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\controller1.clk ));
  int_rightMost_0__I_0_2 int_rightMost_0__I_0_2( .RADDR6(\int_rightMost[6] ), 
    .RADDR5(\int_rightMost[5] ), .RADDR4(\int_rightMost[4] ), 
    .RADDR3(\int_rightMost[3] ), .RADDR2(\int_rightMost[2] ), 
    .RADDR1(\int_rightMost[1] ), .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), 
    .RCLK(rollClk), .RE(VCC_net), .WCLKE(VCC_net), .RDATA3(\spikeArr[19] ), 
    .RDATA2(\spikeArr[18] ), .RDATA1(\spikeArr[17] ), .RDATA0(\spikeArr[16] ));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(fpga_clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(vga_clk));
  controllerIn controllerIn_I( .PADDI(controllerIn_c), 
    .controllerIn(controllerIn));
  fpga_clk fpga_clk_I( .PADDI(fpga_clk_c), .fpga_clk(fpga_clk));
  controlClk controlClk_I( .PADDO(controlClk_c), .controlClk(controlClk));
  controlLatch controlLatch_I( .PADDO(controlLatch_c), 
    .controlLatch(controlLatch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
endmodule

module controller1_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module controller1_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_544_654__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_50 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_544_654__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_544_654__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_544_654__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_544_654__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_544_654_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_544_654__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_544_654__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_8 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \controller1/count_544_654_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_544_654__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module jump1_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_15 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \jump1/count_548_666_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module jump1_SLICE_16 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_471_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_17 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \jump1/add_471_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_9__I_27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_9__I_26 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module jump1_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \jump1/add_471_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_19 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_471_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_28 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_20 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_471_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_9__I_29 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/slowClk_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_548_666_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_548_666__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_548_666__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_545_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_25 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_545_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_25 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_26 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_545_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_28 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_29 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_30 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_31 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_545_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_545_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_545_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_34 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_35 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spikeMove1_SLICE_36 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_37 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_4__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_38 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_547_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_55 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_39 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_2__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_40 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \spikeMove1/int_rightMost_0__I_61 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_547_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_57 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_56 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_547_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_59 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_58 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_43 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \spikeMove1/rollCount_547_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_60 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module controller1_SLICE_44 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_44_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_44_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_46 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_46_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_46_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_48 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_48_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_48_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_50 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \controller1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_50_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_0__I_51 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_52 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \jump1/i1470_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \jump1/i1472_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_55 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_55_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_55_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_56 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_56_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_56_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_58 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \jump1/i1_3_lut_4_lut_adj_129 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \jump1/i1_3_lut_4_lut_adj_130 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \jump1/lastPosition_6__I_62 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/lastPosition_6__I_63 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x8FCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_61 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_61_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_61_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_7__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_65 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4960_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4958_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_0__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x0454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_69 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \spikeMove1/i8770_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \spikeMove1/i8777_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_4__I_52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_71 ( input DI1, DI0, D1, D0, C0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \spikeMove1/i8761_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \spikeMove1/i8763_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_54 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_73 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \cube_gen1/backgroundROM1/n14352_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 i10058_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cube_gen1/backgroundROM1/background_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cube_gen1/backgroundROM1/background_1__I_0_2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40015 \jump1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \jump1/i10155_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_76 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \jump1.i4577_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \jump1.i7158_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40019 \cube_gen1/backgroundROM1/i4857_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40020 \cube_gen1/backgroundROM1/mux_4_Mux_0_i27131_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xB133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40021 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \cube_gen1/backgroundROM1/mux_4_Mux_0_i32765_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_79 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40023 \jump1/i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \controller1/controllerResult_7__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_81 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \cube_gen1/i3730_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 i9949_2_lut_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 LessThan_456_i20_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \cube_gen1/i9959_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x04FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_85 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \cube_gen1/i7306_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \row[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n14382_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \cube_gen1/backgroundROM1/n14376_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40032 \row[8]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \cube_gen1/backgroundROM1/n14364_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40013 n14340_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \cube_gen1/backgroundROM1/i4801_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_89 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \jump1/i59_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \jump1/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40037 \jump1/i10276_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \jump1/i1_2_lut_3_lut_adj_139 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xE0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_93 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40004 \jump1/i1456_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \jump1/i6879_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xA956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_94 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \cube_gen1/LessThan_7_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \cube_gen1/LessThan_7_i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF660") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 \jump1/i1_4_lut_adj_135 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \jump1/i1_4_lut_adj_134 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x4055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \jump1/i1_3_lut_4_lut_adj_138 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \jump1/i1_3_lut_4_lut_adj_136 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \jump1/i52_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \jump1/i1_2_lut_3_lut_adj_137 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xC936") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \cube_gen1/i2_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \cube_gen1/i1_4_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \vga_1/row[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \vga_1/i10156_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_100 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40052 \vga_1/i10159_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \vga_1/i1_2_lut_adj_113 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x73DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_101 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \cube_gen1/LessThan_7_i8_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \vga_1/n14358_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_102 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \cube_gen1/i7156_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \cube_gen1/i10178_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xA584") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \cube_gen1/backgroundROM1/mux_4_Mux_1_i63_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \vga_1/i1_2_lut_3_lut_adj_122 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x7222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40060 \cube_gen1/backgroundROM1/mux_4_Mux_1_i23866_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40061 \cube_gen1/backgroundROM1/mux_4_Mux_1_i22811_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x7222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_105 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \vga_1/i1_2_lut_3_lut_adj_125 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \vga_1/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40065 \vga_1/i6980_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xDFD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40066 \vga_1/mux_4_Mux_1_i15483_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40067 \cube_gen1/i3_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 i7149_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x00BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_110 ( input D0, C0, B0, A0, output F0 );

  lut40069 \cube_gen1/i2_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \cube_gen1/background_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \cube_gen1/i4860_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_113 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \cube_gen1/i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \cube_gen1/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40074 \cube_gen1/i10179_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \cube_gen1/i1_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x5530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x44F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_115 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \cube_gen1/LessThan_7_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \cube_gen1/LessThan_7_i10_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40078 \cube_gen1/i3_4_lut_adj_107 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 i7130_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_118 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \cube_gen1/i1_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 i7150_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_119 ( input D0, C0, B0, A0, output F0 );

  lut40082 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40021 \cube_gen1/backgroundROM1/row[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40083 \cube_gen1/backgroundROM1/i10054_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x7610") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_122 ( input D0, C0, B0, A0, output F0 );

  lut40084 \cube_gen1/backgroundROM1/n14346_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_124 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40085 \cube_gen1/backgroundROM1/i10075_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \cube_gen1/backgroundROM1/n14370_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40087 \cube_gen1/backgroundROM1/i4806_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40088 \cube_gen1/backgroundROM1/mux_4_Mux_1_i382_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_127 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40089 \cube_gen1/backgroundROM1/i10062_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \cube_gen1/backgroundROM1/mux_4_Mux_1_i8058_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_128 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40091 \cube_gen1/backgroundROM1/i7390_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_131 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \controller1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \controller1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_133 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40094 LessThan_228_i10_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \cube_gen1/LessThan_228_i8_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 i7131_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 i7187_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x0223") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 i7192_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 LessThan_426_i14_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x3373") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x3173") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_136 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \cube_gen1/i7388_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \cube_gen1/i7172_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 i2_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 LessThan_462_i12_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40102 i7146_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 i2_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_139 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40104 \cube_gen1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 i7151_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_140 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \cube_gen1/i1_2_lut_adj_101 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \cube_gen1/i2_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 i7152_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 i7171_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x1033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x3BBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_143 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \cube_gen1/backgroundROM1/mux_4_Mux_1_i22652_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 i7153_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x0233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40111 \cube_gen1/i3_4_lut_adj_99 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \cube_gen1/i2_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \cube_gen1/i1_3_lut_adj_80 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 i7147_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x1031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_146 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \cube_gen1.i1_2_lut_adj_106 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \cube_gen1/i1_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_148 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40116 i7191_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \cube_gen1/backgroundROM1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_150 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \cube_gen1/i213_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \cube_gen1/i2_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \cube_gen1/i2_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40068 i7148_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_156 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \cube_gen1/i1_3_lut_adj_82 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \cube_gen1/i3_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \cube_gen1/i2_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 i7132_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40067 \cube_gen1/i3_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 i7143_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x002F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 i10175_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 i56_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x7400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x0420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_164 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \cube_gen1/i224_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \cube_gen1/i3_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \vga_1/i10053_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 i7170_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x5F57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_166 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \cube_gen1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 \cube_gen1/i1_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \cube_gen1/i7175_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 i7135_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \cube_gen1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 i7134_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_171 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40135 \jump1/LessThan_13_i14_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \jump1/LessThan_13_i12_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_173 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \jump1/LessThan_17_i14_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \jump1/LessThan_17_i12_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_175 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \jump1/LessThan_13_i10_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \jump1/LessThan_13_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_177 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40094 \jump1/LessThan_17_i10_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \jump1/LessThan_17_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_179 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \jump1/LessThan_13_i6_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \jump1/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_181 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \jump1/LessThan_17_i6_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \jump1/LessThan_17_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x20F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_183 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \jump1/i10278_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \jump1/LessThan_17_i20_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xCEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_184 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40147 \jump1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \jump1/i1_2_lut_3_lut_adj_140 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/lastPosition_6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xF020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_185 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40149 \jump1/i1_2_lut_3_lut_adj_131 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \jump1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_186 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \jump1/i2_3_lut_adj_133 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \jump1/i66_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x7F6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_189 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40153 \jump1/i6865_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \jump1/i57_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_193 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40136 \jump1/LessThan_13_i20_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_194 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \jump1/LessThan_13_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \jump1/LessThan_13_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_195 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40094 \jump1/LessThan_17_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \jump1/LessThan_17_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_197 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40155 LessThan_426_i6_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \cube_gen1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_200 ( input D0, C0, B0, A0, output F0 );

  lut40157 \cube_gen1/i3_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40158 \vga_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \cube_gen1/backgroundROM1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40160 \vga_1/i6997_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 \vga_1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x3F1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40162 \cube_gen1/backgroundROM1/i4945_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40163 \cube_gen1/backgroundROM1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \vga_1/i9951_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40166 \cube_gen1/backgroundROM1/i4812_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40047 \vga_1/i10143_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40167 \vga_1/i2_3_lut_4_lut_adj_128 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \vga_1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_211 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40169 \vga_1/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \vga_1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40171 \vga_1/row_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \vga_1/i10148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \vga_1/frame2Clk_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \cube_gen1/i3_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x040E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_215 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40175 \cube_gen1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \vga_1/i1_2_lut_adj_111 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_216 ( input D0, C0, B0, A0, output F0 );

  lut40177 \cube_gen1/i2_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 i632_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \vga_1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_219 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \vga_1/frameClk_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \vga_1/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_221 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40182 \vga_1/i1_2_lut_3_lut_adj_117 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \vga_1/i1_2_lut_adj_112 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40184 \cube_gen1/backgroundROM1/i4835_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40185 \cube_gen1/backgroundROM1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x7277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40186 \cube_gen1/backgroundROM1/i4800_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40187 \vga_1/i6990_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_228 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40188 \vga_1/i10154_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \cube_gen1/LessThan_8_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0900") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_229 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40189 \vga_1/i6968_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \vga_1/i1_2_lut_adj_114 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x8003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_231 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \vga_1/i1_3_lut_adj_115 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \vga_1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_232 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40193 \vga_1/i2_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 \cube_gen1/i7341_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_233 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40195 \vga_1/col_7__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \vga_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_238 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \vga_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \cube_gen1/i1_2_lut_3_lut_adj_91 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_240 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40089 \cube_gen1/backgroundROM1/i4779_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \cube_gen1/backgroundROM1/i4897_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40200 \vga_1/i2_3_lut_4_lut_adj_124 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40201 \vga_1/i1_2_lut_3_lut_adj_118 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40202 \vga_1/i2_3_lut_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \vga_1/i1_2_lut_3_lut_adj_123 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40204 \vga_1/i1_4_lut_adj_121 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \vga_1/i1_4_lut_adj_120 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_249 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \cube_gen1/backgroundROM1/i10063_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \vga_1/i4895_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x3A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_250 ( input D1, C1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40208 \cube_gen1/backgroundROM1/i4852_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \cube_gen1/backgroundROM1/i4890_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_251 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \cube_gen1/backgroundROM1/i10160_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \vga_1/i1_2_lut_3_lut_4_lut_adj_126 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \cube_gen1.backgroundROM1.i10142_2_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40213 \vga_1/i1_2_lut_3_lut_4_lut_adj_127 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_255 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40214 \spikeMove1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \spikeMove1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_258 ( input D0, C0, B0, A0, output F0 );

  lut40215 \cube_gen1/i2_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_260 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40216 \cube_gen1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_261 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40217 \cube_gen1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \cube_gen1/i1_2_lut_adj_86 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_262 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \cube_gen1/i1_2_lut_adj_103 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \cube_gen1/i1_4_lut_adj_102 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_263 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40219 \cube_gen1/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \cube_gen1/i10177_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_266 ( input DI1, D1, C1, B1, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40221 \spikeMove1/i8784_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \cube_gen1/i1_2_lut_3_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_267 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40223 \cube_gen1/i7212_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \cube_gen1/LessThan_444_i16_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x7575") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x0F4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40225 \cube_gen1/i7154_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \cube_gen1/i1_3_lut_adj_73 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_271 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40209 \cube_gen1/i1_2_lut_adj_74 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40227 \cube_gen1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \cube_gen1/i186_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_275 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40229 \cube_gen1/i7398_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \cube_gen1/i1_2_lut_adj_76 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40230 \cube_gen1/i2_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \cube_gen1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_280 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40232 \cube_gen1/i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_281 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \cube_gen1.i1_2_lut_adj_71 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \cube_gen1/i3_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_283 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40235 \cube_gen1/i3_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \cube_gen1/i7275_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_287 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \cube_gen1/LessThan_8_i6_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \cube_gen1/LessThan_8_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x8AEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_289 ( input D0, C0, B0, A0, output F0 );

  lut40237 \cube_gen1/i4_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_291 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 \cube_gen1/rgb_c_5_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \cube_gen1/rgb_c_3_I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_292 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \cube_gen1/i1_4_lut_adj_98 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \cube_gen1/LessThan_8_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40242 \cube_gen1/rgb_c_4_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \cube_gen1/i1_4_lut_adj_92 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xAAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_297 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40244 \cube_gen1/rgb_c_2_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \cube_gen1/i1_2_lut_adj_93 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x00F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_299 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 \cube_gen1/LessThan_8_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \cube_gen1/LessThan_8_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_300 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \cube_gen1/LessThan_8_i10_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40248 \cube_gen1/LessThan_8_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_302 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40249 \cube_gen1/LessThan_8_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \cube_gen1/LessThan_8_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \cube_gen1/i7371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \cube_gen1/i3_3_lut_adj_96 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_309 ( input D1, C1, B1, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40253 \cube_gen1/backgroundROM1/i10164_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \cube_gen1/backgroundROM1/i9931_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40255 \cube_gen1/backgroundROM1/i10158_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40256 \cube_gen1/backgroundROM1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40257 \cube_gen1/backgroundROM1/i18_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40258 \cube_gen1/backgroundROM1/i3_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x1333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_314 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40259 \cube_gen1/backgroundROM1/i10173_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40196 \cube_gen1/backgroundROM1/i1_2_lut_adj_68 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_318 ( input D1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40260 \cube_gen1/backgroundROM1/i1_2_lut_adj_67 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 \cube_gen1/backgroundROM1/i19_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x3313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40262 \cube_gen1/backgroundROM1/i10166_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40263 \cube_gen1/backgroundROM1/i3_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40264 \cube_gen1/backgroundROM1/i33_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 \cube_gen1/backgroundROM1/i4_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40266 i1_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \cube_gen1.backgroundROM1.i10138_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x5450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x3320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40268 \cube_gen1/backgroundROM1/i4789_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40269 \cube_gen1.backgroundROM1.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x7160") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x5540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40270 \cube_gen1/backgroundROM1/i10162_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40271 \cube_gen1/backgroundROM1/i4854_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40272 \cube_gen1/backgroundROM1/i7397_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40273 i7351_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x0007") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_333 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \jump1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \jump1/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_337 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40275 \spikeMove1.SLICE_337_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \spikeMove1/i8773_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollClk_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_339 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40277 \cube_gen1/backgroundROM1/i4915_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \cube_gen1/backgroundROM1/i4818_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_341 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40279 \controller1/controlClk_c_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \controller1/slowCount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_351 ( input D0, C0, B0, A0, output F0 );

  lut40281 \cube_gen1/LessThan_228_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x1730") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_355 ( input DI1, C1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40282 \jump1.SLICE_355_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \jump1/i1_2_lut_adj_132 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \jump1/cube_bot_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_373 ( output F0 );
  wire   GNDI;

  lut40283 i10697( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module int_rightMost_0__I_0 ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA15, RDATA14, RDATA13, 
    RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, 
    RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B int_rightMost_0__I_0( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), 
    .WADDR0(GNDI), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), 
    .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), 
    .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x8800100020004000800000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0110022104420884110822114422884410882110422084400880110022004400";

    defparam INST10.INIT_3 = "0x1084210842108420084010802100420084010802100420084011802200440088";

    defparam INST10.INIT_4 = "0x2044408881100220044108821104220844108821104220844108821004210842";

    defparam INST10.INIT_5 = "0x0004000800100021004200840108021004200840108121024204840808111022";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000010002";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module controller1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module int_rightMost_0__I_0_2 ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA3, RDATA2, RDATA1, 
    RDATA0 );
  wire   GNDI;

  EBR_B0284 int_rightMost_0__I_0_2( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0284 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000100020004000800010002000400080000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0004000800000000000000000000000000010002000400080001000200040008";

    defparam INST10.INIT_3 = "0x0004000800000000000100020004000800000001000200040008000000010002";

    defparam INST10.INIT_4 = "0x0004000800000001000200040008000000000000000100020004000800010002";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000010002";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controllerIn ( output PADDI, input controllerIn );
  wire   GNDI;

  BB_B_B \controllerIn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controllerIn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controllerIn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module fpga_clk ( output PADDI, input fpga_clk );
  wire   GNDI;

  BB_B_B \fpga_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(fpga_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (fpga_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlClk ( input PADDO, output controlClk );
  wire   VCCI;

  BB_B_B \controlClk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(controlClk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlClk) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlLatch ( input PADDO, output controlLatch );
  wire   VCCI;

  BB_B_B \controlLatch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controlLatch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlLatch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
