
<html><head><title>Connecting SystemVerilog Hierarchical UDT to Electrical</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669043" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Connecting SystemVerilog Hierarchical UDT to Electrical" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal, User-Defined Nettypes," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669043" />
<meta name="NextFile" content="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Features_Enabled_Using_the_-sv_ms_Option.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Connecting SystemVerilog Hierarchical UDT to Electrical" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Features_Enabled_Using_the_-sv_ms_Option.html" title="Features_Enabled_Using_the_-sv_ms_Option">Features_Enabled_Using_the_-sv ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html" title="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks">Coercion_for_SystemVerilog_Int ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Connecting SystemVerilog Hierarchical UDT to Electrical</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="ConnectingSystemVerilogHierarchicalUDTtoElectrical-Connecting_SVUDT_Electrical"></span>In addition to connecting SystemVerilog wreals to electrical nets, you can connect hierarchical user-defined types (UDTs) to Electrical nets. To connect hierarchical UDTs to electrical nets, use the&#160;<code style="font-size: 14.0px;letter-spacing: 0.0px;">-sv_ms</code>&#160;option on the&#160;<code style="font-size: 14.0px;letter-spacing: 0.0px;">xrun</code>&#160;command-line option. Hierarchical UDT including arrays of packed structure nettype, logic bit types (logic single type and bit select of logic bus), and L2E/E2L connect modules are supported. The following are the integer datatypes that are supported:</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd">
<p><code>shortint</code></p>
</td>
<td class="confluenceTd">
<p>2-state data type, 16-bit signed integer</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>int</code></p>
</td>
<td class="confluenceTd">
<p>2-state data type, 32-bit signed integer</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>longint</code></p>
</td>
<td class="confluenceTd">
<p>2-state data type, 64-bit signed integer</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>byte</code></p>
</td>
<td class="confluenceTd">
<p>2-state data type, 8-bit signed integer or ASCII character</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>bit</code></p>
</td>
<td class="confluenceTd">
<p>2-state data type, user-defined vector size, unsigned</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>logic</code></p>
</td>
<td class="confluenceTd">
<p>4-state data type, user-defined vector size, unsigned</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>reg</code></p>
</td>
<td class="confluenceTd">
<p>4-state data type, user-defined vector size, unsigned</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>integer</code></p>
</td>
<td class="confluenceTd">
<p>4-state data type, 32-bit signed integer</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>time</code></p>
</td>
<td class="confluenceTd">
<p>4-state data type, 64-bit signed integer</p>
</td>
</tr>
</tbody></table></div>

<p>L2E and E2L connect modules are used to setup hierarchical UDTs to Electrical port connections. However, LE_Bdir connect module is not supported because logic and reg types cannot connect to inout electrical/spice port.</p>

<p>Also, note that the following types of port connections are not supported:</p>
<ul><li>Connections containing multi-dimensional array</li><li>Concatenation and replicate concat connections</li><li>L/R related IE, or R/E related IE</li><li>Connections to wreal/real ports, which lead to L/R interface elements</li></ul>
<p>Consider the following example of a Verilog testbench where a hierarchical structure is defined. It also illustrates a UDT, <code>new_s</code> of the hierarchical structure connecting to two instances of electrical port, <code>inv</code>.</p>
<p style="margin-left: 30.0px;"><code>//top.sv</code></p>
<p style="margin-left: 30.0px;"><code>module top();</code><br /><code>typedef struct packed {</code><br /><code>&#160; &#160;logic [1:0] a;</code><br /><code>&#160; &#160;logic [2:0] b;</code><br /><code>} new_s;</code></p>
<p style="margin-left: 30.0px;"><code>new_s ns1;</code><br /><code>typedef struct&#160; packed {</code><br /><code>logic aa;</code><br /><code>&#160; &#160;new_s new_s_var;</code><br /><code>} new_s_level2;</code></p>
<p style="margin-left: 30.0px;"><code>new_s_level2 nsl2;</code><br /><code>logic [0:1] as1;</code><br /><code>logic w_in;</code><br /><code>logic w_in_2;</code><br /><code>inv&#160;&#160; D_not2b (w_out, nsl2.new_s_var.b[0]); // instance with&#160;</code><br /><code>inv&#160;&#160; D_not2b_2 (w_out_2, nsl2.new_s_var.a[1]);</code><br /><code>&#8230;</code></p>
<p style="margin-left: 30.0px;"><code>endmodule</code></p>

<p>And, the following is an example of the AMSD control file containing SPICE information:</p>
<p style="margin-left: 30.0px;"><code>amsd {</code><br /><code>&#160; &#160; // IE DEFINITIONS DEFAULT</code><br /><code>&#160; &#160; ie vsup=1.6</code><br /><code>&#160; &#160; // PARTITIOINING</code><br /><code>&#160; &#160; config cell=inv use=spice</code><br /><code>}</code></p>
<h5 id="ConnectingSystemVerilogHierarchicalUDTtoElectrical-RelatedTopic">Related Topic</h5><ul><li><a href="Features_Enabled_Using_the_-sv_ms_Option.html">Features Enabled Using the -sv_ms Option</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Features_Enabled_Using_the_-sv_ms_Option.html" id="prev" title="Features_Enabled_Using_the_-sv_ms_Option">Features_Enabled_Using_the_-sv ...</a></em></b><b><em><a href="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html" id="nex" title="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks">Coercion_for_SystemVerilog_Int ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>