{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1764676907888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764676907893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764676907893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ads_bus_system EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ads_bus_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764676907899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764676907940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764676907940 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1764676908049 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764676908053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764676908121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764676908121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764676908121 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764676908121 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764676908128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764676908128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764676908128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764676908128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764676908128 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764676908128 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764676908130 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764676908174 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1764676908422 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764676908622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 12 FPGA_CLK1_50 port " "Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764676908626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_bus_system.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\] " "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908638 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 23 FPGA_CLK1_50 clock " "Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764676908638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 23 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908639 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 24 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908639 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 37 GPIO_M1_* port " "Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908639 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908639 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 39 GPIO_M2_* port " "Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908639 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 43 KEY0 port " "Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ads_bus_system.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY0\}\] " "set_false_path -from \[get_ports \{KEY0\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 55 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 56 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764676908640 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764676908640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764676908641 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1764676908649 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1764676908649 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1764676908649 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764676908649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764676908649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764676908649 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1764676908649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764676908804 ""}  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764676908804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sync\[2\]  " "Automatically promoted node reset_sync\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemwen " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemwen" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemren " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemren" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemaddr\[11\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemaddr\[11\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_m2_s3:bus_inst\|addr_decoder:decoder\|slave_en " "Destination node bus_m2_s3:bus_inst\|addr_decoder:decoder\|slave_en" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_port:master1_port\|mvalid " "Destination node master_port:master1_port\|mvalid" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_master:master2_bridge\|master_port:master\|mvalid " "Destination node bus_bridge_master:master2_bridge\|master_port:master\|mvalid" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[0\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[0\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[1\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[1\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[2\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[2\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[3\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[3\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764676908805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1764676908805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764676908805 ""}  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764676908805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764676909002 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764676909004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764676909005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764676909007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764676909010 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764676909013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764676909014 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764676909015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764676909065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764676909067 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764676909067 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 8 10 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 8 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1764676909069 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1764676909069 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764676909069 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764676909070 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1764676909070 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764676909070 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1764676909132 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1764676909437 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764676909452 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764676909471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764676909898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764676910090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764676910108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764676912527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764676912527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764676912768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764676913639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764676913639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764676914758 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764676914848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764676914859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764676915027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764676915027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764676915155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764676915526 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G5 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL B4 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J2 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL F2 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_BRIDGE_M_RX 3.3-V LVTTL K2 " "Pin GPIO_0_BRIDGE_M_RX uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0_BRIDGE_M_RX } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_BRIDGE_S_RX 3.3-V LVTTL B5 " "Pin GPIO_0_BRIDGE_S_RX uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0_BRIDGE_S_RX } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL G1 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL F1 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764676915748 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764676915748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.fit.smsg " "Generated suppressed messages file /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764676915832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1340 " "Peak virtual memory: 1340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764676916063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 17:31:56 2025 " "Processing ended: Tue Dec  2 17:31:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764676916063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764676916063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764676916063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764676916063 ""}
