Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 20 18:09:59 2025
| Host         : PC-20250209HYYK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           14 |
| No           | No                    | Yes                    |              34 |           13 |
| No           | Yes                   | No                     |             277 |           90 |
| Yes          | No                    | No                     |              55 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1151 |          491 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------------+---------------------------------------------+------------------+----------------+
|       Clock Signal       |                  Enable Signal                 |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------------------------+---------------------------------------------+------------------+----------------+
|  clock_gen/inst/clk_out1 |                                                |                                             |                1 |              1 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/tickgen/tick                        |                                             |                1 |              1 |
|  clock_gen/inst/clk_out1 |                                                | reset_of_clk10M                             |                1 |              1 |
|  clock_gen/inst/clk_out1 |                                                | reset_of_clk10M_i_1_n_0                     |                1 |              1 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/RxD_data0                           |                                             |                1 |              8 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/RxD_data_ready                      |                                             |                1 |              8 |
|  clk_50M_IBUF_BUFG       | ext_uart_t/TxD_shift[7]_i_1_n_0                |                                             |                2 |              8 |
|  clk_50M_IBUF_BUFG       | ext_uart_avai0                                 |                                             |                1 |              8 |
|  clk_50M_IBUF_BUFG       |                                                | vga800x600at75/hdata[11]_i_1_n_0            |                3 |             11 |
|  clk_50M_IBUF_BUFG       | ext_uart_r/FSM_onehot_RxD_state[10]_i_1_n_0    |                                             |                2 |             11 |
|  clk_50M_IBUF_BUFG       | ext_uart_t/FSM_onehot_TxD_state[10]_i_1_n_0    |                                             |                2 |             11 |
|  clk_50M_IBUF_BUFG       | vga800x600at75/hdata[11]_i_1_n_0               | vga800x600at75/vdata[11]_i_1_n_0            |                3 |             11 |
|  clk_50M_IBUF_BUFG       |                                                | ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0] |                7 |             22 |
|  clock_btn_IBUF_BUFG     |                                                | reset_btn_IBUF                              |               11 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[8][31]_i_1_n_0  | rst                                         |               18 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[17][31]_i_1_n_0 | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[23][31]_i_1_n_0 | rst                                         |               12 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[9][31]_i_1_n_0  | rst                                         |               17 |             32 |
|  clock_gen/inst/clk_out1 | cpu/hazard_unit/stall_F                        | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[10][31]_i_1_n_0 | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[14][31]_i_1_n_0 | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[26][31]_i_1_n_0 | rst                                         |               12 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[25][31]_i_1_n_0 | rst                                         |               12 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[13][31]_i_1_n_0 | rst                                         |               13 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[18][31]_i_1_n_0 | rst                                         |               12 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[27][31]_i_1_n_0 | rst                                         |               11 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[28][31]_i_1_n_0 | rst                                         |               19 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[29][31]_i_1_n_0 | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[19][31]_i_1_n_0 | rst                                         |               12 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[22][31]_i_1_n_0 | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[2][31]_i_1_n_0  | rst                                         |               13 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[30][31]_i_1_n_0 | rst                                         |               16 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[3][31]_i_1_n_0  | rst                                         |               19 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[31][31]_i_1_n_0 | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[11][31]_i_1_n_0 | rst                                         |                9 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[4][31]_i_1_n_0  | rst                                         |               16 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[15][31]_i_1_n_0 | rst                                         |               13 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[1][31]_i_1_n_0  | rst                                         |               13 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[12][31]_i_1_n_0 | rst                                         |               11 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[20][31]_i_1_n_0 | rst                                         |               14 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[21][31]_i_1_n_0 | rst                                         |                8 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[24][31]_i_1_n_0 | rst                                         |               15 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[5][31]_i_1_n_0  | rst                                         |               16 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[6][31]_i_1_n_0  | rst                                         |               19 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[16][31]_i_1_n_0 | rst                                         |               15 |             32 |
|  clock_gen/inst/clk_out1 | cpu/id_stage/regfile/registers[7][31]_i_1_n_0  | rst                                         |               18 |             32 |
|  clk_50M_IBUF_BUFG       |                                                |                                             |               13 |             34 |
|  clock_gen/inst/clk_out1 | ext_ram_data_reg0                              | rst                                         |               17 |             52 |
|  clock_gen/inst/clk_out1 | cpu/hazard_unit/stall_F                        | cpu/if_id_reg/pc_plus4_D[31]_i_1_n_0        |               20 |             64 |
|  clock_gen/inst/clk_out1 |                                                | cpu/id_ex_reg/rd1_E[31]_i_1_n_0             |               32 |             99 |
|  clock_gen/inst/clk_out1 |                                                | rst                                         |               48 |            145 |
+--------------------------+------------------------------------------------+---------------------------------------------+------------------+----------------+


