Analysis & Synthesis report for DigitalLogic
Mon Jun 13 11:51:17 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Source assignments for MOD_24:inst2|lpm_counter:out0_rtl_0
 10. Source assignments for MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder
 11. Source assignments for MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]
 12. Source assignments for depart:inst18|lpm_counter:div_rtl_1
 13. Source assignments for MOD_60:inst6|lpm_add_sub:Add0|addcore:adder
 14. Source assignments for MOD_60:inst6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 15. Source assignments for MOD_60:inst4|lpm_add_sub:Add0|addcore:adder
 16. Source assignments for MOD_60:inst4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 17. Source assignments for MOD_24:inst2|lpm_add_sub:Add0|addcore:adder
 18. Source assignments for MOD_24:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 19. Parameter Settings for Inferred Entity Instance: MOD_24:inst2|lpm_counter:out0_rtl_0
 20. Parameter Settings for Inferred Entity Instance: depart:inst18|lpm_counter:div_rtl_1
 21. Parameter Settings for Inferred Entity Instance: MOD_60:inst6|lpm_add_sub:Add0
 22. Parameter Settings for Inferred Entity Instance: MOD_60:inst4|lpm_add_sub:Add0
 23. Parameter Settings for Inferred Entity Instance: MOD_24:inst2|lpm_add_sub:Add0
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jun 13 11:51:17 2022    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; DigitalLogic                             ;
; Top-level Entity Name       ; DigitalLogic                             ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 115                                      ;
; Total pins                  ; 43                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; DigitalLogic    ; DigitalLogic  ;
; Family name                                                                ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+
; DigitalLogic.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/quartus2/code/DigitalLogic/DigitalLogic/DigitalLogic.bdf  ;
; alarm_judge.vhd                  ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/alarm_judge.vhd   ;
; alarm_storage.vhd                ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/alarm_storage.vhd ;
; BCD_7.vhd                        ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/BCD_7.vhd         ;
; carry_60.vhd                     ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/carry_60.vhd      ;
; Decoder_2to4.vhd                 ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/Decoder_2to4.vhd  ;
; depart.vhd                       ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/depart.vhd        ;
; MOD_24.vhd                       ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/MOD_24.vhd        ;
; MOD_60.vhd                       ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/MOD_60.vhd        ;
; speaker.vhd                      ; yes             ; User VHDL File                     ; F:/quartus2/code/DigitalLogic/DigitalLogic/speaker.vhd       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; f:/quartus2/quartus/libraries/megafunctions/lpm_counter.tdf  ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; f:/quartus2/quartus/libraries/megafunctions/lpm_add_sub.tdf  ;
; addcore.tdf                      ; yes             ; Megafunction                       ; f:/quartus2/quartus/libraries/megafunctions/addcore.tdf      ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; f:/quartus2/quartus/libraries/megafunctions/a_csnbuffer.tdf  ;
; altshift.tdf                     ; yes             ; Megafunction                       ; f:/quartus2/quartus/libraries/megafunctions/altshift.tdf     ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; f:/quartus2/quartus/libraries/megafunctions/lpm_constant.tdf ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 115                  ;
; Total registers      ; 75                   ;
; I/O pins             ; 43                   ;
; Shareable expanders  ; 15                   ;
; Parallel expanders   ; 23                   ;
; Maximum fan-out node ; SettimeA             ;
; Maximum fan-out      ; 72                   ;
; Total fan-out        ; 795                  ;
; Average fan-out      ; 4.60                 ;
+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                   ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name                               ; Library Name ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+
; |DigitalLogic                  ; 115        ; 43   ; |DigitalLogic                                     ; work         ;
;    |BCD_7:inst16|              ; 7          ; 0    ; |DigitalLogic|BCD_7:inst16                        ; work         ;
;    |MOD_24:inst2|              ; 10         ; 0    ; |DigitalLogic|MOD_24:inst2                        ; work         ;
;       |lpm_counter:out0_rtl_0| ; 6          ; 0    ; |DigitalLogic|MOD_24:inst2|lpm_counter:out0_rtl_0 ; work         ;
;    |MOD_60:inst4|              ; 9          ; 0    ; |DigitalLogic|MOD_60:inst4                        ; work         ;
;    |MOD_60:inst6|              ; 9          ; 0    ; |DigitalLogic|MOD_60:inst6                        ; work         ;
;    |alarm_judge:inst1|         ; 11         ; 0    ; |DigitalLogic|alarm_judge:inst1                   ; work         ;
;    |alarm_storage:inst14|      ; 24         ; 0    ; |DigitalLogic|alarm_storage:inst14                ; work         ;
;    |alarm_storage:inst17|      ; 24         ; 0    ; |DigitalLogic|alarm_storage:inst17                ; work         ;
;    |carry_60:inst7|            ; 1          ; 0    ; |DigitalLogic|carry_60:inst7                      ; work         ;
;    |carry_60:inst|             ; 1          ; 0    ; |DigitalLogic|carry_60:inst                       ; work         ;
;    |depart:inst18|             ; 10         ; 0    ; |DigitalLogic|depart:inst18                       ; work         ;
;       |lpm_counter:div_rtl_1|  ; 6          ; 0    ; |DigitalLogic|depart:inst18|lpm_counter:div_rtl_1 ; work         ;
;    |speaker:inst13|            ; 8          ; 0    ; |DigitalLogic|speaker:inst13                      ; work         ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+----------------------------------------+---------------------------------------------------------+
; Register name                          ; Reason for Removal                                      ;
+----------------------------------------+---------------------------------------------------------+
; alarm_judge:inst1|flag[1..31]          ; Stuck at GND due to stuck port data_in                  ;
; speaker:inst13|\clk_high_hz:div1       ; Merged with depart:inst18|lpm_counter:div_rtl_1|dffs[0] ;
; Total Number of Removed Registers = 32 ;                                                         ;
+----------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for MOD_24:inst2|lpm_counter:out0_rtl_0 ;
+---------------------------+-------+------+-----------------+
; Assignment                ; Value ; From ; To              ;
+---------------------------+-------+------+-----------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -               ;
+---------------------------+-------+------+-----------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder ;
+---------------------------+-------+------+---------------------------------------------------+
; Assignment                ; Value ; From ; To                                                ;
+---------------------------+-------+------+---------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                 ;
+---------------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for depart:inst18|lpm_counter:div_rtl_1 ;
+---------------------------+-------+------+-----------------+
; Assignment                ; Value ; From ; To              ;
+---------------------------+-------+------+-----------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -               ;
+---------------------------+-------+------+-----------------+


+--------------------------------------------------------------------+
; Source assignments for MOD_60:inst6|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for MOD_60:inst6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for MOD_60:inst4|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for MOD_60:inst4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for MOD_24:inst2|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for MOD_24:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_24:inst2|lpm_counter:out0_rtl_0 ;
+------------------------+-------------------+-----------------------------------------+
; Parameter Name         ; Value             ; Type                                    ;
+------------------------+-------------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                          ;
; LPM_WIDTH              ; 4                 ; Untyped                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                 ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                 ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                 ;
+------------------------+-------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: depart:inst18|lpm_counter:div_rtl_1 ;
+------------------------+-------------------+-----------------------------------------+
; Parameter Name         ; Value             ; Type                                    ;
+------------------------+-------------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                          ;
; LPM_WIDTH              ; 6                 ; Untyped                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                 ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                 ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                 ;
+------------------------+-------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_60:inst6|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_60:inst4|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_24:inst2|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Jun 13 11:51:16 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalLogic -c DigitalLogic
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file digitallogic.bdf
    Info: Found entity 1: DigitalLogic
Info: Found 2 design units, including 1 entities, in source file alarm_judge.vhd
    Info: Found design unit 1: alarm_judge-a
    Info: Found entity 1: alarm_judge
Info: Found 2 design units, including 1 entities, in source file alarm_storage.vhd
    Info: Found design unit 1: alarm_storage-a
    Info: Found entity 1: alarm_storage
Info: Found 2 design units, including 1 entities, in source file bcd_7.vhd
    Info: Found design unit 1: BCD_7-logic
    Info: Found entity 1: BCD_7
Info: Found 2 design units, including 1 entities, in source file carry_60.vhd
    Info: Found design unit 1: carry_60-logic
    Info: Found entity 1: carry_60
Info: Found 2 design units, including 1 entities, in source file decoder_2to4.vhd
    Info: Found design unit 1: Decoder_2to4-logic
    Info: Found entity 1: Decoder_2to4
Info: Found 2 design units, including 1 entities, in source file depart.vhd
    Info: Found design unit 1: depart-a
    Info: Found entity 1: depart
Info: Found 2 design units, including 1 entities, in source file mod_24.vhd
    Info: Found design unit 1: MOD_24-logic
    Info: Found entity 1: MOD_24
Info: Found 2 design units, including 1 entities, in source file mod_60.vhd
    Info: Found design unit 1: MOD_60-logic
    Info: Found entity 1: MOD_60
Info: Found 2 design units, including 1 entities, in source file speaker.vhd
    Info: Found design unit 1: speaker-a
    Info: Found entity 1: speaker
Info: Elaborating entity "DigitalLogic" for the top level hierarchy
Info: Elaborating entity "BCD_7" for hierarchy "BCD_7:inst16"
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(14): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(14): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(14): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(14): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(17): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(17): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(17): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(17): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(20): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(20): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(20): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(20): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(23): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(23): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(23): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(23): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(26): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(26): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(26): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(26): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(29): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(29): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(29): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(29): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(32): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(32): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(32): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(32): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(35): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(35): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(35): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(35): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(38): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(38): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(38): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(38): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(41): signal "inD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(41): signal "inC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(41): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BCD_7.vhd(41): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "MOD_60" for hierarchy "MOD_60:inst6"
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(19): signal "IN1D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(19): signal "IN1C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(19): signal "IN1B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(19): signal "IN1A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(20): signal "IN0D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(20): signal "IN0C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(20): signal "IN0B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(20): signal "IN0A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Decoder_2to4" for hierarchy "Decoder_2to4:inst15"
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(14): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(14): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(19): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(19): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(24): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(24): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(29): signal "inB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Decoder_2to4.vhd(29): signal "inA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "carry_60" for hierarchy "carry_60:inst7"
Info: Elaborating entity "MOD_24" for hierarchy "MOD_24:inst2"
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(19): signal "IN1D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(19): signal "IN1C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(19): signal "IN1B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(19): signal "IN1A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(20): signal "IN0D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(20): signal "IN0C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(20): signal "IN0B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_24.vhd(20): signal "IN0A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "depart" for hierarchy "depart:inst18"
Info: Elaborating entity "speaker" for hierarchy "speaker:inst13"
Info: Elaborating entity "alarm_judge" for hierarchy "alarm_judge:inst1"
Info: Elaborating entity "alarm_storage" for hierarchy "alarm_storage:inst17"
Warning (10492): VHDL Process Statement warning at alarm_storage.vhd(25): signal "CLK1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "MOD_24:inst2|out0[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: "depart:inst18|div[0]~0"
Info: Inferred 3 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_60:inst6|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_60:inst4|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_24:inst2|Add0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Instantiated megafunction "MOD_24:inst2|lpm_counter:out0_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0|lpm_constant:scdw", which is child of megafunction instantiation "MOD_24:inst2|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "depart:inst18|lpm_counter:div_rtl_1"
Info: Instantiated megafunction "depart:inst18|lpm_counter:div_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "MOD_60:inst6|lpm_add_sub:Add0"
Info: Instantiated megafunction "MOD_60:inst6|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "MOD_60:inst6|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "MOD_60:inst6|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "MOD_60:inst6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "MOD_60:inst6|lpm_add_sub:Add0"
Info: Ignored 14 buffer(s)
    Info: Ignored 14 SOFT buffer(s)
Info: Implemented 173 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 30 output pins
    Info: Implemented 115 macrocells
    Info: Implemented 15 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Mon Jun 13 11:51:17 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


