以下是优化后的参考文献列表，以确保其清晰、连贯和专业：

1. Sorav Bansal and Dharmendra S. Modha. "CAR: Clock with Adaptive Replacement." In *Proceedings of the 3rd USENIX Conference on File and Storage Technologies (FAST '04)*, pages 187–200, Berkeley, CA, USA, 2004. USENIX Association.

2. Samira Briongos, Gorka Irazoqui, Pedro Malagón, and Thomas Eisenbarth. "CacheShield: Detecting Cache Attacks through Self-Observation." In *Proceedings of the Eighth ACM Conference on Data and Application Security and Privacy (CODASPY '18)*, pages 224–235, New York, NY, USA, 2018. ACM.

3. Samira Briongos, Pedro Malagón, Juan-Mariano de Goyeneche, and Jose M. Moya. "Cache Misses and the Recovery of the Full AES-256 Key." *Applied Sciences*, 9(5), 2019.

4. Samira Briongos, Pedro Malagón, José L. Risco-Martín, and José M. Moya. "Modeling Side-Channel Cache Attacks on AES." In *Proceedings of the Summer Computer Simulation Conference (SCSC '16)*, pages 37:1–37:8, San Diego, CA, USA, 2016. Society for Computer Simulation International.

5. Marco Chiappetta, Erkay Savas, and Cemal Yilmaz. "Real-Time Detection of Cache-Based Side-Channel Attacks Using Hardware Performance Counters." *Applied Soft Computing*, 49:1162–1174, 2016.

6. Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean Tullsen. "Prime+Abort: A Timer-Free High-Precision L3 Cache Attack Using Intel TSX." In *26th USENIX Security Symposium (USENIX Security '17)*, pages 51–67, Vancouver, BC, 2017. USENIX Association.

7. Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. "Last Level Cache Side Channel Attacks are Practical." In *Proceedings of the 2015 IEEE Symposium on Security and Privacy (SP '15)*, pages 605–622, Washington, DC, USA, 2015. IEEE Computer Society.

8. Qian Ge, Yuval Yarom, David Cock, and Gernot Heiser. "A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware." *Journal of Cryptographic Engineering*, 8(1):1–27, April 2018.

9. Daniel M. Gordon. "A Survey of Fast Exponentiation Methods." *J. Algorithms*, 27(1):129–146, April 1998.

10. Daniel Gruss, Julian Lettner, Felix Schuster, Olya Ohrimenko, Istvan Haller, and Manuel Costa. "Strong and Efficient Cache Side-Channel Protection Using Hardware Transactional Memory." In *26th USENIX Security Symposium (USENIX Security '17)*, pages 217–233, Vancouver, BC, 2017. USENIX Association.

11. Daniel Gruss, Clémentine Maurice, and Stefan Mangard. "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript." In *Proceedings of the 13th International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA '16)*, pages 300–321, Berlin, Heidelberg, 2016. Springer-Verlag.

12. Daniel Gruss, Clémentine Maurice, Klaus Wagner, and Stefan Mangard. "Flush+Flush: A Fast and Stealthy Cache Attack." In *13th Conference on Detection of Intrusions and Malware & Vulnerability Assessment (DIMVA '16)*, 2016.

13. Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. "Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches." In *24th USENIX Security Symposium (USENIX Security '15)*, pages 897–912, Washington, D.C., 2015. USENIX Association.

14. David Gullasch, Endre Bangerter, and Stephan Krenn. "Cache Games – Bringing Access-Based Cache Attacks on AES to Practice." In *Proceedings of the 2011 IEEE Symposium on Security and Privacy (SP '11)*, pages 490–505, Washington, DC, USA, 2011. IEEE Computer Society.

15. Mehmet Sinan Inci, Berk Gulmezoglu, Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. "Cache Attacks Enable Bulk Key Recovery on the Cloud." In *Cryptographic Hardware and Embedded Systems – CHES 2016: 18th International Conference, Santa Barbara, CA, USA, August 17-19, 2016, Proceedings*, 2016.

16. Intel. *Intel® 64 and IA-32 Architectures Optimization Reference Manual* (Section 2.1.1.2). 2017. Available at: <https://software.intel.com/sites/default/files/managed/9e/bc/64-ia-32-architectures-optimization-manual.pdf>.

17. G. Irazoqui, T. Eisenbarth, and B. Sunar. "Systematic Reverse Engineering of Cache Slice Selection in Intel Processors." In *2015 Euromicro Conference on Digital System Design (DSD)*, volume 00, pages 629–636, Aug. 2015.

18. Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. "S$A: A Shared Cache Attack that Works Across Cores and Defies VM Sandboxing and its Application to AES." In *36th IEEE Symposium on Security and Privacy (S&P 2015)*, pages 591–604, 2015.

19. Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. "Mascat: Preventing Microarchitectural Attacks Before Distribution." In *Proceedings of the Eighth ACM Conference on Data and Application Security and Privacy (CODASPY '18)*, pages 377–388, New York, NY, USA, 2018. ACM.

20. Gorka Irazoqui, Mehmet Sinan Inci, Thomas Eisenbarth, and Berk Sunar. "Lucky 13 Strikes Back." In *Proceedings of the 10th ACM Symposium on Information, Computer and Communications Security (ASIA CCS '15)*, pages 85–96, New York, NY, USA, 2015. ACM.

21. F. J. Corbato. "A Paging Experiment with the Multics System." Page 20, July 1968.

22. S. Jahagirdar, V. George, I. Sodhi, and R. Wells. "Power Management of the Third Generation Intel Core Microarchitecture Formerly Codenamed Ivy Bridge." In *2012 IEEE Hot Chips 24 Symposium (HCS)*, pages 1–49, Aug 2012.

23. Aamer Jaleel, Kevin B. Theobald, Simon C. Steely, Jr., and Joel Emer. "High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP)." In *Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA '10)*, pages 60–71, New York, NY, USA, 2010. ACM.

24. Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz. "StealthMem: System-Level Protection Against Cache-Based Side-Channel Attacks in the Cloud." In *Presented as part of the 21st USENIX Security Symposium (USENIX Security '12)*, pages 189–204, Bellevue, WA, 2012. USENIX.

25. Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu. "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors." In *2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)*, pages 361–372, June 2014.

26. Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. "Spectre Attacks: Exploiting Speculative Execution." In *40th IEEE Symposium on Security and Privacy (S&P'19)*, 2019.

27. David Kohlbrenner and Hovav Shacham. "Trusted Browsers for Uncertain Times." In *25th USENIX Security Symposium (USENIX Security '16)*, pages 463–480, Austin, TX, 2016. USENIX Association.

28. Yusuf Kulah, Berkay Dincer, Cemal Yilmaz, and Erkay Savas. "SpyDetector: An Approach for Detecting Side-Channel Attacks at Runtime." *International Journal of Information Security*, June 2018.

29. Peng Li, Debin Gao, and Michael K. Reiter. "StopWatch: A Cloud Architecture for Timing Channel Mitigation." *ACM Transactions on Information and System Security (TISSEC)*, 17(2):8, 2014.

30. Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Clémentine Maurice, and Stefan Mangard. "ARMageddon: Cache Attacks on Mobile Devices." In *25th USENIX Security Symposium (USENIX Security '16)*, pages 549–564, Austin, TX, USA, August 10-12, 2016.

31. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, et al. "Meltdown: Reading Kernel Memory from User Space." In *27th USENIX Security Symposium (USENIX Security '18)*, pages 973–990, 2018.

32. F. Liu, Q. Ge, Y. Yarom, F. McKeen, C. Rozas, G. Heiser, and R. B. Lee. "Catalyst: Defeating Last-Level Cache Side-Channel Attacks in Cloud Computing." In *2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)*, pages 406–418, March 2016.

33. Fangfei Liu and Ruby B. Lee. "Random Fill Cache Architecture." In *Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-47)*, pages 203–215, Washington, DC, USA, 2014. IEEE Computer Society.

34. Robert Martin, John Demme, and Simha Sethumadhavan. "TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms to Mitigate Side-Channel Attacks." In *Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12)*, pages 118–129, Washington, DC, USA, 2012. IEEE Computer Society.

35. Clémentine Maurice, Christoph Neumann, Olivier Heen, and Aurélien Francillon. "C5: Cross-Cores Cache Covert Channel." In *Proceedings of the 12th International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA '15)*, pages 46–64, Berlin, Heidelberg, 2015. Springer-Verlag.

36. Clémentine Maurice, Nicolas Scouarnec, Christoph Neumann, Olivier Heen, and Aurélien Francillon. "Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters." In *Proceedings of the 18th International Symposium on Research in Attacks, Intrusions, and Defenses (RAID '15)*, pages 48–65, New York, NY, USA, 2015. Springer-Verlag New York, Inc.

37. Nimrod Megiddo and Dharmendra S. Modha. "ARC: A Self-Tuning, Low Overhead Replacement Cache." In *Proceedings of the 2nd USENIX Conference on File and Storage Technologies (FAST '03)*, pages 115–130, Berkeley, CA, USA, 2003. USENIX Association.

38. Philip J. Mucci, Shirley Browne, Christine Deane, and George Ho. "PAPI: A Portable Interface to Hardware Performance Counters." In *Proceedings of the Department of Defense HPCMP Users Group Conference*, pages 7–10, 1999.

39. Yossef Oren, Vasileios P. Kemerlis, Simha Sethumadhavan, and Angelos D. Keromytis. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and Their Implications." In *Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security (CCS '15)*, pages 1406–1418, New York, NY, USA, 2015. ACM.

40. Dag Arne Osvik, Adi Shamir, and Eran Tromer. "Cache Attacks and Countermeasures: The Case of AES." In *Topics in Cryptology – CT-RSA 2006: The Cryptographers’ Track at the RSA Conference 2006, San Jose, CA, USA, February 13-17, 2006. Proceedings*, pages 1–20, Berlin, Heidelberg, 2006. Springer Berlin Heidelberg.

41. Mathias Payer. "HexPads: A Platform to Detect 'Stealth' Attacks." In *Engineering Secure Software and Systems: 8th International Symposium (ESSoS 2016), London, UK, April 6–8, 2016. Proceedings*, pages 138–154, Cham, 2016. Springer International Publishing.

42. Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard. "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks." In *25th USENIX Security Symposium (USENIX Security '16)*, pages 565–581, Austin, TX, 2016. USENIX Association.

43. Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely, and Joel Emer. "Adaptive Insertion Policies for High-Performance Caching." In *Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA '07)*, pages 381–391, New York, NY, USA, 2007. ACM.

44. Thomas Ristenpart, Eran Tromer, Hovav Shacham, and Stefan Savage. "Hey, You, Get Off of My Cloud: Exploring Information Leakage in Third-Party Compute Clouds." In *ACM Conference on Computer and Communications Security (CCS '09)*, Chicago, Illinois, USA, November 9-13, 2009, pages 199–212, 2009.

45. E. Ronen, R. Gillham, D. Genkin, A. Shamir, D. Wong, and Y. Yarom. "The 9 Lives of Bleichenbacher's Cat: New Cache Attacks on TLS Implementations." In *2019 IEEE Symposium on Security and Privacy (SP)*, volume 00, pages 967–984, 2019.

46. Mark Seaborn. "Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges," March 2015. Available at: <https://googleprojectzero.blogspot.com/2015/03/exploiting-dram-rowhammer-bug-to-gain.html>.

47. Sun Microsystems, Inc. "UltraSPARC T2 Supplement to the UltraSPARC Architecture 2007." Draft D1.4.3, September 2007.

48. Venkatanathan Varadarajan, Thomas Ristenpart, and Michael Swift. "Scheduler-Based Defenses Against Cross-VM Side-Channels." In *23rd USENIX Security Symposium (USENIX Security '14)*, pages 687–702, San Diego, CA, August 2014. USENIX Association.

49. Pepe Vila, Boris Köpf, and José F. Morales. "Theory and Practice of Finding Eviction Sets." In *2019 IEEE Symposium on Security and Privacy (SP)*, pages 39–54. IEEE, 2019.

50. Zhenghong Wang and Ruby B. Lee. "New Cache Designs for Thwarting Software Cache-Based Side-Channel Attacks." In *Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA '07)*, pages 494–505, New York, NY, USA, 2007. ACM.

51. Jan Wichelmann, Ahmad Moghimi, Thomas Eisenbarth, and Berk Sunar. "MicroWalk: A Framework for Finding Side Channels in Binaries." In *Proceedings of the 34th Annual Computer Security Applications Conference (ACSAC '18)*, pages 161–173, New York, NY, USA, 2018. ACM.

52. Henry Wong. "Intel Ivy Bridge Cache Replacement Policy," January 2013.

53. Yuval Yarom and Katrina Falkner. "FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack." In *23rd USENIX Security Symposium (USENIX Security '14)*, pages 719–732, 2014.

54. Yuval Yarom, Qian Ge, Fangfei Liu, Ruby B. Lee, and Gernot Heiser. "Mapping the Intel Last-Level Cache." *IACR Cryptology ePrint Archive*, 2015:905, 2015.

55. Andreas Zankl, Johann Heyszl, and Georg Sigl. "Automated Detection of Instruction Cache Leaks in Modular Exponentiation Software." In *Smart Card Research and Advanced Applications: 15th International Conference (CARDIS 2016), Cannes, France, November 7–9, 2016, Revised Selected Papers*, pages 228–244, Cham, 2017. Springer International Publishing.

56. Tianwei Zhang, Yinqian Zhang, and Ruby B. Lee. "CloudRadar: A Real-Time Side-Channel Attack Detection System in Clouds," pages 118–140. Springer International Publishing, Cham, 2016.

57. Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ristenpart. "Cross-Tenant Side-Channel Attacks in PaaS Clouds." In *Proceedings of the 2014 ACM SIGSAC Conference on Computer and Communications Security (CCS '14)*, pages 990–1003, New York, NY, USA, 2014. ACM.

58. Ziqiao Zhou, Michael K. Reiter, and Yinqian Zhang. "A Software Approach to Defeating Side Channels in Last-Level Caches." In *Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security (CCS '16)*, pages 871–882, New York, NY, USA, 2016. ACM.

希望这些改进对您有所帮助！如果有其他需要，请随时告诉我。