set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports H16]
set_property IOSTANDARD LVCMOS33 [get_ports B20]
set_property IOSTANDARD LVCMOS33 [get_ports D18]
set_property IOSTANDARD LVCMOS33 [get_ports D19]
set_property IOSTANDARD LVCMOS33 [get_ports E19]
set_property IOSTANDARD LVCMOS33 [get_ports K17]
set_property IOSTANDARD LVCMOS33 [get_ports A20]
set_property IOSTANDARD LVCMOS33 [get_ports B19]
set_property IOSTANDARD LVCMOS33 [get_ports C20]
set_property IOSTANDARD LVCMOS33 [get_ports H17]
set_property IOSTANDARD LVCMOS33 [get_ports D20]
set_property IOSTANDARD LVCMOS33 [get_ports H18]
set_property IOSTANDARD LVCMOS33 [get_ports F20]
set_property IOSTANDARD LVCMOS33 [get_ports F19]
set_property IOSTANDARD LVCMOS33 [get_ports J18]
set_property IOSTANDARD LVCMOS33 [get_ports H20]
set_property IOSTANDARD LVCMOS33 [get_ports J20]
set_property IOSTANDARD LVCMOS33 [get_ports L20]
set_property IOSTANDARD LVCMOS33 [get_ports L17]
set_property IOSTANDARD LVCMOS33 [get_ports G20]
set_property IOSTANDARD LVCMOS33 [get_ports G19]
set_property IOSTANDARD LVCMOS33 [get_ports J19]
set_property IOSTANDARD LVCMOS33 [get_ports K18]
set_property IOSTANDARD LVCMOS33 [get_ports L16]
set_property IOSTANDARD LVCMOS33 [get_ports M18]
set_property IOSTANDARD LVCMOS33 [get_ports K19]
set_property IOSTANDARD LVCMOS33 [get_ports M17]
set_property IOSTANDARD LVCMOS33 [get_ports R19]
set_property IOSTANDARD LVCMOS33 [get_ports T20]
set_property IOSTANDARD LVCMOS33 [get_ports T19]
set_property IOSTANDARD LVCMOS33 [get_ports U19]
set_property IOSTANDARD LVCMOS33 [get_ports L19]
set_property IOSTANDARD LVCMOS33 [get_ports P18]
set_property IOSTANDARD LVCMOS33 [get_ports N17]
set_property IOSTANDARD LVCMOS33 [get_ports P20]
set_property IOSTANDARD LVCMOS33 [get_ports R18]
set_property IOSTANDARD LVCMOS33 [get_ports P19]
set_property IOSTANDARD LVCMOS33 [get_ports U20]
set_property IOSTANDARD LVCMOS33 [get_ports V20]
set_property IOSTANDARD LVCMOS33 [get_ports sda]
set_property IOSTANDARD LVCMOS33 [get_ports scl]

set_property PACKAGE_PIN N18 [get_ports clk]
set_property PACKAGE_PIN M20 [get_ports rst_n]
set_property PACKAGE_PIN H16 [get_ports H16]
set_property PACKAGE_PIN B20 [get_ports B20]
set_property PACKAGE_PIN D18 [get_ports D18]
set_property PACKAGE_PIN D19 [get_ports D19]
set_property PACKAGE_PIN E19 [get_ports E19]
set_property PACKAGE_PIN K17 [get_ports K17]
set_property PACKAGE_PIN A20 [get_ports A20]
set_property PACKAGE_PIN B19 [get_ports B19]
set_property PACKAGE_PIN C20 [get_ports C20]
set_property PACKAGE_PIN H17 [get_ports H17]
set_property PACKAGE_PIN D20 [get_ports D20]
set_property PACKAGE_PIN H18 [get_ports H18]
set_property PACKAGE_PIN F20 [get_ports F20]
set_property PACKAGE_PIN F19 [get_ports F19]
set_property PACKAGE_PIN J18 [get_ports J18]
set_property PACKAGE_PIN H20 [get_ports H20]
set_property PACKAGE_PIN J20 [get_ports J20]
set_property PACKAGE_PIN L20 [get_ports L20]
set_property PACKAGE_PIN L17 [get_ports L17]
set_property PACKAGE_PIN G20 [get_ports G20]
set_property PACKAGE_PIN G19 [get_ports G19]
set_property PACKAGE_PIN J19 [get_ports J19]
set_property PACKAGE_PIN K18 [get_ports K18]
set_property PACKAGE_PIN L16 [get_ports L16]
set_property PACKAGE_PIN M18 [get_ports M18]
set_property PACKAGE_PIN K19 [get_ports K19]
set_property PACKAGE_PIN M17 [get_ports M17]
set_property PACKAGE_PIN R19 [get_ports R19]
set_property PACKAGE_PIN T20 [get_ports T20]
set_property PACKAGE_PIN T19 [get_ports T19]
set_property PACKAGE_PIN U19 [get_ports U19]
set_property PACKAGE_PIN L19 [get_ports L19]
set_property PACKAGE_PIN P18 [get_ports P18]
set_property PACKAGE_PIN N17 [get_ports N17]
set_property PACKAGE_PIN P20 [get_ports P20]
set_property PACKAGE_PIN R18 [get_ports R18]
set_property PACKAGE_PIN P19 [get_ports P19]
set_property PACKAGE_PIN U20 [get_ports U20]
set_property PACKAGE_PIN V20 [get_ports V20]
set_property PACKAGE_PIN N20 [get_ports sda]
set_property PACKAGE_PIN M19 [get_ports scl]

create_clock -period 20.000 -name clk [get_ports clk]

set_false_path -from [get_ports rst_n] -to [all_registers]

set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub}
connect_debug_port dbg_hub/clk [get_nets clk]