
/*
 * SAMSUNG SHIRI board device tree source
 *
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

/dts-v1/;
#include "exynos3250.dtsi"

/ {
	model = "Casio KOI board based on EXYNOS3250";
	compatible = "samsung,KOI", "samsung,SHIRI", "samsung,exynos3250";

	chosen {
		bootargs = "earlycon=exynos,io,0x13820000,115200n8 console=ttySAC2,115200 vmalloc=256M ess_setup=0x46000000";
		//bootargs = "earlycon=exynos,io,0x13820000,115200n8 console=ttySAC2,115200 vmalloc=256M root=/dev/ram0 rw ramdisk=8192 initrd=0x41000000,8M init=/linuxrc";
		//bootargs = "console=ttySAC2,115200 vmalloc=256M ess_setup=0x46000000";
	};

	memory {
		reg = <0x40000000 0x20000000>;
	};

	serial@13800000 {
		status = "okay";
	};

	serial@13810000 {
		status = "okay";
	};

	serial@13820000 {
		status = "okay";
	};

	dwmmc0@12510000 {
		status = "okay";
		num-slots = <1>;
		broken-cd;
		use-smu;
		fixed_voltage;
		clock-gate;
		supports-highspeed;
		mmc-ddr-1_8v;
//		mmc-hs200-1_8v;
//		mmc-hs400-1_8v;
		supports-8bit;
		supports-cmd23;
		supports-erase;
//		enable-ulp-mode;
//		supports-hs400-enhanced-strobe;
//		use-fine-tuning;
		bypass-for-allpass;
		card-init-hwacg-ctrl;
		fifo-depth = <0x40>;
		non-removable;
		desc-size = <4>;
		card-detect-delay = <200>;
		data-timeout = <200>;
		clock-frequency = <800000000>;
		samsung,dw-mshc-ciu-div = <3>;
		samsung,dw-mshc-txdt-crc-timer-fastlimit = <0x34>;
		samsung,dw-mshc-txdt-crc-timer-initval = <0x38>;
		samsung,dw-mshc-ddr200-delay-line = <0x60>;
		samsung,dw-mshc-sdr-timing = <3 0 4 0>;
		samsung,dw-mshc-ddr-timing = <3 0 4 2>;
		samsung,dw-mshc-hs200-timing = <3 0 3 0>;
		samsung,dw-mshc-ddr200-timing = <1 0 4 0>;
		samsung,dw-mshc-ddr200-ulp-timing = <3 0 3 0>;

		num-ref-clks = <12>;
		ciu_clkin = <25 50 50 25 50 100 200 50 50 200 200 200>;

		/* Swapping clock drive strength */
		clk-drive-number = <4>;
		pinctrl-names = "default",
			"fast-slew-rate-1x",
			"fast-slew-rate-2x",
			"fast-slew-rate-3x",
			"fast-slew-rate-4x";
		pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4>;
		pinctrl-1 = <&sd0_clk_fast_slew_rate_1x>;
		pinctrl-2 = <&sd0_clk_fast_slew_rate_2x>;
		pinctrl-3 = <&sd0_clk_fast_slew_rate_3x>;
		pinctrl-4 = <&sd0_clk_fast_slew_rate_4x>;

		slot@0 {
			reg = <0>;
			bus-width = <8>;
		};
	};

	dwmmc1@12520000 {
		status = "okay";
		num-slots = <1>;
		supports-4bit;
		supports-cmd23;
		supports-erase;
		supports-highspeed;
//		sd-uhs-sdr104;
		clock-gate;
//		use-fine-tuning;
		samsung,voltage-int-extra = <0x7>;
		fifo-depth = <0x80>;
		qos_int_level = <255000>;
		samsung,dw-mshc-ciu-div = <3>;
		desc-size = <4>;
		card-detect-delay = <200>;
		data-timeout = <200>;
		hto-timeout = <550>;
		clock-frequency = <800000000>;
		samsung,dw-mshc-sdr-timing = <3 0 2 0>;
		samsung,dw-mshc-ddr-timing = <3 0 2 1>;

		num-ref-clks = <8>;
		ciu_clkin = <25 50 50 100 200 100 200 200>;

		/* Swapping clock drive strength */
		clk-drive-number = <4>;
		pinctrl-names = "default",
			"fast-slew-rate-1x",
			"fast-slew-rate-2x",
			"fast-slew-rate-3x",
			"fast-slew-rate-4x";
		pinctrl-0 = <&sd1_clk &sd1_cmd &sd1_bus1 &sd1_bus4>;
		pinctrl-1 = <&sd1_clk_fast_slew_rate_1x>;
		pinctrl-2 = <&sd1_clk_fast_slew_rate_2x>;
		pinctrl-3 = <&sd1_clk_fast_slew_rate_3x>;
		pinctrl-4 = <&sd1_clk_fast_slew_rate_4x>;

//		card-detect = <&gpj0 2 0x2>;
		slot@0 {
			reg = <0>;
			bus-width = <4>;
		};
	};
};
