<dec f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='98' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='481' u='r' c='_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE'/>
<offset>192</offset>
<doc f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='96'>/// This is the maximum possible length of an instruction, which is needed to
  /// compute the size of an inline asm.  Defaults to 4.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='26' u='w' c='_ZN4llvm15AMDGPUMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='55' u='r' c='_ZNK4llvm15AMDGPUMCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='34' u='w' c='_ZN4llvm18ARMMCAsmInfoDarwinC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='62' u='w' c='_ZN4llvm15ARMELFMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='100' u='w' c='_ZN4llvm25ARMCOFFMCAsmInfoMicrosoftC1Ev'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='123' u='w' c='_ZN4llvm19ARMCOFFMCAsmInfoGNUC1Ev'/>
