//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0
// _ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0 has been demoted
// _ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0(
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_0,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_1,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_2,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_3,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_4
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<13>;
	// demoted variable
	.shared .align 4 .f32 _ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0;
	// demoted variable
	.shared .align 4 .b8 _ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E8red_buf0[4096];

	ld.param.u64 	%rd2, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0_param_4];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p3, %r1, 0;
	@%p3 bra 	BB0_2;

	mov.u32 	%r5, 0;
	st.shared.u32 	[_ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0], %r5;

BB0_2:
	bar.sync 	0;
	mov.u32 	%r6, %ctaid.x;
	shl.b32 	%r7, %r6, 12;
	cvta.to.global.u64 	%rd6, %rd2;
	ld.global.nc.f32 	%f1, [%rd6];
	add.s32 	%r2, %r1, %r7;
	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.s32 	%rd8, %r2, 2;
	add.s64 	%rd1, %rd7, %rd8;
	ld.global.nc.u16 	%rs1, [%rd1];
	// inline asm
	{  cvt.f32.f16 %f3, %rs1;}

	// inline asm
	mul.f32 	%f11, %f3, %f1;
	// inline asm
	{  cvt.f32.f16 %f4, %rs1;}

	// inline asm
	mul.f32 	%f12, %f1, %f4;
	mul.f32 	%f13, %f11, %f12;
	add.f32 	%f14, %f13, 0f00000000;
	sub.f32 	%f15, %f14, %f13;
	ld.global.nc.u16 	%rs3, [%rd1+2048];
	// inline asm
	{  cvt.f32.f16 %f5, %rs3;}

	// inline asm
	mul.f32 	%f16, %f5, %f1;
	// inline asm
	{  cvt.f32.f16 %f6, %rs3;}

	// inline asm
	mul.f32 	%f17, %f1, %f6;
	mul.f32 	%f18, %f16, %f17;
	sub.f32 	%f19, %f18, %f15;
	add.f32 	%f20, %f14, %f19;
	sub.f32 	%f21, %f20, %f14;
	sub.f32 	%f22, %f21, %f19;
	ld.global.nc.u16 	%rs5, [%rd1+4096];
	// inline asm
	{  cvt.f32.f16 %f7, %rs5;}

	// inline asm
	mul.f32 	%f23, %f7, %f1;
	// inline asm
	{  cvt.f32.f16 %f8, %rs5;}

	// inline asm
	mul.f32 	%f24, %f1, %f8;
	mul.f32 	%f25, %f23, %f24;
	sub.f32 	%f26, %f25, %f22;
	add.f32 	%f27, %f20, %f26;
	sub.f32 	%f28, %f27, %f20;
	sub.f32 	%f29, %f28, %f26;
	ld.global.nc.u16 	%rs7, [%rd1+6144];
	// inline asm
	{  cvt.f32.f16 %f9, %rs7;}

	// inline asm
	mul.f32 	%f30, %f9, %f1;
	// inline asm
	{  cvt.f32.f16 %f10, %rs7;}

	// inline asm
	mul.f32 	%f31, %f1, %f10;
	mul.f32 	%f32, %f30, %f31;
	sub.f32 	%f33, %f32, %f29;
	add.f32 	%f34, %f27, %f33;
	mov.u32 	%r8, %tid.y;
	mov.u32 	%r9, %ntid.x;
	mad.lo.s32 	%r3, %r8, %r9, %r1;
	shl.b32 	%r10, %r3, 2;
	mov.u32 	%r11, _ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E8red_buf0;
	add.s32 	%r4, %r11, %r10;
	st.shared.f32 	[%r4], %f34;
	bar.sync 	0;
	setp.gt.s32	%p4, %r3, 511;
	@%p4 bra 	BB0_4;

	ld.shared.f32 	%f35, [%r4];
	ld.shared.f32 	%f36, [%r4+2048];
	add.f32 	%f37, %f35, %f36;
	st.shared.f32 	[%r4], %f37;

BB0_4:
	bar.sync 	0;
	setp.gt.s32	%p5, %r3, 255;
	@%p5 bra 	BB0_6;

	ld.shared.f32 	%f38, [%r4];
	ld.shared.f32 	%f39, [%r4+1024];
	add.f32 	%f40, %f38, %f39;
	st.shared.f32 	[%r4], %f40;

BB0_6:
	bar.sync 	0;
	setp.gt.s32	%p6, %r3, 127;
	@%p6 bra 	BB0_8;

	ld.shared.f32 	%f41, [%r4];
	ld.shared.f32 	%f42, [%r4+512];
	add.f32 	%f43, %f41, %f42;
	st.shared.f32 	[%r4], %f43;

BB0_8:
	bar.sync 	0;
	setp.gt.s32	%p7, %r3, 63;
	@%p7 bra 	BB0_10;

	ld.shared.f32 	%f44, [%r4];
	ld.shared.f32 	%f45, [%r4+256];
	add.f32 	%f46, %f44, %f45;
	st.shared.f32 	[%r4], %f46;

BB0_10:
	bar.sync 	0;
	setp.gt.s32	%p8, %r3, 31;
	@%p8 bra 	BB0_12;

	ld.shared.f32 	%f47, [%r4];
	ld.shared.f32 	%f48, [%r4+128];
	add.f32 	%f49, %f47, %f48;
	st.shared.f32 	[%r4], %f49;

BB0_12:
	setp.lt.s32	%p1, %r3, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_15;
	bra.uni 	BB0_13;

BB0_13:
	ld.shared.f32 	%f50, [%r4];
	mov.b32 	 %r12, %f50;
	mov.u32 	%r13, 2;
	mov.u32 	%r14, 31;
	mov.u32 	%r15, 16;
	mov.u32 	%r16, -1;
	shfl.sync.down.b32 	%r17|%p9, %r12, %r15, %r14, %r16;
	mov.b32 	 %f51, %r17;
	add.f32 	%f52, %f50, %f51;
	mov.b32 	 %r18, %f52;
	mov.u32 	%r19, 8;
	shfl.sync.down.b32 	%r20|%p10, %r18, %r19, %r14, %r16;
	mov.b32 	 %f53, %r20;
	add.f32 	%f54, %f52, %f53;
	mov.b32 	 %r21, %f54;
	mov.u32 	%r22, 4;
	shfl.sync.down.b32 	%r23|%p11, %r21, %r22, %r14, %r16;
	mov.b32 	 %f55, %r23;
	add.f32 	%f56, %f54, %f55;
	mov.b32 	 %r24, %f56;
	shfl.sync.down.b32 	%r25|%p12, %r24, %r13, %r14, %r16;
	mov.b32 	 %f57, %r25;
	add.f32 	%f58, %f56, %f57;
	mov.b32 	 %r26, %f58;
	mov.u32 	%r27, 1;
	shfl.sync.down.b32 	%r28|%p13, %r26, %r27, %r14, %r16;
	mov.b32 	 %f59, %r28;
	add.f32 	%f2, %f58, %f59;
	setp.ne.s32	%p14, %r3, 0;
	@%p14 bra 	BB0_15;

	st.shared.f32 	[_ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E8red_buf0], %f2;

BB0_15:
	bar.sync 	0;
	setp.ne.s32	%p15, %r3, 0;
	@%p15 bra 	BB0_17;

	ld.shared.f32 	%f60, [_ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0];
	ld.shared.f32 	%f61, [_ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E8red_buf0];
	add.f32 	%f62, %f60, %f61;
	st.shared.f32 	[_ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0], %f62;

BB0_17:
	setp.eq.s32	%p2, %r1, 0;
	bar.sync 	0;
	@!%p2 bra 	BB0_19;
	bra.uni 	BB0_18;

BB0_18:
	ld.shared.f32 	%f63, [_ZZ66Fused_Cast_Mul_Mul_ReduceSum_Mul_split_2712067607463766071_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0];
	cvta.to.global.u64 	%rd9, %rd4;
	atom.global.add.f32 	%f64, [%rd9], %f63;

BB0_19:
	bar.sync 	0;
	ld.global.nc.u16 	%rs9, [%rd1];
	// inline asm
	{  cvt.f32.f16 %f65, %rs9;}

	// inline asm
	mul.f32 	%f69, %f65, %f1;
	mul.f32 	%f70, %f69, 0f40A00000;
	cvta.to.global.u64 	%rd10, %rd5;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f70;
	ld.global.nc.u16 	%rs10, [%rd1+2048];
	// inline asm
	{  cvt.f32.f16 %f66, %rs10;}

	// inline asm
	mul.f32 	%f71, %f66, %f1;
	mul.f32 	%f72, %f71, 0f40A00000;
	st.global.f32 	[%rd12+4096], %f72;
	ld.global.nc.u16 	%rs11, [%rd1+4096];
	// inline asm
	{  cvt.f32.f16 %f67, %rs11;}

	// inline asm
	mul.f32 	%f73, %f67, %f1;
	mul.f32 	%f74, %f73, 0f40A00000;
	st.global.f32 	[%rd12+8192], %f74;
	ld.global.nc.u16 	%rs12, [%rd1+6144];
	// inline asm
	{  cvt.f32.f16 %f68, %rs12;}

	// inline asm
	mul.f32 	%f75, %f68, %f1;
	mul.f32 	%f76, %f75, 0f40A00000;
	st.global.f32 	[%rd12+12288], %f76;
	ret;
}


