# These constants are used to interact with the 'logicinfo', 'shortval' and maybe 'longval' tables
# * - it seems that these attributes must always be present (XXX)
# Warning:
# - the names assigned to constants are not exact correspondence with the primitive parameter names
# - some constants are for internal use only
# - not all attribute values have names because for example naming all values from 0 to 63 is tedious.
iob_attrids = {
        'IO_TYPE':               0,
        'SLEWRATE':              1, # *
        'PULLMODE':              2, # *
        'DRIVE':                 3, # *
        'OPENDRAIN':             4, # *
        'HYSTERESIS':            5, # *
        'CLAMP':                 6, # *
        'DIFFRESISTOR':          7, # *
        'SINGLERESISTOR':        8, # *
        'VREF':                  9, # *
        'BANK_VCCIO':            10,
        'DIFFDRIVE':             11,
        'I3C_MODE':              12,
        'MIPI_INPUT':            13,
        'MIPI_OUTPUT':           14,
        'DRIVE_LEVEL':           15,
        'LVDS_OUT':              16, # *
        'LVDS_VCCIO':            17,
        'DDR_DYNTERM':           18,
        'IO_BANK':               19, # *
        'PERSISTENT':            20, # *
        'TO':                    21,
        'ODMUX':                 22,
        'ODMUX_1':               23,
        'PADDI':                 24,
        'PG_MUX':                25,
        'DATA_MUX':              26,
        'TRI_MUX':               27,
        'TRIMUX_PADDT':          28,
        'IOBUF_PADDI':           29,
        'USED':                  30,
        'IOBUF_OVERDRIVE':       31,
        'IOBUF_UNDERDRIVE':      32,
        'IOBUF_LVDS25_VCCIO':    33,
        'IN12_MODE':             34,
        'OD':                    35,
        'LPRX_A1':               36,
        'LPRX_A2':               37,
        'MIPI':                  38,
        'LVDS_SEL':              39,
        'LVDS_ON':               40,
        'IOBUF_MIPI_LP':         41,
        'IOBUF_ODT_RESISTOR':    42,
        'IOBUF_CIB_CONTROL':     43,
        'IOBUF_INR_MODE':        44,
        'IOBUF_STDBY_LVDS_MODE': 45,
        'IOBUF_IODUTY':          46,
        'IOBUF_ODT_DYNTERM':     47,
        'MIPI_IBUF_DRIVE':       48,
        'MIPI_IBUF_DRIVE_LEVEL': 49,

        'IOB_GW5_PULL_50':       50,
        'IOB_UNKNOWN51':         51,
        'IOB_UNKNOWN52':         52,
        'IOB_UNKNOWN55':         55,
        'IOB_UNKNOWN56':         56,
        'IOB_UNKNOWN57':         57,
        'IOB_UNKNOWN58':         58,
        'IOB_UNKNOWN59':         59,
        'IOB_UNKNOWN60':         60,
        'IOB_UNKNOWN61':         61,
        'IOB_UNKNOWN62':         62,
        'IOB_GW5_VCCX_64':       64,
        'IOB_UNKNOWN66':         66,
        'IOB_UNKNOWN67':         67,
        'IOB_GW5_ADC_IN':        68,
        'IOB_GW5_ADC_DYN_IN':    69,
        'IOB_UNKNOWN70':         70,
        'IOB_UNKNOWN71':         71,
        'IOB_UNKNOWN72':         72,
        'IOB_UNKNOWN76':         76,
        }

iob_attrvals = {
            'UNKNOWN':          0, # possible a dummy value for line 0 in logicinfo?
            # standard
            'MIPI':             1,
            'BLVDS25E':         2,
            'BLVDS25':          3,
            'BLVDS_E':          4,
            'HSTL':             5,
            'HSTL_D':           6,
            'HSTL15_I':         7,
            'HSTL15D_I':        8,
            'HSTL18_I':         9,
            'HSTL18_II':        10,
            'HSTL18D_I':        11,
            'HSTL18D_II':       12,
            'SSTL':             13,
            'SSTL_D':           14,
            'SSTL15':           15,
            'SSTL15D':          16,
            'SSTL18_I':         17,
            'SSTL18_II':        18,
            'SSTL18D_I':        19,
            'SSTL18D_II':       20,
            'SSTL25_I':         21,
            'SSTL25_II':        22,
            'SSTL25D_I':        23,
            'SSTL25D_II':       24,
            'SSTL33_I':         25,
            'SSTL33_II':        26,
            'SSTL33D_I':        27,
            'SSTL33D_II':       28,
            'LVCMOS12':         29,
            'LVCMOS15':         30,
            'LVCMOS18':         31,
            'LVCMOS25':         32,
            'LVCMOS33':         33,
            'LVCMOS_D':         34,
            'LVCMOS12D':        35,
            'LVCMOS15D':        36,
            'LVCMOS18D':        37,
            'LVCMOS25D':        38,
            'LVCMOS33D':        39,
            'LVDS':             40,
            'LVDS_E':           41,
            'LVDS25':           42,
            'LVDS25E':          43,
            'LVPECL33':         44,
            'LVPECL33E':        45,
            'LVTTL33':          46,
            'MLVDS25':          47,
            'MLVDS_E':          48,
            'MLVDS25E':         49,
            'RSDS25E':          50,
            'PCI33':            51,
            'RSDS':             52,
            'RSDS25':           53,
            'RSDS_E':           54,
            'MINILVDS':         55,
            'PPLVDS':           56,
            # vref
            'VREF1_DRIVER':     57,
            'VREF2_DRIVER':     58,
            #
            'LVCMOS33OD25':     59,
            'LVCMOS33OD18':     60,
            'LVCMOS33OD15':     61,
            'LVCMOS25OD18':     62,
            'LVCMOS25OD15':     63,
            'LVCMOS18OD15':     64,
            'LVCMOS15OD12':     65,
            'LVCMOS25UD33':     66,
            'LVCMOS18UD25':     67,
            'LVCMOS18UD33':     68,
            'LVCMOS15UD18':     69,
            'LVCMOS15UD25':     70,
            'LVCMOS15UD33':     71,
            'LVCMOS12UD15':     72,
            'LVCMOS12UD18':     73,
            'LVCMOS12UD25':     74,
            'LVCMOS12UD33':     75,
            'VREF1_LOAD':       76,
            'VREF2_LOAD':       77,
            #
            'ENABLE':           78,
            'TRIMUX':           79,
            'PADDI':            80,
            'PGBUF':            81,
            '0':                82,
            '1':                83,
            'SIG':              84,
            'INV':              85,
            'TO':               86,
            # voltage
            '1.2':              87,
            '1.25':             88,
            '1.5':              89,
            '1.8':              90,
            '2.0':              91,
            '2.5':              92,
            '3.3':              93,
            '3.5':              94,
            # mA
            '2':                95,
            '4':                96,
            '6':                97,
            '8':                98,
            '12':               99,
            '16':               100,
            '20':               101,
            '24':               102,
            # XXX ?
            '80':               103,
            '100':              104,
            '120':              105,
            #
            'NA':               106,
            'ON':               107,
            'OFF':              108,
            # XXX
            'PCI':              109,
            # histeresis
            'HIGH':             110,
            'H2L':              111,
            'L2H':              112,
            # pullmode
            'DOWN':             113,
            'KEEPER':           114,
            'NONE':             115,
            'UP':               116,
            # slew
            'FAST':             117,
            'SLOW':             118,
            # ?IO_BANK?
            'I45':              119,
            'I50':              120,
            'I55':              121,
            'TSREG':            122,
            'TMDDR':            123,
            'OD1':              124,
            'OD2':              125,
            'OD3':              126,
            'UD1':              127,
            'UD3':              128,
            # resistor?
            'INTERNAL':         129,
            'SINGLE':           130,
            'DIFF':             131,
            #
            'IN12':             132,
            'UD2':              133,
            'LVPECL_E':         134,
            #
            '68':               135,
            '3':                136,
            '5':                137,
            '7':                138,
            '9':                139,
            '10':               140,
            '11':               141,
            '4.5':              142,
            'MIPI_IBUF':        143,
            '1.35':             144,
            '5.5':              145,
            '6.5':              146,
            '10.5':             147,
            '13.5':             148,
            '14':               149,
            # more standard
            'TMDS33':           150,
            'LPDDR':            151,
            'HSUL12':           152,
            'HSUL12D':          153,
            'HSTL12_I':         154,
            'HSTL15_II':        155,
            'HSTL15D_II':       156,
            'SSTL12':           157,
            'SSTL135':          158,
            'SSTL135D':         159,
            'LVCMOS10':         160,
            'LVCMOS33OD12':     161,
            'LVCMOS25OD12':     162,
            'LVCMOS18OD12':     163,

            # 5A ADC
            'UNKNOWN247':       247,
            'UNKNOWN254':       254,
            'GW5_ADC_IN':       255,

            'UKNOWN_310':       310,
        }

# ADC
adc_attrids = {
        'CLK_SEL':               0,
        'DIV_CTL':               1,
        'PHASE_SEL':             2,
        'UNK0':                  3,
        'ADC_EN_SEL':            4,
        'IBIAS_CTL':             5,
        'UNK1':                  6,
        'UNK2':                  7,
        'CHOP_EN':               8,
        'GAIN':                  9,
        'CAP_CTL':              10,
        'BUF_0_EN':             12,
        'BUF_1_EN':             13,
        'BUF_2_EN':             14,
        'BUF_3_EN':             15,
        'BUF_4_EN':             16,
        'BUF_5_EN':             17,
        'BUF_6_EN':             18,
        'BUF_7_EN':             19,
        'BUF_8_EN':             20,
        'BUF_9_EN':             21,
        'BUF_10_EN':            22,
        'BUF_11_EN':            23,
        'CSR_ADC_MODE':         32,
        'CSR_VSEN_CTRL':        33,
        'CSR_SAMPLE_CNT_SEL':   34,
        'CSR_RATE_CHANGE_CTRL': 35,
        'CSR_FSCAL0':           36,
        'CSR_FSCAL1':           37,
        'CSR_OFFSET':           38,
    }

adc_attrvals = {
        'UNKNOWN':          0,
        'DIV_1':            2,
        'DIV_2':            4,
        'DIV_3':            8,
        'DISABLE':       1026,
        'OFF':           1027,
        'ON':            1028,
        'PHASE_180':     1029,
        'ADC':           1030,
        'CLK_CLK':       1031,
        'UNK0':          1034,
        'UNK1':          1035,
        '1':             1036,
    }

# DSP
dsp_attrids = {
        'CEHMUX_CREG':           0,
        'CEHMUX_OREG0':          1,
        'CEHMUX_OREG1':          2,
        'CEHMUX_REGA0':          3,
        'CEHMUX_REGA1':          4,
        'CEHMUX_REGB0':          5,
        'CEHMUX_REGB1':          6,
        'CEHMUX_REGMA0':         7,
        'CEHMUX_REGMA1':         8,
        'CEHMUX_REGMB0':         9,
        'CEHMUX_REGMB1':        10,
        'CEHMUX_REGP0':         11,
        'CEHMUX_REGP1':         12,
        'CEHMUX_REGSD':         13,
        'CELMUX_CREG':          14,
        'CELMUX_OREG0':         15,
        'CELMUX_OREG1':         16,
        'CELMUX_REGA0':         17,
        'CELMUX_REGA1':         18,
        'CELMUX_REGB0':         19,
        'CELMUX_REGB1':         20,
        'CELMUX_REGMA0':        21,
        'CELMUX_REGMA1':        22,
        'CELMUX_REGMB0':        23,
        'CELMUX_REGMB1':        24,
        'CELMUX_REGP0':         25,
        'CELMUX_REGP1':         26,
        'CELMUX_REGSD':         27,
        'CEMUX_ADDSUB0':        28,
        'CEMUX_ADDSUB1':        29,
        'CEMUX_ADDSUNB0':       30,
        'CEMUX_ADDSUNB1':       31,
        'CEMUX_ALUMODE1':       32,
        'CEMUX_ALUMODE2':       33,
        'CEMUX_ALUSEL1':        34,
        'CEMUX_ALUSEL2':        35,
        'CEMUX_ASIGN01':        36,
        'CEMUX_ASIGN02':        37,
        'CEMUX_ASIGN11':        38,
        'CEMUX_ASIGN12':        39,
        'CEMUX_BSIGN01':        40,
        'CEMUX_BSIGN02':        41,
        'CEMUX_BSIGN11':        42,
        'CEMUX_BSIGN12':        43,
        'CLKHMUX_CREG':         44,
        'CLKHMUX_OREG0':        45,
        'CLKHMUX_OREG1':        46,
        'CLKHMUX_REGA0':        47,
        'CLKHMUX_REGA1':        48,
        'CLKHMUX_REGB0':        49,
        'CLKHMUX_REGB1':        50,
        'CLKHMUX_REGMA0':       51,
        'CLKHMUX_REGMA1':       52,
        'CLKHMUX_REGMB0':       53,
        'CLKHMUX_REGMB1':       54,
        'CLKHMUX_REGP0':        55,
        'CLKHMUX_REGP1':        56,
        'CLKHMUX_REGSD':        57,
        'CLKLMUX_CREG':         58,
        'CLKLMUX_OREG0':        59,
        'CLKLMUX_OREG1':        60,
        'CLKLMUX_REGA0':        61,
        'CLKLMUX_REGA1':        62,
        'CLKLMUX_REGB0':        63,
        'CLKLMUX_REGB1':        64,
        'CLKLMUX_REGMA0':       65,
        'CLKLMUX_REGMA1':       66,
        'CLKLMUX_REGMB0':       67,
        'CLKLMUX_REGMB1':       68,
        'CLKLMUX_REGP0':        69,
        'CLKLMUX_REGP1':        70,
        'CLKLMUX_REGSD':        71,
        'CLKMUX_ADDSUB0':       72,
        'CLKMUX_ADDSUB1':       73,
        'CLKMUX_ADDSUNB0':      74,
        'CLKMUX_ADDSUNB1':      75,
        'CLKMUX_ALUMODE1':      76,
        'CLKMUX_ALUMODE2':      77,
        'CLKMUX_ALUSEL1':       78,
        'CLKMUX_ALUSEL2':       79,
        'CLKMUX_ASIGN01':       80,
        'CLKMUX_ASIGN02':       81,
        'CLKMUX_ASIGN11':       82,
        'CLKMUX_ASIGN12':       83,
        'CLKMUX_BSIGN01':       84,
        'CLKMUX_BSIGN02':       85,
        'CLKMUX_BSIGN11':       86,
        'CLKMUX_BSIGN12':       87,
        'CLKMUX_HSIMSL':        88,
        'RSTGENHMUX_OREG0':     89,
        'RSTGENHMUX_OREG1':     90,
        'RSTGENHMUX_REGA0':     91,
        'RSTGENHMUX_REGA1':     92,
        'RSTGENHMUX_REGB0':     93,
        'RSTGENHMUX_REGB1':     94,
        'RSTGENHMUX_REGC0':     95,
        'RSTGENHMUX_REGM0':     96,
        'RSTGENHMUX_REGMA0':    97,
        'RSTGENHMUX_REGMA1':    98,
        'RSTGENHMUX_REGMB0':    99,
        'RSTGENHMUX_REGMB1':   100,
        'RSTGENHMUX_REGP0':    101,
        'RSTGENHMUX_REGP1':    102,
        'RSTGENHMUX_REGSD':    103,
        'RSTGENLMUX_OREG0':    104,
        'RSTGENLMUX_OREG1':    105,
        'RSTGENLMUX_OREG2':    106,
        'RSTGENLMUX_REGA0':    107,
        'RSTGENLMUX_REGA1':    108,
        'RSTGENLMUX_REGB0':    109,
        'RSTGENLMUX_REGB1':    110,
        'RSTGENLMUX_REGC0':    111,
        'RSTGENLMUX_REGMA0':   112,
        'RSTGENLMUX_REGMA1':   113,
        'RSTGENLMUX_REGMB0':   114,
        'RSTGENLMUX_REGMB1':   115,
        'RSTGENLMUX_REGP0':    116,
        'RSTGENLMUX_REGP1':    117,
        'RSTGENLMUX_REGSD':    118,
        'RSTGENMUX_ADDSUB1':   119,
        'RSTGENMUX_ADDSUNB0':  120,
        'RSTGENMUX_ADDSUNB1':  121,
        'RSTGENMUX_ALUMODE1':  122,
        'RSTGENMUX_ALUMODE2':  123,
        'RSTGENMUX_ALUSEL1':   124,
        'RSTGENMUX_ALUSEL2':   125,
        'RSTGENMUX_ASIGN01':   126,
        'RSTGENMUX_ASIGN02':   127,
        'RSTGENMUX_ASIGN11':   128,
        'RSTGENMUX_ASIGN12':   129,
        'RSTGENMUX_BSIGN01':   130,
        'RSTGENMUX_BSIGN02':   131,
        'RSTGENMUX_BSIGN11':   132,
        'RSTGENMUX_BSIGN12':   133,
        'RSTHMUX_CREG':        134,
        'RSTHMUX_OREG0':       135,
        'RSTHMUX_OREG1':       136,
        'RSTHMUX_REGA0':       137,
        'RSTHMUX_REGA1':       138,
        'RSTHMUX_REGB0':       139,
        'RSTHMUX_REGB1':       140,
        'RSTHMUX_REGMA0':      141,
        'RSTHMUX_REGMA1':      142,
        'RSTHMUX_REGMB0':      143,
        'RSTHMUX_REGMB1':      144,
        'RSTHMUX_REGP0':       145,
        'RSTHMUX_REGP1':       146,
        'RSTHMUX_REGSD':       147,
        'RSTLMUX_CREG':        148,
        'RSTLMUX_OREG0':       149,
        'RSTLMUX_OREG1':       150,
        'RSTLMUX_REGA0':       151,
        'RSTLMUX_REGA1':       152,
        'RSTLMUX_REGB0':       153,
        'RSTLMUX_REGB1':       154,
        'RSTLMUX_REGMA0':      155,
        'RSTLMUX_REGMA1':      156,
        'RSTLMUX_REGMB0':      157,
        'RSTLMUX_REGMB1':      158,
        'RSTLMUX_REGP0':       159,
        'RSTLMUX_REGP1':       160,
        'RSTLMUX_REGSD':       161,
        'RSTMUX_ADDSUB0':      162,
        'RSTMUX_ADDSUB1':      163,
        'RSTMUX_ADDSUNB0':     164,
        'RSTMUX_ADDSUNB1':     165,
        'RSTMUX_ALUMODE1':     166,
        'RSTMUX_ALUMODE2':     167,
        'RSTMUX_ALUSEL1':      168,
        'RSTMUX_ALUSEL2':      169,
        'RSTMUX_ASIGN01':      170,
        'RSTMUX_ASIGN02':      171,
        'RSTMUX_ASIGN11':      172,
        'RSTMUX_ASIGN12':      173,
        'RSTMUX_BSIGN01':      174,
        'RSTMUX_BSIGN02':      175,
        'RSTMUX_BSIGN11':      176,
        'RSTMUX_BSIGN12':      177,
        'PRAD_BIRMUX1_0':      178,
        'PRAD_BIRMUX1_1':      179,
        'PRAD_BIRMUX1_2':      180,
        'PRAD_MUXB_0':         181,
        'PRAD_MUXB_1':         182,
        'PRAD_MUXB_2':         183,
        'PRAD_MUXB_3':         184,
        'PRAD_MUXA1_0':        185,
        'PRAD_MUXA1_1':        186,
        'PRAD_MUXA1_2':        187,
        'PRAD_MUXA1_3':        188,
        'PRAD_MUXA0_0':        189,
        'PRAD_MUXA0_1':        190,
        'PRAD_MUXA0_2':        191,
        'PRAD_MUXA0_3':        192,
        'PRAD_ADMUX_0':        193,
        'PRAD_ADMUX_1':        194,
        'PRAD_FBB0':           195,
        'PRAD_FBB1':           196,
        'PRAD_MUXA0EN_0':      197,
        'PRAD_MUXA0EN_1':      198,
        'OPCDDYN_6':           199,
        'OPCDDYN_5':           200,
        'OPCDDYN_4':           201,
        'OPCDDYN_3':           202,
        'OPCDDYN_7':           203,
        'OPCDDYN_8':           204,
        'OPCDDYN_9':           205,
        'OPCDDYN_10':          206,
        'OPCDDYN_1':           207,
        'OPCD_2':              208,
        'IRBY_PRAD0AL_0':      209,
        'OPCDDYN_2':           210,
        'IRNS_PRAD0AL_0':      211,
        'OPCDDYN_0':           212,
        'OPCD_0':              213,
        'IRNS_IREG0AL_0':      214,
        'IRBY_PRAD0BL_2':      215,
        'IRBY_IREG0AL_0':      216,
        'IRBY_IREG0BL_2':      217,
        'IRNS_IREG0BL_2':      218,
        'IRNS_PRAD0BL_2':      219,
        'AIRMUX1_SEL_0':       220,
        'CINNS_0':             221,
        'CINNS_1':             222,
        'CINNS_2':             223,
        'CINNS_3':             224,
        'CINNS_4':             225,
        'CINNS_5':             226,
        'CINNS_6':             227,
        'CINNS_7':             228,
        'CINNS_8':             229,
        'CINBY_0':             230,
        'CINBY_1':             231,
        'CINBY_2':             232,
        'CINBY_3':             233,
        'CINBY_4':             234,
        'CINBY_5':             235,
        'CINBY_6':             236,
        'CINBY_7':             237,
        'CINBY_8':             238,
        'CPRBY_0':             239,
        'CPRBY_1':             240,
        'CPRBY_2':             241,
        'CPRBY_3':             242,
        'CPRBY_4':             243,
        'CPRBY_5':             244,
        'CPRBY_6':             245,
        'OR2CIB_EN0L_0':       246,
        'CPRNS_0':             247,
        'CPRNS_1':             248,
        'CPRNS_2':             249,
        'CPRNS_3':             250,
        'CPRNS_4':             251,
        'CPRNS_5':             252,
        'CPRNS_6':             253,
        'CIR_BYPL_0':          254,
        'IRASHF_0':            255,
        'IRASHF_1':            256,
        'AIRMUX1_0':           257,
        'AIRMUX1_1':           258,
        'BIRMUX0_0':           259,
        'BIRMUX0_1':           260,
        'BIRMUX0_2':           261,
        'BIRMUX0_3':           262,
        'BIRMUX1_0':           263,
        'BIRMUX1_1':           264,
        'BIRMUX1_2':           265,
        'BIRMUX1_3':           266,
        'AIRMUX0_IREG0_0':     267,
        'AIRMUX0_IREG0_1':     268,
        'IRBY_PRAD0AH_1':      269,
        'IRBY_PRAD0AH_2':      270,
        'IRNS_PRAD0AH_1':      271,
        'OPCD_9':              272,
        'OPCD_5':              273,
        'OPCD_4':              274,
        'IRBY_PRAD0BH_3':      275,
        'IRBY_IREG0AH_1':      276,
        'IRBY_IREG0BH_3':      277,
        'IRNS_PRAD0BH_3':      278,
        'IRNS_IREG0BH_3':      279,
        'OREG0_NSL_0':         280,
        'OREG0_NSL_1':         281,
        'PPREG0_NSL_0':        282,
        'PPREG0_BYPH_1':       283,
        'OR2CIB_EN0H_1':       284,
        'OR2CASCADE_EN':       285,
        'PPREG0_NSH_1':        286,
        'PPREG0_BYPL_0':       287,
        'OREG0_BYPL_0':        288,
        'OREG0_BYPH_1':        289,
        'IRB_SHFEN_0':         290,
        'M9MODE_EN':           291,
        'CSGIN_EXT':           293,
        'IRBY_PRAD1AL_4':      294,
        'IRNS_PRAD1AL_4':      295,
        'IRNS_IREG1AL_4':      296,
        'IRBY_IREG1AL_4':      297,
        'IRBY_IREG1BL_6':      298,
        'IRBY_PRAD1BL_6':      299,
        'IRNS_IREG1BL_6':      300,
        'CIR_BYPH_1':          301,
        'CIR_BYPH_0':          302,
        'ALU_EN':              303,
        'OR2CIB_EN1L_2':       304,
        'OR2CIB_EN1L_3':       305,
        'IRNS_PRAD1BL_6':      306,
        'AIRMUX1_SEL_1':       307,
        'IRBY_PRAD1AH_5':      308,
        'IRNS_PRAD1AH_5':      309,
        'IRBY_IREG1AH_5':      310,
        'IRBY_IREG1BH_7':      311,
        'IRNS_IREG1BH_7':      312,
        'OREG1_BYPL_2':        313,
        'OREG1_BYPL_3':        314,
        'OREG1_NSH_3':         315,
        'OREG1_BYPH_3':        316,
        'PPREG1_BYPL_2':       317,
        'PPREG1_NSH_3':        318,
        'OREG1_NSL_2':         319,
        'PPREG1_BYPH_3':       320,
        'PPREG1_NSL_2':        321,
        'OR2CIB_EN1H_2':       322,
        'OR2CIB_EN1H_3':       323,
        'CSIGN_PRE':           324,
        'IRBY_PRAD1BH_7':      325,
        'IRNS_PRAD1BH_7':      326,
        'MATCH':               327,
        'MATCH_SHFEN':         328,
        'IRNS_IRMATCH_9':      329,
        'IRBY_IRMATCHH_9':     330,
        'IRNS_IRMATCHL_8':     331,
        'IRBY_IRMATCHL_8':     332,
        'MMC_DIS':             333,
        'OREG0_NSH_1':         334,
        'IRNS_IREG0AH_1':      335,
        'CSGINGIN_EXT':        336,
        'OREG1_BYPH_2':        337,
        'IRNS_IREG1AH_5':      338,
        'IRNS_IRMATCHH_9':     339,
        'RCISEL_0':            340,
        'RCISEL_1':            341,
        'RCISEL_2':            342,
        'RCISEL_3':            343,
        'AIRMUX0_0':           344,
        'AIRMUX0_1':           345,
        'ASIGN0':              346,
        'BSIGN0':              347,
        'OPCDDYN00':           348,
        'CLKMUX_IN1':          349,
        'CEMUX_IN0':           350,
        'CLKMUX_IN0':          351,
        'CEMUX_IN1':           352,
        'CLKMUX_IN3':          353,
        'CEMUX_IN2':           354,
        'CLKMUX_IN2':          355,
        'CEMUX_IN3':           356,
        'OPCDDYN05':           357,
        'OPCDDYN07':           358,
        'OPCDDYN08':           359,
        'OPCDDYN09':           360,
        'ASIGN1':              361,
        'BSIGN1':              362,
        'OPCDPA00':            363,
        'OPCDDYN10':           364,
        'OPCDPA10':            365,
        'OPCDDYN11':           366,
        'OPCDDYN12':           367,
        'OPCDDYN14':           368,
        'OPCDDYN16':           369,
        'OPCDPA11':            370,
        'OPCDDYN18':           371,
        'OPCDDYN19':           372,
        'OPCDDYN110':          373,
        'RSTGENMUX_ADDSUB0':   374,
        'MASK01_3':            375,
        'MASK01_1':            376,
        'MASK01_2':            377,
        'MASK01_5':            378,
        'MASK01_6':            379,
        'MASK01_11':           380,
        'MASK01_8':            381,
        'MASK01_13':           382,
        'MASK01_14':           383,
        'MASK01_0':            384,
        'MASK01_7':            385,
        'MASK01_4':            386,
        'MASK01_9':            387,
        'MASK01_10':           388,
        'MASK01_15':           389,
        'MASK01_12':           390,
        'MASK01_19':           391,
        'MASK01_17':           392,
        'MASK01_18':           393,
        'MASK01_16':           394,
        'MASK01_25':           395,
        'MASK01_26':           396,
        'MASK01_29':           397,
        'MASK01_28':           398,
        'MASK01_33':           399,
        'MASK01_34':           400,
        'MASK01_43':           401,
        'MASK01_40':           402,
        'MASK01_42':           403,
        'MASK01_27':           404,
        'MASK01_24':           405,
        'MASK01_31':           406,
        'MASK01_30':           407,
        'MASK01_35':           408,
        'MASK01_32':           409,
        'MASK01_37':           410,
        'MASK01_39':           411,
        'MASK01_36':           412,
        'MASK01_38':           413,
        'MASK01_41':           414,
        'MASK01_46':           415,
        'MASK01_51':           416,
        'MASK01_50':           417,
        'MASK01_53':           418,
        'MASK01_52':           419,
        'MASK01_47':           420,
        'MASK01_44':           421,
        'MASK01_45':           422,
        'MASK01_49':           423,
        'MASK01_48':           424,
        'MASK01_54':           425,
        'MASK01_20':           426,
        'MASK01_22':           427,
        'MASK01_21':           428,
        'MASK01_23':           429,
        'IRASHFEN_0':          430,
        'IRASHFEN_1':          431,
        'IRBSHFEN_0':          432,
        'IRBSHFEN_1':          433,
        'OPCD_6':              434,
        'OPCD_3':              435,
        'OPCD_10':             436,
        'OPCD_8':              437,
        'OPCD_7':              438,
        'OPCD_1':              439,
        'OPCDDYN_INV_0':       440,
        'OPCDDYN_INV_1':       441,
        'OPCDDYN_INV_2':       442,
        'OPCDDYN_INV_3':       443,
        'OPCDDYN_INV_4':       444,
        'OPCDDYN_INV_5':       445,
        'OPCDDYN_INV_6':       446,
        'OPCDDYN_INV_7':       447,
        'OPCDDYN_INV_8':       448,
        'OPCDDYN_INV_9':       449,
        'OPCDDYN_INV_10':      450,
        }

dsp_attrvals = {
        'UNKNOWN':          0,
        'EN':               1,
        'ENABLE':           2,
        '1':                3,
        'INV':              4,
        'DYN':              5,
        'BYN':              6,
        'SYNC':             7,
        'CEIN1':            8,
        'CEIN2':            9,
        'CEIN3':           10,
        'CLKIN1':          11,
        'CLKIN2':          12,
        'CLKIN3':          13,
        'RSTIN1':          14,
        'RSTIN2':          15,
        'RSTIN3':          16,
        'SRIAENABLE':      17,
        'SOURCEA1ENABLE':  18,
        'HSINSLENABLE':    19,
        'CRALUENABLE':     20,
        'INVHSINSL':       21,
        'SOURCEB1ENABLE':  22,
        }

# BSRAM
bsram_attrids = {
        'CEMUX_CEA':        0,
        'CEMUX_CEB':        1,
        'CLKMUX_CLKA':      2,
        'CLKMUX_CLKB':      3,
        'CSA2':             4,
        'CSA_0':            5,
        'CSA_1':            6,
        'CSA_2':            7,
        'CSB2':             8,
        'CSB_0':            9,
        'CSB_1':            10,
        'CSB_2':            11,
        'DBLWA':            12,
        'DBLWB':            13,
        'GSR':              14,
        'MODE':             15,
        'OUTREG_ASYNC':     16,
        'OUTREG_CEA':       17,
        'OUTREG_CEB':       18,
        'PORTB_IBEH':       19,
        'REGSET_RSTA':      20,
        'REGSET_RSTB':      21,
        'REGSET_WEB':       22,
        'SYNC':             23,
        'WEMUX_WEA':        24,
        'WEMUX_WEB':        25,
        'DPA_DATA_WIDTH':   26,
        'DPB_DATA_WIDTH':   27,
        'DPA_BEHB':         28,
        'DPA_BELB':         29,
        'DPA_MODE':         30,
        'DPA_REGMODE':      31,
        'DPB_BEHB':         32,
        'DPB_BELB':         33,
        'DPB_MODE':         34,
        'DPB_REGMODE':      35,
        'SDPA_DATA_WIDTH':  36,
        'SDPB_DATA_WIDTH':  37,
        'SDPA_BEHB':        38,
        'SDPA_BELB':        39,
        'SDPA_MODE':        40,
        'SDPA_REGMODE':     41,
        'SDPB_BEHB':        42,
        'SDPB_BELB':        43,
        'SDPB_MODE':        44,
        'SDPB_REGMODE':     45,
        'SPA_DATA_WIDTH':   46,
        'SPB_DATA_WIDTH':   47,
        'SPA_BEHB':         48,
        'SPA_BELB':         49,
        'SPB_BEHB':         50,
        'SPB_BELB':         51,
        'SPA_MODE':         52,
        'SPA_REGMODE':      53,
        'SPB_MODE':         54,
        'SPB_REGMODE':      55,
        'ROMA_DATA_WIDTH':  56,
        'ROMB_DATA_WIDTH':  57,
        'ROM_DATA_WIDTH':   58,
        'ROM_PORTA_BEHB':   59,
        'ROM_PORTA_BELB':   60,
        'ROMA_REGMODE':     61,
        'ROMB_REGMODE':     62,
        'PORTB_BELB':       63,
        'PORTA_MODE':       64,
        'PORTB_MODE':       65,
        'PORTB_BEHB':       66
    }

bsram_attrvals = {
        'UNKNOWN':          0,
        'INV':              1,
        'ENABLE':           2,
        'SET':              3,
        'X36':              4,
        '1':                5,
        '2':                6,
        '4':                7,
        '9':                8,
        '16':               9,
        'RBW':              10,
        'WT':               11,
        'OUTREG':           12,
        'DISABLE':          13,
        'RESET':            14
    }

# slice
cls_attrids = {
        'MODE':             0,
        'REGMODE':          1,
        'SRMODE':           2,
        'GSR':              3,
        'LSRONMUX':         4,
        'CEMUX_1':          5,
        'CEMUX_CE':         6,
        'CLKMUX_1':         7,
        'CLKMUX_CLK':       8,
        'LSR_MUX_1':        9,
        'LSR_MUX_LSR':      10,
        'REG0_SD':          11,
        'REG1_SD':          12,
        'REG0_REGSET':      13,
        'REG1_REGSET':      14,
        'ALU_CIN_MUX':      15,
        'MODE_5A_0':        16,
        'MODE_5A_1':        17,
    }

cls_attrvals = {
        'UNKNOWN':              0,
        '0':                    1,
        '1':                    2,
        'SIG':                  3,
        'INV':                  4,
        'ENGSR':                5,
        'DISGSR':               6,
        'LSRMUX':               7,
        'LUT':                  8,
        'LOGIC':                9,
        'ALU':                  10,
        'SSRAM':                11,
        'FF':                   12,
        'LATCH':                13,
        'ASYNC':                14,
        'LSR_OVER_CE':          15,
        'SET':                  16,
        'RESET':                17,
        'ALU_5A_CIN_VCC':       18,
        'ALU_5A_CIN_GND':       19,
        'ALU_5A_CIN_LOGIC':     20,
        'ALU_5A_CIN_COUT':      21,
    }

# DCS
# just quadrant index
dcs_attrids = {
        '1':                1,
        '2':                0,
        '3':                2,
        '4':                3,
        }
# There are no combinations here since the DCS primitive has only one
# parameter, so by specifying the value of this parameter and generating the
# image it is easy to find the number in this table.
dcs_attrvals = {
        'UNKNOWN':          0,
        'FALLING':          1,
        'RISING':           2,
        'CLK0':             3,
        'CLK1':             4,
        'CLK2':             5,
        'CLK3':             6,
        'CLK0_VCC':        13,
        'CLK1_VCC':        14,
        'CLK2_GND':        15,
        'CLK2_VCC':        16,
        'CLK3_VCC':        17,
        'CLK0_GND':        18,
        'CLK1_GND':        19,
        'CLK3_GND':        20,
        'GND':             21,
        'VCC':             22,
        }

# DLLDLY
dlldly_attrids = {
        'ENABLED':          0,
        'LOADN':            2,
        'SIGN':             3,
        'MODE':             4,
        'ADJ0':             5,
        'ADJ1':             6,
        'ADJ2':             7,
        'ADJ3':             8,
        'ADJ4':             9,
        'ADJ5':            10,
        'ADJ6':            11,
        'ADJ7':            12,
    }

dlldly_attrvals = {
        'UNKNOWN':          0,
        'ENABLE':           1,
        'NORMAL':           3,
        '1':                4,
        'NEG':              5,
        }

# DLL
dll_attrids = {
        'CLKSEL':           0,
        'CODESCAL':         1,
        'CODESCALEN':       2,
        'DIVSEL':           3,
        'FORCE':            4,
        'GSR':              5,
        'ROSC':             6,
        'ROUNDOFF':         7,
        'RSTPOL':           8,
        'CLKMUX_SYSCLK':    9
    }

dll_attrvals = {
        'UNKNOWN':          0,
        'HECLK0':           1,
        'HECLK1':           2,
        'HECLK2':           3,
        'HECLK3':           4,
        'SYSCLK':           5,
        'POS_22':           6,
        'POS_33':           7,
        'POS_44':           8,
        'NEG_11':           9,
        'NEG_22':           10,
        'NEG_33':           11,
        'NEG_44':           12,
        'ENABLE':           13,
        'FAST':             14,
        'DISABLE':          15,
        'NOINV':            16,
        'POS_11':           17,
        'INV':              18
        }

# PLL
pll_attrids = {
        'BYPCK':                  0,
        'BYPCKDIV':               1,
        'BYPCKPS':                2,
        'CLKOUTDIV3':             3,
        'CLKOUTDIV3SEL':          4,
        'CLKOUTDIV':              5,
        'CLKOUTDIVSEL':           6,
        'CLKOUTPS':               7,
        'CRIPPLE':                8,
        'DUTY':                   9,
        'DUTYSEL':                10,
        'DPSEL':                  11,
        'FBSEL':                  12,
        'FDIV':                   13,
        'FDIVSEL':                14,
        'FDLYPWD':                15,
        'FLDCOUNT':               16,
        'FLOCK':                  17,
        'FLTOP':                  18,
        'GMCGAIN':                19,
        'GMCMODE':                20,
        'GMCOUT':                 21,
        'GMCVREF':                22,
        'ICPSEL':                 23,
        'IDIV':                   24,
        'IDIVSEL':                25,
        'INSEL':                  26,
        'IRSTEN':                 27,
        'KVCO':                   28,
        'LPR':                    29,
        'ODIV':                   30,
        'ODIVSEL':                31,
        'OPDLY':                  32,
        'OSDLY':                  33,
        'PASEL':                  34,
        'PDN':                    35,
        'PHASE':                  36,
        'PLOCK':                  37,
        'PSDLY':                  38,
        'PWDEN':                  39,
        'RSTEN':                  40,
        'RSTLF':                  41,
        'SDIV':                   42,
        'SELIN':                  43,
        'SFTDLY':                 44,
        'SRSTEN':                 45,
        'CLKMUX_CLKIN2':          46,
        'CLKMUX_CLKIN1':          47,
        'CLKMUX_CLKFB0':          48,
        'PLLVCC0':                49,
        'PLLVCC0_BYPASS':         50,
        'PLLVCC0_TRIM0':          51,
        'PLLVCC0_TRIM1':          52,
        'PLLVCC1':                53,
        'PLLVCC1_BYPASS':         54,
        'PLLVCC1_TRIM0':          55,
        'PLLVCC1_TRIM1':          56,
        'VCOBIAS_EN_D':           57,
        'VCOBIAS_EN_U':           58,
        'DIVA':                   59,
        'DIVB':                   60,
        'DIVC':                   61,
        'DIVD':                   62,
        'DPAEN':                  63,
        'DUTY_TRIM_A':            64,
        'DUTY_TRIM_B':            65,
        'ICPDYN_SEL':             66,
        'LPR_SEL':                67,
        'INTFB':                  68,
        'MON':                    69,
        'CKA':                    70,
        'CKB':                    71,
        'CKC':                    72,
        'CKD':                    73,
        'CKA_OUT':                74,
        'CKB_OUT':                75,
        'CKC_OUT':                76,
        'CKD_OUT':                77,
        'CKA_IN':                 78,
        'CKB_IN':                 79,
        'CKC_IN':                 80,
        'CKD_IN':                 81,
        'PSA_COARSE':             82,
        'PSB_COARSE':             83,
        'PSC_COARSE':             84,
        'PSD_COARSE':             85,
        'PSA_FINE':               86,
        'PSB_FINE':               87,
        'PSC_FINE':               88,
        'PSD_FINE':               89,
        'DTA_SEL':                90,
        'DTB_SEL':                91,
        'PSA_SEL':                92,
        'PSB_SEL':                93,
        'PSC_SEL':                94,
        'PSD_SEL':                95,
        'DIVA_SEL':               96,
        'DIVB_SEL':               97,
        'DIVC_SEL':               98,
        'DIVD_SEL':               99,
        'DTMS_ENA':               100,
        'DTMS_ENB':               101,
        'DTMS_ENC':               102,
        'DTMS_END':               103,
        'VCCREG_TRIM0':           104,
        'VCCREG_TRIM1':           105,
        'PLLREG0':                106,
        'A_IDIV_SEL':             109,
        'A_FBDIV_SEL':            110,
        'A_ICP_SEL':              111,
        'A_LPF_RES_SEL':          112,
        'A_MDIV_SEL':             113,
        'A_ODIV0_SEL':            114,
        'A_ODIV1_SEL':            115,
        'A_ODIV2_SEL':            116,
        'A_ODIV3_SEL':            117,
        'A_ODIV4_SEL':            118,
        'A_ODIV5_SEL':            119,
        'A_ODIV6_SEL':            120,
        'A_RESET_I_EN':           121,
        'A_RESET_EN':             122,
        'A_RESET_O_EN':           123,
        'A_DYN_ICP_SEL':          126,
        'A_DYN_LPF_SEL':          129,
        'A_MDIV_FRAC_SEL':        139,
        'A_ODIV0_FRAC_SEL':       140,
        'A_CLKOUT0_DT_DIR':       142,
        'A_CLKOUT0_DT_STEP':      143,
        'A_CLKOUT1_DT_DIR':       145,
        'A_CLKOUT1_DT_STEP':      146,
        'A_CLKOUT2_DT_DIR':       148,
        'A_CLKOUT2_DT_STEP':      149,
        'A_CLKOUT3_DT_DIR':       151,
        'A_CLKOUT3_DT_STEP':      152,
        'A_CLKOUT0_EN':           153,
        'A_CLKOUT1_EN':           154,
        'A_CLKOUT2_EN':           155,
        'A_CLKOUT3_EN':           156,
        'A_CLKOUT4_EN':           157,
        'A_CLKOUT5_EN':           158,
        'A_CLKOUT6_EN':           159,
        'A_CLK1_IN_SEL':          163,
        'A_CLKFBOUT_PE_COARSE':   174,
        'A_CLKFBOUT_PE_FINE':     175,
        'A_CLKOUT0_PE_COARSE':    176,
        'A_CLKOUT0_PE_FINE':      177,
        'A_CLKOUT1_PE_COARSE':    178,
        'A_CLKOUT1_PE_FINE':      179,
        'A_CLKOUT2_PE_COARSE':    180,
        'A_CLKOUT2_PE_FINE':      181,
        'A_CLKOUT3_PE_COARSE':    182,
        'A_CLKOUT3_PE_FINE':      183,
        'A_CLKOUT4_PE_COARSE':    184,
        'A_CLKOUT4_PE_FINE':      185,
        'A_CLKOUT5_PE_COARSE':    186,
        'A_CLKOUT5_PE_FINE':      187,
        'A_CLKOUT6_PE_COARSE':    188,
        'A_CLKOUT6_PE_FINE':      189,
        'A_DYN_DPA_EN':           190,
        'A_DYN_PE0_SEL':          191,
        'A_DYN_PE1_SEL':          192,
        'A_DYN_PE2_SEL':          193,
        'A_DYN_PE3_SEL':          194,
        'A_DYN_PE4_SEL':          195,
        'A_DYN_PE5_SEL':          196,
        'A_DYN_PE6_SEL':          197,
        'A_DE0_EN':               198,
        'A_DE1_EN':               199,
        'A_DE2_EN':               200,
        'A_DE3_EN':               201,
        'A_DE4_EN':               202,
        'A_DE5_EN':               203,
        'A_DE6_EN':               204,
        'A_SSC_EN':               207,
        'A_CLKIN_SEL':            208,
        'A_CLKFB_SEL':            209,
        'A_GMC_SEL':              212,
        'A_VR_EN':                213,
    }
pll_attrvals = {
        'UNKNOWN':          0,
        'FALSE':            0,
        'BYPASS':           1,
        'DISABLE':          2,
        'ENABLE':           3,
        'CLKOUTPS':         4,
        'C1':               5,
        'C2':               6,
        'C3':               7,
        'DYN':              8,
        'PWD':              9,
        'CLKFB0':           10,
        'CLKFB1':           11,
        'CLKFB2':           12,
        'CLKFB3':           13,
        'CLKFB4':           14,
        'CLKFN0':           15,
        'FORCE0':           16,
        'FORCE1':           17,
        'CLKIN0':           18,
        'CLKIN1':           19,
        'CLKIN2':           20,
        'CLKIN3':           21,
        'CLKIN4':           22,
        'R1':               23,
        'R2':               24,
        'R3':               25,
        'R4':               26,
        'R5':               27,
        'R6':               28,
        'R7':               29,
        'RESET':            30,
        'INV':              31,
        '0':                32,
        'P0':               33,
        'P50':              34,
        'P100':             35,
        'P200':             36,
        'M0':               37,
        'M50':              38,
        'M100':             39,
        'M200':             40,
        'CKB':              41,
        'CKC':              42,
        'CKD':              43,
        'VSO':              44,
        'CASCADE':          45,
        'ICLK':             46,
        'FCLK':             47,
        'CLKOUT':           48,
        'TRUE':             50,
        'A_BYPASS':         51,
    }

#OSCillator
osc_attrids = {
        'MCLKCIB':          0,
        'NORMAL':           1,
        'POWER_SAVE':       2,
        'USERPOWER_SAVE':   3,
        'MCLKCIB_EN':       4,
        'TRIM':             5,
        'OSCREG':           6, # I guess it is REGULATOR_EN
        'MCK2PLL':          7,
        'USED_FLAG':        10
    }

osc_attrvals = {
        'UNKNOWN':          0,
        'ENABLE':           1,
        'ON':               2
    }

# config
cfg_attrids = {
        'DONE_AS_GPIO':     0,
        'GWD':              1,
        'GSR':              2,
        'GOE':              3,
        'DONE':             4,
        'JTAG_AS_GPIO':     6,
        'READY_AS_GPIO':    7,
        'MSPI_AS_GPIO':     8,
        'RECONFIG_AS_GPIO': 9,
        'SSPI_AS_GPIO':     10,
        'POWERSAVE':        16,
        'I2C_AS_GPIO':      20,
        'JTAG_EN':          21,
        'POR':              24, # power on reset
        'CPU_AS_GPIO':      28,
    }

cfg_attrvals = {
        'UNKNOWN':          0,
        'YES':              1,
        'ACTIVE_LOW':       2,
        'F0':               3,
        'F1':               4,
        'F2':               5,
        'F3':               6,
        'UNUSED':           7,
        'USED':             8,
        'FALSE':            9
    }

# global set/reset
gsr_attrids = {
        'GSRMODE':          0,
        'SYNCMODE':         1,
    }

gsr_attrvals = {
        'UNKNOWN':          0,
        'ACTIVE_LOW':       1,
        'SYNC':             2,
    }

# HCLK
hclk_attrids = {
        'BK00DIV2_RST':     0,
        'BK01DIV2_RST':     1,
        'BK0MUX0_OUTSEL':   2,
        'BK0MUX1_OUTSEL':   3,
        'BK10DIV2_RST':     4,
        'BK11DIV2_RST':     5,
        'BK1MUX0_OUTSEL':   6,
        'BK1MUX1_OUTSEL':   7,
        'BRGMUX0_BRGOUT':   8,
        'BRGMUX0_INSEL':    9,
        'BRGMUX1_BRGOUT':  10,
        'BRGMUX1_INSEL':   11,
        'BRGMUX0_BRGSTOP': 12,
        'BRGMUX1_BRGSTOP': 13,
        'HCLKDIV0_DIV':    14,
        'HCLKDIV0_RST':    15,
        'HCLKDIV1_DIV':    16,
        'HCLKDIV1_RST':    17,
        'HSB0MUX0_HSTOP':  18,
        'HSB0MUX1_HSTOP':  19,
        'HSB1MUX0_HSTOP':  20,
        'HSB1MUX1_HSTOP':  21,
        'HCLKDCS0_SEL':    22,
        'HCLKDCS1_SEL':    23,
        'DCC0':            24,
        'DCC1':            25,
        'DLYMUX':          26,
        'HCLKDIV_DIV':     27,
        'HCLKDIV_RST':     28,
    }

hclk_attrvals = {
        'UNKNOWN':          0,
        'DIVCIBRST2':       1,
        'DIVCIBRST3':       2,
        'DIV2':             3,
        'DIVCIBRST0':       4,
        'DIVCIBRST1':       5,
        'DIVCIBRST4':       6,
        'DIVCIBRST5':       7,
        'ENABLE':           8,
        'BRGCIBSEL0':       9,
        'BRGCIBSEL1':      10,
        'BRGCIBSTOP0':     11,
        'BRGCIBSTOP1':     12,
        '2':               13,
        '3.5':             14,
        '4':               15,
        '5':               16,
        'HCLKCIBSTOP0':    17,
        'HCLKCIBSTOP1':    18,
        'HCLKCIBSTOP2':    19,
        'HCLKCIBSTOP3':    20,
        'HCLKBK10':        21,
        'HCLKBK11':        22,
        '8':               23,
        'DIVCIBRST':       24,
        'NEG_80':          25,
        '80':              26,
    }


# iologic
iologic_attrids = {
        'INMODE':                   0,
        'OUTMODE':                  1,
        'SRMODE':                   2,
        'CLKIDDRMUX':               3,
        'DELMUX':                   4,
        'GSR':                      5,
        'TSHX':                     6,
        'MARGINTEST':               7,
        'CEMUX_CE':                 8,
        'CEIMUX_1':                 9,
        'CEOMUX_1':                10,
        'CLKMUX_CLK':              11,
        'CLKIMUX_1':               12,
        'CLKIMUX_CLK':             13,
        'CLKOMUX_1':               14,
        'CLKOMUX_CLK':             15,
        'CLKIDDRMUX_CLKIDDR':      16,
        'CLKODDRMUX_CLKODDR':      17,
        'CLKODDRMUX_CLKOMUX':      18,
        'LSRMUX_LSR':              19,
        'LSRIMUX_0':               20,
        'LSROMUX_0':               21,
        'TSMUX_1':                 22,
        'TSMUX_TS':                23,
        'FF_INREGMODE':            24,
        'IREG_INREGMODE':          25,
        'IREG_REGSET':             26,
        'OREG_OUTREGMODE':         27,
        'OREG_REGSET':             28,
        'TREG_INREGMODE':          29,
        'TREG_OUTREGMODE':         30,
        'TREG_REGSET':             31,
        'DELAY_DEL0':              32,
        'DELAY_DEL1':              33,
        'DELAY_DEL2':              34,
        'DELAY_DEL3':              35,
        'DELAY_DEL4':              36,
        'DELAY_DEL5':              37,
        'DELAY_DEL6':              38,
        'IMON':                    39,
        'IMON_CENTSEL':            40,
        'IMON_SDR':                41,
        'ISIDEL':                  42,
        'IMARG':                   43,
        'UPDATE':                  44,
        'INDEL':                   45,
        'OUTDEL':                  46,
        'FIFO':                    47,
        'SGMII':                   48,
        'ISI':                     49,
        'CEIOMUX_CE':              50,
        'ECLKMUX_CLK':             51,
        'CLKODDRMUX_ECLK':         52,
        'CLKODDRMUX_WRCLK':        53,
        'CLKIDDRMUX_ECLK':         54,
        'CLKODDRMUX_WRCLKCLKODDR': 55,
        'CLKIMUX':                 56,
        'CLKOMUX':                 57,
        'OUTCLK':                  58,
        'OUTSEL0':                 59,
        'OUTSEL1':                 60,
        'DYNAMICCIBCONTROL':       61,
        'IODELAY_CIB':             62,
        'DELAYCHAIN':              63,
        'DLYMUX_MUX0':             64,
        'DLYMUX_MUX1':             65,
        'INDEL_0':                 66,
        'INDEL_1':                 67,
        'IMON_CENTSEL_0':          68,
        'IMON_CENTSEL_1':          69,
        'IOLOGIC_UNKNOWN74':       74,
        'IOLOGIC_UNKNOWN77':       77,
        'IOLOGIC_UNKNOWN78':       78,
        'IOLOGIC_UNKNOWN79':       79,
        'IOLOGIC_UNKNOWN82':       82,
        'IOLOGIC_UNKNOWN83':       83,
        'IOLOGIC_UNKNOWN84':       84,
        'IOLOGIC_UNKNOWN85':       85,
        'IOLOGIC_UNKNOWN86':       86,
        'IOLOGIC_UNKNOWN87':       87,
        'IOLOGIC_UNKNOWN88':       88,
        'IOLOGIC_UNKNOWN89':       89,
        'IOLOGIC_UNKNOWN90':       90,
        'IOLOGIC_UNKNOWN91':       91,
        'IOLOGIC_UNKNOWN92':       92,
        'IOLOGIC_UNKNOWN93':       93,
        'IOLOGIC_UNKNOWN95':       95,
        'IOLOGIC_UNKNOWN97':       97,
        'IOLOGIC_UNKNOWN98':       98,
        'IOLOGIC_UNKNOWN99':       99,
        'IOLOGIC_UNKNOWN100':      100,
        'IOLOGIC_UNKNOWN101':      101,
        'IOLOGIC_UNKNOWN102':      102,
        'IOLOGIC_UNKNOWN103':      103,
        'IOLOGIC_UNKNOWN104':      104,
        'IOLOGIC_UNKNOWN105':      105,
        'IOLOGIC_UNKNOWN106':      106,
        'IOLOGIC_UNKNOWN107':      107,
        'IOLOGIC_UNKNOWN108':      108,
        'IOLOGIC_UNKNOWN109':      109,
        'IOLOGIC_UNKNOWN110':      110,
        'IOLOGIC_UNKNOWN111':      111,
        'IOLOGIC_UNKNOWN112':      112,
        'IOLOGIC_UNKNOWN113':      113,
        'IOLOGIC_UNKNOWN114':      114,
        'IOLOGIC_UNKNOWN115':      115,
        'IOLOGIC_UNKNOWN116':      116,
        'IOLOGIC_UNKNOWN118':      118,
        'IOLOGIC_UNKNOWN119':      119,
        'IOLOGIC_UNKNOWN120':      120,
        'IOLOGIC_UNKNOWN121':      121,
        'IOLOGIC_UNKNOWN122':      122,
        'IOLOGIC_UNKNOWN123':      123,
        'IOLOGIC_UNKNOWN124':      124,
        'IOLOGIC_UNKNOWN125':      125,
        'IOLOGIC_UNKNOWN126':      126,
        'IOLOGIC_UNKNOWN127':      127,
        'IOLOGIC_UNKNOWN128':      128,
        'IOLOGIC_UNKNOWN129':      129,
        'IOLOGIC_UNKNOWN130':      130,
        'IOLOGIC_UNKNOWN135':      135,
        'IOLOGIC_UNKNOWN136':      136
    }

iologic_attrvals = {
        'UNKNOWN':              0,
        '0':                    1,
        '1':                    2,
        'INV':                  3,
        'SIG':                  4,
        'IDDR_ODDR':            5,
        'IDDR_OREG':            6,
        'IREG_ODDR':            7,
        'IREG_OREG':            8,
        'IDDRX1':               9,
        'IDDRX2':              10,
        'IDDRX4':              11,
        'IDDRX5':              12,
        'ODDRX1':              13,
        'ODDRX2':              14,
        'ODDRX4':              15,
        'ODDRX5':              16,
        'ODDRX7':              17,
        'ODDRXN':              18,
        'MIDDRX1':             19,
        'MIDDRX2':             20,
        'MIDDRX4':             21,
        'MODDRX1':             22,
        'MODDRX2':             23,
        'MODDRX4':             24,
        'MODDRX21':            25,
        'MODDRX22':            26,
        'MODDRXN':             27,
        'MOSHX20':             28,
        'MOSHX22':             29,
        'MOSHX4':              30,
        'MTSHX21':             31,
        'MTSHX22':             32,
        'MTSHX4':              33,
        'MTXHX21':             34,
        'MTXHX1':              35,
        'DDRENABLE':           36,
        'CDRCLK':              37,
        'ECLK0':               38,
        'ECLK1':               39,
        'NEXTCLK':             40,
        'DQSW':                41,
        'DQSW270':             42,
        'DLY':                 43,
        'DQR90':               44,
        'ENGSR':               45,
        'DISGSR':              46,
        'EDGE':                47,
        'FIFO':                48,
        'OREG':                49,
        'VIDEORX':             50,
        'ASYNC':               51,
        'LSR_OVER_CE':         52,
        'FF':                  53,
        'LATCH':               54,
        'SET':                 55,
        'RESET':               56,
        'MTSH1':               57,
        'MTSH2':               58,
        'MTSH4':               59,
        'TREG':                60,
        'ENABLE':              61,
        'SAME':                62,
        '25PS':                63,
        '50PS':                64,
        '100PS':               65,
        'ONE':                 66,
        'IDDRX8':              67,
        'ODDRX8':              68,
        'DIRECTIONB':          69,
        'MOVEB':               70,
        'MONDISLIVEA0':        71,
        'MONDISLIVEA1':        72,
}

# num -> attr name
iologic_num2val = {v: k for k, v in iologic_attrvals.items()}
iob_num2val = {v: k for k, v in iob_attrvals.items()}

