
**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
.INC "e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028_decoder_test\1\1_profile.inc" 
* Local Libraries :

**** INCLUDING 1_profile.inc ****
.STMLIB ".\1.stl" 

**** RESUMING 1.cir ****
.LIB "e:/local/college/classes/2021bf/ecen4013/ecen4013/adc/pspice/models/cd4066-cd4060/cd4066b.lib" 
.LIB "e:/local/college/classes/2021bf/ecen4013/ecen4013/adc/pspice/models/cd4000.lib" 
.STMLIB "../../../adc-PSpiceFiles/ADC.stl" 
* From [PSPICE NETLIST] section of C:\Users\colli\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:
.lib "E:\local\college\microg\saver2021\signals\pspice\models\Q50a02ch.lib" 
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 15m 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\cd4028_decoder_test.net" 



**** INCLUDING cd4028_decoder_test.net ****
* source ADC
X_IC10          N84341 0 0 0 N84411 N84393 N84401 N84389 N84397 N84415 N84634
+  N84642 N84630 N84638 CD4028B PARAMS: IO_LEVEL=0 MNTYMXDLY=0
V_V1         N84341 0 5
** Floating/unmodeled pin fixups **
R__UC0001   N84634  0   {1/GMIN}
R__UC0002   N84642  0   {1/GMIN}
R__UC0003   N84630  0   {1/GMIN}
R__UC0004   N84638  0   {1/GMIN}

**** RESUMING 1.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node 0
*
* Moving X_IC10.UBUF:IN4 from analog node 0 to new digital node 0$AtoD
X$0_AtoD1
+ 0
+ 0$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC10.UBUF:IN3 from analog node 0 to new digital node 0$AtoD2
X$0_AtoD2
+ 0
+ 0$AtoD2
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC10.UBUF:IN2 from analog node 0 to new digital node 0$AtoD3
X$0_AtoD3
+ 0
+ 0$AtoD3
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N84341
*
* Moving X_IC10.UBUF:IN1 from analog node N84341 to new digital node N84341$AtoD
X$N84341_AtoD1
+ N84341
+ N84341$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N84634
*
* Moving X_IC10.UO:OUT7 from analog node N84634 to new digital node N84634$DtoA
X$N84634_DtoA1
+ N84634$DtoA
+ N84634
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node N84642
*
* Moving X_IC10.UO:OUT8 from analog node N84642 to new digital node N84642$DtoA
X$N84642_DtoA1
+ N84642$DtoA
+ N84642
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node N84630
*
* Moving X_IC10.UO:OUT9 from analog node N84630 to new digital node N84630$DtoA
X$N84630_DtoA1
+ N84630$DtoA
+ N84630
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node N84638
*
* Moving X_IC10.UO:OUT10 from analog node N84638 to new digital node N84638$DtoA
X$N84638_DtoA1
+ N84638$DtoA
+ N84638
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$CD4000_PWR 0 CD4000_PWR


**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     Diode MODEL PARAMETERS


******************************************************************************




               D74CLMP         
          IS    1.000000E-15 
          RS    2            
         CJO    2.000000E-12 


**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN4000B        
      S0NAME 0               
       S0TSW   15.000000E-09 
       S0RLO    1            
       S0RHI   80.000000E+03 
      S1NAME 1               
       S1TSW   15.000000E-09 
       S1RLO   40.000000E+03 
       S1RHI    1            
      S2NAME X               
       S2TSW   15.000000E-09 
       S2RLO  800            
       S2RHI  800            
      S3NAME R               
       S3TSW   15.000000E-09 
       S3RLO  800            
       S3RHI  800            
      S4NAME F               
       S4TSW   15.000000E-09 
       S4RLO  800            
       S4RHI  800            
      S5NAME Z               
       S5TSW   15.000000E-09 
       S5RLO    1.000000E+06 
       S5RHI    1.000000E+06 


**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO4000B         
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI     .5          
       S0VLO    -.5          
      S1NAME 0               
       S1VHI    -.5          
       S1VLO   -3            
      S2NAME R               
       S2VHI     .05         
       S2VLO    -.5          
      S3NAME R               
       S3VHI     .5          
       S3VLO    -.05         
      S4NAME X               
       S4VHI     .5          
       S4VLO    -.5          
      S5NAME 1               
       S5VHI    3            
       S5VLO     .5          
      S6NAME F               
       S6VHI     .5          
       S6VLO    -.05         
      S7NAME F               
       S7VHI     .05         
       S7VLO    -.5          


**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_CD4028B       D0_GATE         
      TPLHMN   70.000000E-09    0            
      TPLHTY  175.000000E-09    0            
      TPLHMX  350.000000E-09    0            
      TPHLMN   70.000000E-09    0            
      TPHLTY  175.000000E-09    0            
      TPHLMX  350.000000E-09    0            


**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_4000B        
        DRVL    1.443000E+03 
        DRVH    1.443000E+03 
       AtoD1 AtoD_4000B      
       AtoD2 AtoD_4000B_NX   
       AtoD3 AtoD_4000B      
       AtoD4 AtoD_4000B_NX   
       DtoA1 DtoA_4000B      
       DtoA2 DtoA_4000B      
       DtoA3 DtoA_4000B      
       DtoA4 DtoA_4000B      
    DIGPOWER CD4000_PWR      
      TSWHL1    7.720000E-09 
      TSWHL2    7.860000E-09 
      TSWHL3    9.710000E-09 
      TSWHL4    9.630000E-09 
      TSWLH1    7.560000E-09 
      TSWLH2    7.400000E-09 
      TSWLH3    9.410000E-09 
      TSWLH4    9.240000E-09 
       TPWRT  100.000000E+03 


**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(N84341)    5.0000 (N84630)     .0411 (N84634)     .0411 (N84638)     .0411     

(N84642)     .0411 ($G_CD4000_VDD)    5.0000                                    

($G_CD4000_VSS)    0.0000             (X$0_AtoD1.NORM)   -1.2500                

(X$0_AtoD2.NORM)   -1.2500            (X$0_AtoD3.NORM)   -1.2500                

(X$N84341_AtoD1.NORM)    1.2500       (X$N84630_DtoA1.DRVGND)     .0411         

(X$N84630_DtoA1.DRVPWR)    4.9692     (X$N84634_DtoA1.DRVGND)     .0411         

(X$N84634_DtoA1.DRVPWR)    4.9692     (X$N84638_DtoA1.DRVGND)     .0411         

(X$N84638_DtoA1.DRVPWR)    4.9692     (X$N84642_DtoA1.DRVGND)     .0411         

(X$N84642_DtoA1.DRVPWR)    4.9692     (X$N84630_DtoA1.X1.DRVN)     .0015        

(X$N84630_DtoA1.X1.DRVP)     .0020    (X$N84634_DtoA1.X1.DRVN)     .0015        

(X$N84634_DtoA1.X1.DRVP)     .0020    (X$N84638_DtoA1.X1.DRVN)     .0015        

(X$N84638_DtoA1.X1.DRVP)     .0020    (X$N84642_DtoA1.X1.DRVN)     .0015        

(X$N84642_DtoA1.X1.DRVP)     .0020    (X$0_AtoD1.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD2.XNORM.THRESHOLD)    1.5000 (X$0_AtoD3.XNORM.THRESHOLD)    1.5000     

(X$N84341_AtoD1.XNORM.THRESHOLD)    1.5000               



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(X_IC10.CB) : 1    (N84630$DtoA) : 0  (  N84397) : 0     (X_IC10.DB) : 1        

(X_IC10.T0) : 0    (N84634$DtoA) : 0  (X_IC10.T5) : 0    (X_IC10.T6) : 0        

( 0$AtoD3) : 0     (N84638$DtoA) : 0  (N84341$AtoD) : 1  (X_IC10.AF) : 1        

(X_IC10.T1) : 1    (  N84411) : 0     (X_IC10.T2) : 0    (  0$AtoD) : 0         

(X_IC10.BF) : 0    (  N84401) : 0     (X_IC10.AB) : 0    (N84642$DtoA) : 0      

(X_IC10.CF) : 0    (  N84415) : 0     (X_IC10.T3) : 0    (  N84393) : 1         

(X_IC10.BB) : 1    (X_IC10.DF) : 0    (X_IC10.T4) : 1    (  N84389) : 0         

( 0$AtoD2) : 0     




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -5.001E-08
    X$CD4000_PWR.VVDD  -2.516E-04
    X$CD4000_PWR.VVSS  -5.100E-06

    TOTAL POWER DISSIPATION   1.26E-03  WATTS



          JOB CONCLUDED

**** 09/01/21 00:05:01 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4028_decoder_test-1"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\cd4028


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =         .94
  Total job time (using Solver 1)   =         .03
