<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!-- twReport.dtd -->

<!-- To make the tags short, the following abbreviations are used:
2         to
acc       accuracy
act       actual
approx    approximated
clk       clock
cmd       command
cnt       count
comp      component
conn      connection
const     constraint
cov       coverage
ded       dedicated
dest      destination
del       delay
det       detailed
err       error
est       estimated
exec      executable
fan       fanout
foot      footer
freq      frequency
ghz       gigahertz
grp       group
H         hold
head      header
hz        hertz
in        input
indet     indeterminate
info      information
log       logic
lvl       level
msec      milliseconds
mac       macro
max       maximum
mhz       megahertz
min       minimum
mod       modular
nsec      nanoseconds
off       offset
out       output
psec      picoseconds
PCF       physical constraint file
pct       percent
per       period
perf      performance
phys      physical
proc      process
req       requested
res       resource
rpt       report
sec       seconds
sig       signal
src       source
stats     statistics
SU        setup
sum       summary
temp      temperature
usec      microseconds
ver       version
volt      voltage
warn      warning
-->

<!-- twReport: timing report, divided into major sections -->
<!ELEMENT twReport (twHead,
                    twWarn*,
                    twBody,
                    twSum,
                    twFoot)>

<!-- twHead = report header. Sample:
Xilinx TRACE, Version HEAD (HEAD)
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
Design file:              bus_int-pu2-1.ncd
Device,speed:             xc3190a,-5 (C  )
Report level:             error report, limited to 4096 items per constraint
-->
<!ELEMENT twHead (twExecVer?,
                  twCopyright,
                  twCmdLine?,
                  twDesign?,
                  twPCF?,
                  twDevInfo,
                  twRptInfo)>

<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr |
                              twVerbose |
                              twTerseErr |
                              twSum) #REQUIRED>
<!ATTLIST twRptInfo twTimeUnits (twPsec |
                                 twNsec |
                                 twUsec |
                                 twMsec |
                                 twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz |
                                 twMHz |
                                 twHz) "twMHz">
<!ELEMENT twItemLimit (#PCDATA)>
<!-- twUnconst - This is an unconstrained path report -->
<!ELEMENT twUnconst EMPTY>
<!-- twUnconstLimit - limited to this many items in the unconstrained path
report -->
<!ELEMENT twUnconstLimit (#PCDATA)>

<!-- twWarn = warning message. Sample:
WARNING:Timing - No timing constraints found, doing default enumeration.
-->
<!ELEMENT twWarn (#PCDATA)>

<!-- twBody = body of report, divided into major tagged sections -->
<!ELEMENT twBody (twDerating?,
                  (twSumRpt |
                   twVerboseRpt |
                   twErrRpt |
                   twTerseErrRpt),
                  twUnmetConstCnt?,
                  twNonDedClks?)>

<!-- twDerating = derating parameters (optional). Sample (invented):
Process: foobar
Temperature: 61 C
Voltage: 4.89 V
-->
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>

<!-- twSumRpt = summary report. Constraint list for all constraints -->
<!ELEMENT twSumRpt (twConstList, twDataSheet?)>

<!-- twErrRpt = error report. Constraint headers and paths for
     missed constraints, timegroups -->
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG)*, twDataSheet?, twTimeGrp*)>

<!-- twTerseErrRpt = terse error report. Constraint list for missed
     constraints -->
<!ELEMENT twTerseErrRpt (twConstList, twDataSheet?)>

<!-- twVerboseRpt = verbose report. Constraint headers and paths
     for all constraints, timegroups -->
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG)*, twDataSheet?, twTimeGrp*)>

<!-- twCycles = connections that contain loops. Sample:
1 circuit cycle found and disabled.

 ! Warning: The following connections close cycles, and some paths      !
 !          through these connections may not be analyzed.              !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! ================================  ================  ================ !
 ! kiwi_hst_mem/free_queue/empty_st  CLB.Y             CLB.F2           !
-->
<!ELEMENT twCycles (twSigConn+)>
<!-- twNum = the number of cycles in twCycles, e.g. 1 -->
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!-- twSigConn = signal connection.  Each one of these is an
entry in the cycle table above. -->
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!-- twSig = signal, e.g. kiwi_hst_mem/free_queue/empty_st -->
<!ELEMENT twSig (#PCDATA)>
<!-- twDriver = driver, e.g. CLB.Y -->
<!ELEMENT twDriver (#PCDATA)>
<!-- twLoad = load, e.g. CLB.F2 -->
<!ELEMENT twLoad (#PCDATA)>


<!-- twConst = constraint. If twConstType is twPathRpt (default),
     constraint will have zero or more twPathRpt children.
     If twConstType is twNetConst, constraint will have zero or
     more twNetRpt children.
 -->
<!ELEMENT twConst (twConstHead, (twPathRpt* | twNetRpt*))>
<!ATTLIST twConst twConstType (twPathConst |
                               twNetConst) "twPathConst">

<!-- twConstHead = constraint header. Sample:
Timing constraint: Default period analysis
 385234137 items analyzed, 0 timing errors detected.
 Minimum period is 209.426ns.
 Maximum delay is 224.825ns.
-->
<!ELEMENT twConstHead (twConstName,
                       twItemCnt, twErrCnt,
                       twMinPer?,
                       twMaxDel?,
                       twMaxFreq?,
                       twMaxNetDel?,
                       twMaxNetSkew?,
                       twMinOff?,
                       twMaxOff?)>
<!-- twConstName = constraint name, e.g. Default period analysis -->
<!ELEMENT twConstName (#PCDATA)>
<!-- twItemCnt = count of items analyzed, e.g. 385234137 -->
<!ELEMENT twItemCnt (#PCDATA)>
<!-- twErrCnt = timing errors detected, e.g. 0 -->
<!ELEMENT twErrCnt (#PCDATA)>
<!-- twMinPer = minimum period, e.g. 209.426ns -->
<!ELEMENT twMinPer (#PCDATA)>
<!-- twMaxDel = maximum delay, e.g. 224.825ns -->
<!ELEMENT twMaxDel (#PCDATA)>
<!-- twMaxFreq = maximum frequency, e.g. 99.9 MHz -->
<!ELEMENT twMaxFreq (#PCDATA)>
<!-- twMinOff = minimum offset -->
<!ELEMENT twMinOff (#PCDATA)>
<!-- twMaxOff = maximum offset -->
<!ELEMENT twMaxOff (#PCDATA)>

<!-- twTIG = TIG (Timespec Ignore), a type of constraint dealing with
     blocked paths -->
<!ELEMENT twTIG (twTIGHead, twPathRpt*)>
<!-- twTIGHead = TIG header. Sample:
Timing constraint: PATH "FROM PADS(`rst_n`) TO MYFF"  TIG ;
            2 paths instantiated, 2 paths blocked.
-->
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!-- twTIGName = TIG name, e.g. PATH "FROM PADS(`rst_n`) TO MYFF"  TIG ; -->
<!ELEMENT twTIGName (#PCDATA)>
<!-- twInstantiated = number of paths instantiated, e.g. 2 -->
<!ELEMENT twInstantiated (#PCDATA)>
<!-- twBlocked = number of paths blocked, e.g. 2 -->
<!ELEMENT twBlocked (#PCDATA)>

<!-- twPathRpt = detailed path report. see Tom Wurtz's "Detailed reports"
     email dated 10-18-99 for examples of different path types.
-->
<!ELEMENT twPathRpt (twUnconstPath |
                     twConstPath |
                     twRacePath |
                     twUnconstOffIn |
                     twConstOffIn |
                     twUnconstOffOut |
                     twConstOffOut |
                     twModOffOut)>

<!-- twUnconstPath = unconstrained path. Sample (no skew):
Delay:     1.785ns S07 to SUB7 (1.423ns delay plus 0.362ns setup)

    Sample (with skew):
Delay:     7.614ns DEDSRCGE to DEDDESTGE
           7.530ns Total path delay (5.780ns delay plus 1.750ns setup)
           0.084ns clock skew
-->

<!-- twUnmetConstCnt = # constraints not met, e.g. 1 constraint not met. -->
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,
                         (twDel, twSUTime)?,
                         (twTotPathDel, twClkSkew)?,
                         twDetPath?)>
<!-- twTotDel = total delay, e.g. 1.785ns or 7.614ns -->
<!ELEMENT twTotDel (#PCDATA)>
<!-- twSrc = source component, e.g. S07 or DEDSRCGE -->
<!ELEMENT twSrc (#PCDATA)>
<!-- twDest = destination component, e.g. SUB7 or DEDDESTGE -->
<!ELEMENT twDest (#PCDATA)>
<!-- twDel = delay, e.g. 1.423ns or 5.780ns -->
<!ELEMENT twDel (#PCDATA)>
<!-- twSUTime = setup time, e.g. 0.362ns or 1.750ns -->
<!ELEMENT twSUTime (#PCDATA)>
<!-- twTotPathDel = total path delay, e.g. 7.530ns -->
<!ELEMENT twTotPathDel (#PCDATA)>
<!-- twClkSkew = clock skew, e.g. 0.084ns -->
<!ELEMENT twClkSkew (#PCDATA)>
<!-- twDetPath = detailed path description (see definition below) -->

<!-- twConstPath = constrained path. Sample (no skew):
Slack:    16.434ns path DR/RST7 to FAD_RGCK relative to
          27.500ns delay constraint (two-phase clock)

     Sample (with skew):
Slack:    14.860ns path A to E relative to
           4.374ns total path delay
           0.766ns clock skew
          20.000ns delay constraint
-->
<!ELEMENT twConstPath (twSlack, twSrc, twDest,
                       (twTotPathDel, twClkSkew)?,
                       twDelConst, tw2Phase?,
                       twDetPath?)>
<!-- twSlack = total slack, e.g. 16.434ns or 14.860ns -->
<!ELEMENT twSlack (#PCDATA)>
<!-- twSrc = source component, e.g. DR/RST7 or A -->
<!-- twDest = destination component, e.g. FAD_RGCK or E -->
<!-- twDelConst = delay constraint, e.g. 27.500ns or 20.000ns -->
<!ELEMENT twDelConst (#PCDATA)>
<!-- tw2Phase = two-phase clock flag -->
<!ELEMENT tw2Phase EMPTY>
<!-- twTotPathDel = total path delay, e.g. 4.374ns -->
<!-- twClkSkew = clock skew, e.g. 0.766ns -->
<!-- twDetPath = detailed path description (see definition below) -->

<!-- twRacePath = path with race condition. Sample):
Slack:    -4.250ns path SRC1 to INVDEST2 relative to
          10.403ns skew between SRC1 and INVDEST2
-->
<!ELEMENT twRacePath (twSlack, twSrc, twDest,
                      twClkSkew,
                      twDetPath)>
<!-- twSlack = total slack, e.g. -4.250ns -->
<!-- twSrc = source component, e.g. SRC1 -->
<!-- twDest = destination component, e.g. INVDEST2 -->
<!-- twClkSkew = clock skew, e.g. 10.403ns -->
<!-- twDetPath = detailed path description (see definition below) -->

<!-- twUnconstOffIn = unconstrained offset in. Sample:
Report:    26.846ns offset CS_XILINX before $8N124
-->
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest,
                          twGuaranteed?,
                          (twDataPath, twClkPath)?)>
<!-- twOff = offset, e.g. 26.846ns -->
<!ELEMENT twOff (#PCDATA)>
<!-- twSrc = source component, e.g. CS_XILINX -->
<!-- twDest = destination component, e.g. $8N124 -->
<!-- twGuaranteed = guaranteed input setup-->
<!ELEMENT twGuaranteed EMPTY>
<!-- twDataPath = data path description (see definition below) -->
<!-- twClkPath = clock path description (see definition below) -->

<!-- twConstOffIn = constrained offset in. Sample:
Slack:     7.000ns path IN0 to REGISTERS relative to
           2.000ns delay constraint CLOCK to REGISTERS and
          10.000ns offset IN0 to CLOCK
-->
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest,
                        ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup),
                        twOff, twOffSrc, twOffDest,
                        (twDataPath, twClkPath)?)>
<!-- twSlack = path slack, e.g. 7.000ns -->
<!-- twSrc = source component, e.g. IN0 -->
<!-- twDest = destination component, e.g. REGISTERS -->
<!-- twClkDel = clock delay constraint, e.g. 2.000ns -->
<!ELEMENT twClkDel (#PCDATA)>
<!-- twClkSrc = clock path source, e.g. CLOCK -->
<!ELEMENT twClkSrc (#PCDATA)>
<!-- twClkDest = clock path destination, e.g. REGISTERS -->
<!ELEMENT twClkDest (#PCDATA)>
<!-- twGuarInSetup = guaranteed input setup, e.g., 0.123ns -->
<!ELEMENT twGuarInSetup (#PCDATA)>
<!-- twOff = offset, e.g. 10.000ns -->
<!-- twOffSrc = offset path source, e.g. IN0 -->
<!ELEMENT twOffSrc (#PCDATA)>
<!-- twOffDest = offset path destination, e.g. CLOCK -->
<!ELEMENT twOffDest (#PCDATA)>
<!-- twDataPath = data path description (see definition below) -->
<!-- twClkPath = clock path description (see definition below) -->


<!-- twUnconstOffOut = unconstrained offset out. Sample:
Report:   23.915ns offset $8N124 to $1I4/BUF_DAT_IN15
-->
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest,
                           (twClkPath, twDataPath)?)>
<!-- twOff = offset, e.g. 23.915ns -->
<!-- twSrc = source component, e.g. $8N124 -->
<!-- twDest = destination component, e.g. $1I4/BUF_DAT_IN15 -->
<!-- twDataPath = data path description (see definition below) -->
<!-- twClkPath = clock path description (see definition below) -->

<!-- twConstOffOut = constrained offset out. Sample:
Slack:     3.000ns path CLOCK to OUT0 relative to
           2.000ns delay CLOCK to REGISTERS and
           5.000ns delay REGISTERS to OUT0 and
          10.000ns offset CLOCK to OUT0
-->
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest,
                         twClkDel, twClkSrc, twClkDest,
                         twDataDel, twDataSrc, twDataDest,
                         twOff, twOffSrc, twOffDest,
                         (twClkPath, twDataPath)?)>
<!-- twSlack = path slack, e.g. 3.000ns -->
<!-- twSrc = source component, e.g. CLOCK -->
<!-- twDest = destination component, e.g. OUT0 -->
<!-- twClkDel = clock path delay, e.g. 2.000ns -->
<!-- twClkSrc = clock path source, e.g. REGISTERS -->
<!-- twClkDest = clock path destination, e.g. OUT0 -->
<!-- twDataDel = data path delay, e.g. 5.000ns -->
<!ELEMENT twDataDel (#PCDATA)>
<!-- twDataSrc = data path source, e.g. REGISTERS -->
<!ELEMENT twDataSrc (#PCDATA)>
<!-- twDataDest = data path destination, e.g. OUT0 -->
<!ELEMENT twDataDest (#PCDATA)>
<!-- twOff = offset, e.g. 10.000ns -->
<!-- twOffSrc = offset path source, e.g. CLOCK -->
<!-- twOffDest = offset path destination, e.g. OUT0 -->
<!-- twDataPath = data path description (see definition below) -->
<!-- twClkPath = clock path description (see definition below) -->

<!-- twModOffOut = modular offset out. Sample:
Slack:     3.000ns OUT0 relative to
           5.000ns delay REGISTERS to OUT0
-->
<!ELEMENT twModOffOut (twSlack, twDest,
                       twDataDel, twDataSrc, twDataDest,
                       twDataPath?)>
<!-- twSlack = path slack, e.g. 3.000ns -->
<!-- twDest = destination component, e.g. OUT0 -->
<!-- twDataDel = data path delay, e.g. 5.000ns -->
<!-- twDataSrc = data path source, e.g. REGISTERS -->
<!-- twDataDest = data path destination, e.g. OUT0 -->
<!-- twDataPath = data path description (see definition below) -->

<!-- twDetPath, twDataPath & twClkPath = 3 types of paths. Sample:
Path S07 to SUB7 contains 3 levels of logic:
Path starting from Comp: SLICE.CLK (from GCLK)
To                   Delay type         Delay(ns)  Physical Resource
                                                   Logical Resource(s)
=================================================  ========
SLICE.YQ             Tcko                  0.769R  S07
                                                   S06//QY
SLICE.G2             net (fanout=1)     e  0.001R  S06
SLICE.Y              Tilo                  0.652R  SUB7
                                                   SUB6//F
SLICE.DY             net (fanout=1)     e  0.001R  SUB6//F
SLICE.CLK            Tdyck                 0.362R  SUB7
                                                   SUB6//QY
=================================================
Total (1.783ns logic, 0.002ns route)       1.785ns (to GCLK)
      (99.9% logic, 0.1% route)
-->
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls,
                     twSrcSite, twSrcClk?,
                     twPathDel*,
                     (twLogDel, twRouteDel, twTotDel)?,
                     twDestClk?,
                     (twPctLog, twPctRoute)?)>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls,
                     twSrcSite, twSrcClk?,
                     twPathDel*,
                     (twLogDel, twRouteDel, twTotDel)?,
                     twDestClk?,
                     (twPctLog, twPctRoute)?)>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls,
                     twSrcSite, twSrcClk?,
                     twPathDel*,
                     (twLogDel, twRouteDel, twTotDel)?,
                     twDestClk?,
                     (twPctLog, twPctRoute)?)>
<!-- twSrc = source component, e.g. S07 -->
<!-- twDest = destination component, e.g. SUB7 -->
<!-- twLogLvls = number of logic levels, e.g. 3 -->
<!ELEMENT twLogLvls (#PCDATA)>
<!-- twSrcSite = source component site, e.g. SLICE.CLK -->
<!ELEMENT twSrcSite (#PCDATA)>
<!-- twSrcClk = source clock, e.g. GCLK -->
<!ELEMENT twSrcClk (#PCDATA)>
<!-- twPathDel = path delay, corresponds to row in above table -->
<!ELEMENT twPathDel (twSite,
                     twDelType,
                     twFanCnt?,
                     twDelInfo?,
                     twComp,
                     twNet?,
                     twBEL*)>
<!-- twHoldTime = is the delay a hold time?, (-Th) in the ASCII report. -->
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!-- twDelInfo = Delay Info (delay value, accuracy, edge) -->
<!ELEMENT twDelInfo (#PCDATA)>
<!-- twEdge = edge, e.g., twRising = 'R', twFalling = 'F', twIndet = 'X' -->
<!ATTLIST twDelInfo twEdge (twRising |
                            twFalling |
                            twIndet) #REQUIRED>
<!-- twAcc = accuracy, e.g., twRouted = ' ', twEst = 'e', twApprox = '~' -->
<!ATTLIST twDelInfo twAcc (twRouted |
                           twEst |
                           twApprox) "twRouted">
<!-- twSite = site, e.g. SLICE.YQ -->
<!ELEMENT twSite (#PCDATA)>
<!-- twDelType = delay type, e.g. Tcko -->
<!ELEMENT twDelType (#PCDATA)>
<!-- twFanCnt = fanout count, e.g. 1 -->
<!ELEMENT twFanCnt (#PCDATA)>
<!-- twComp = component. Appears as physical resource above -->
<!ELEMENT twComp (#PCDATA)>
<!-- twNet = net. Appears as physical resource above -->
<!ELEMENT twNet (#PCDATA)>
<!-- twBEL = BEL. Appears as logical resource above -->
<!ELEMENT twBEL (#PCDATA)>
<!-- twLogDel = logical delay, e.g. 1.783ns logic -->
<!ELEMENT twLogDel (#PCDATA)>
<!-- twRouteDel = route delay, e.g. 0.002ns route -->
<!ELEMENT twRouteDel (#PCDATA)>
<!-- twDestClk = source clock, e.g. GCLK -->
<!ELEMENT twDestClk (#PCDATA)>
<!-- twPctLog = percent logic delay, e.g. 99.9% logic -->
<!ELEMENT twPctLog (#PCDATA)>
<!-- twPctRoute = percent route delay, e.g. 0.1% route -->
<!ELEMENT twPctRoute (#PCDATA)>

<!-- twNetRpt = detailed net report.-->
<!ELEMENT twNetRpt (twDelNet |
                    twSlackNet |
                    twSkewNet)>

<!-- twDelNet = net delay report. Sample:
Delay:     2.200ns ioo/LEA-66/WMB0
-->
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!-- twDel = delay, e.g. 2.200ns -->
<!-- twNet = net name, e.g. ioo/LEA-66/WMB0 -->
<!-- twDetNet = detailed net (see below) -->

<!-- twSlackNet = net slack report. Samples:
Sample one - negative slack
Slack:   -5.094ns BIGNET
Error:   15.094ns delay exceeds  10.000ns timing constraint by 5.094ns
 or
Sample two - positive slack
Slack:    2.712ns BIGNET
Report:   7.288ns delay meets 10.000ns timing constraint by 2.712ns
-->
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?,
                      twTimeConst, twAbsSlack, twDetNet?)>
<!-- twSlack = slack, e.g. -5.094ns -->
<!-- twNet = net name, e.g. BIGNET -->
<!-- twDel = delay, e.g.  15.094ns -->
<!-- twNotMet = constraint not met: "exceeds" in above sample -->
<!-- twTimeConst = timing constraint, e.g. 10.000ns -->
<!ELEMENT twTimeConst (#PCDATA)>
<!-- twAbsSlack = absolute value of slack (e.g. 5.094ns) -->
<!ELEMENT twAbsSlack (#PCDATA)>
<!-- twDetNet = detailed net (see below) -->

<!-- twSkewNet = net skew report(TW_PREF_NETSKEW::report). Samples:
Sample one - negative slack
Slack:    -0.094ns BIGNET
Error:     5.094ns skew exceeds   5.000ns timing constraint by 0.094ns
 or
Sample two - positive slack
Slack:    2.712ns BIGNET
Report:   7.288ns skew meets 10.000ns timing constraint by 2.712ns

-->
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?,
                     twTimeConst, twAbsSlack, twDetSkewNet?)>
<!-- twSlack = slack, e.g. -0.094ns -->
<!-- twNet = net name, e.g. BIGNET -->
<!-- twSkew = skew, e.g.  5.094ns -->
<!ELEMENT twSkew (#PCDATA)>
<!-- twNotMet = constraint not met, i.e. "Error" and "exceeds" above -->
<!-- twTimeConst = timing constraint, e.g .5.000ns -->
<!-- twAbsSlack = absolute value of slack (e.g. 0.094ns) -->
<!-- twDetSkewNet = detailed skew net (see below) -->

<!-- twDetNet = detailed net. Sample:
Note: each row in the table is a twNetDel.
From                              To                                 Delay(ns)
CLB_R1C1.YQ                       CLB_R2C1.G1                           2.467
CLB_R1C1.YQ                       CLB_R10C10.F1                         7.288
CLB_R1C1.YQ                       CLB_R1C2.C3                           2.589
-->
<!ELEMENT twDetNet (twNetDel*)>
<!-- twNetDel = net delay, corresponds to row in above table -->
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!-- twDelInfo = Delay Info (delay value, accuracy) -->
<!ELEMENT twNetDelInfo (#PCDATA)>
<!-- twAcc = accuracy, e.g., twRouted = ' ', twEst = 'e', twApprox = '~' -->
<!ATTLIST twNetDelInfo twAcc (twRouted |
                              twEst |
                              twApprox) "twRouted">

<!-- twDetSkewNet = detailed skew met. Sample:
Note: each row in the table is a twNetSkew.
From                         To                           Delay(ns)  Skew(ns)
CLB_R1C1.YQ                  CLB_R2C1.G1                     2.467      0.273
CLB_R1C1.YQ                  CLB_R10C10.F1                   7.288      5.094
CLB_R1C1.YQ                  CLB_R1C2.C3                     2.589      0.395
-->
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!-- twNetSkew = net skew, corresponds to row in above table -->
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>

<!-- twConstList = constraint list. Sample (* = constraint not met):
================================================================================
  Constraint                                | Requested  | Actual     | Logic
                                            |            |            | Levels
================================================================================
  TS03 = MAXDELAY FROM TIMEGRP "FFS" TO TIM | 75.000ns   | 64.699ns   | 2
  EGRP "PADS" 75 nS                         |            |            |
================================================================================
  TS02 = MAXDELAY FROM TIMEGRP "PADS" TO TI | 75.000ns   | 38.455ns   | 1
  MEGRP "FFS" 75 nS                         |            |            |
================================================================================
* TS01 = MAXDELAY FROM TIMEGRP "FFS" TO TIM | 95.000ns   | 120.606ns  | 15
  EGRP "FFS" 95 nS                          |            |            |
================================================================================
-->
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName,
                           twNotMet?,
                           twReqVal?,
                           twActVal?,
                           twLogLvls?)>
<!-- twUnits = units for values: 
     twFreq = use frequency units defined by twFreqUnits (default="twMHz") 
     twTime = use time units defined by twTimeUnits (default="twNsec")
--> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!-- twNotMet = constraint not met flag (shows up as '*' in sample) -->
<!ELEMENT twNotMet EMPTY>
<!-- twReqVal = requested value, e.g. 75.000ns -->
<!ELEMENT twReqVal (#PCDATA)>
<!-- twActVal = actual value, e.g. 64.699ns -->
<!ELEMENT twActVal (#PCDATA)>
<!-- twLogLvls = logic levels, e.g. 2 -->

<!-- twTimeGrp = timegroup table. Sample:
Table of Timegroups:
===================
TimeGroup SystemClock_FOR_TSPEC_PERIOD:
BELs:
 SYS_CLK

TimeGroup SystemClock:
BELs:
 n280           reg_array1<2>  n281           reg_array1<1>  reg_array1<0>  n279
           n282           reg_array1<3>
 SYS_CLK

TimeGroup NEW_TNM_GROUP_SystemClock_FOR_TSPEC_PERIOD_WITH_NETS:
Signals:
 SYS_CLK
-->
<!ELEMENT twTimeGrp (twTimeGrpName,
                     twCompList?,
                     twSigList?,
                     twBELList?,
                     twMacList?,
                     twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>

<!-- twDataSheet = data sheet report. Sample header:
Data Sheet report:
=================
All values displayed in nanoseconds (ns)
-->
<!ELEMENT twDataSheet (twSUH2ClkList*,
                       twClk2PadList*,
                       twClk2SUList*,
                       twPad2PadList?)>
<!-- twNameLen = length of names in ASCII datasheet report -->
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>

<!-- twSUH2ClkList = setup/hold to clock table. Sample:
Setup/Hold to clock ALE_B
==================+============+============+
                  |  Setup to  |  Hold to   |
Source Pad        | clk (edge) | clk (edge) |
==================+============+============+
AD1B0             |   -1.000(R)|    3.000(R)|
AD1B1             |   -1.000(R)|    3.000(R)|
AD1B2             |   -1.000(R)|    3.000(R)|
==================+============+============+
-->
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!-- twDest = "clock" above -->
<!ELEMENT twSUH2Clk (twSrc,
                     twSUHTime,
                     twSUHTime?)>
<!-- twSUHTime = one row in the table. Each source pad may appear
 in a second row
-->
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!-- twSrc = "Source Pad" above -->
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising |
                               twFalling |
                               twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising |
                              twFalling |
                              twIndet) #REQUIRED>

<!-- twClk2PadList = clock to pad table. Sample:
Clock _WR to Pad
==================+============+
                  | clk (edge) |
Destination Pad   |   to PAD   |
==================+============+
DATA_OUT_P        |   11.000(R)|
RXC_P             |    9.000(R)|
TXC_P             |    9.000(R)|
_INT1             |   11.000(R)|
==================+============+
-->
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising |
                         twFalling |
                         twIndet) #REQUIRED>

<!-- twClk2SUList = clock to setup table. Sample:
Clock to Setup on destination clock BCLK_P
==================+=========+=========+=========+=========+
                  | Src/Dest| Src/Dest| Src/Dest| Src/Dest|
Source Clock      |Rise/Rise|Fall/Rise|Rise/Fall|Fall/Fall|
==================+=========+=========+=========+=========+
BCLK_P            |         |         |         |    5.000|
PBCLK_P           |         |         |    3.000|         |
==================+=========+=========+=========+=========+
-->
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ELEMENT twClk2SU (twSrc,
                    twRiseRise?,
                    twFallRise?,
                    twRiseFall?,
                    twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>

<!-- twPad2PadList = pad to pad table. Sample:
Pad to Pad
==================+=========+========+=========+
Source Pad        |Destination Pad   |  Delay  |
==================+=========+========+=========+
B_A_P             |D0                |    5.000|
B_A_P             |D1                |    5.000|
B_A_P             |D2                |    5.000|
B_A_P             |D3                |    5.000|
==================+=========+========+=========+
-->
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ELEMENT twPad2Pad (twSrc,
                     twDest,
                     twDel)>

<!-- twNonDedClks = clock nets using non-dedicated resources. Sample:
The following clock nets use non-dedicated resources:
      DOLATCH  PWRITE   XYVWR    ZRVWR    DWRCMD   RWRCMD   POLATCH  ENCLK2
      LOOP     BUF25M   ENCLK1   NDWRITE  ZENCLK   RENCLK   YENCLK   XENCLK
-->
<!ELEMENT twNonDedClks (twWarn, twNonDedClk+)>
<!-- twNonDedClk = the individual non-dedicated clock -->
<!ELEMENT twNonDedClk (#PCDATA)>

<!-- twSum = timing summary. Sample:
Timing errors: 3  Score: 3000
Constraints cover 2140 paths, 418 nets, and 1009 connections (100.0% coverage)
Design statistics:
   Minimum period:  14.000ns (Maximum frequency:  71.429MHz)
   Maximum net delay:   1.000ns
-->
<!ELEMENT twSum ( twErrCnt, twScore,
                  twConstCov,
                  twStats)>
<!-- twErrCnt = number of timing errors, e.g. 3 -->
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct)>
<!-- twPathCnt = count of paths covered, e.g. 2140 -->
<!ELEMENT twPathCnt (#PCDATA)>
<!-- twNetCnt = count of nets, e.g. 418 -->
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!-- twStats = summary statistics. -->
<!ELEMENT twStats ( twMinPer?, twMaxFreq?,
                    twMaxCombDel?,
                    twMaxFromToDel?,
                    twMaxNetDel?,
                    twMaxNetSkew?,
                    twMaxInAfterClk?,
                    twMinInBeforeClk?,
                    twMaxOutBeforeClk?,
                    twMinOutAfterClk?,
                    twWarn?)>
<!-- twMinPer = minimum period, e.g. 14.000ns -->
<!-- twMaxFreq = maximum frequency, e.g. 71.429MHz -->
<!-- twMaxCombDel = maximum combinational path delay -->
<!ELEMENT twMaxCombDel (#PCDATA)>
<!-- twMaxFromToDel = maximum path delay from/to any node -->
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!-- twMaxNetDel = maximum net delay, e.g. 1.000ns -->
<!ELEMENT twMaxNetDel (#PCDATA)>
<!-- twMaxNetSkew = maximum net skew -->
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!-- twMaxInAfterClk = maximum input arrival time after clock -->
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!-- twMinInBeforeClk = minimum input arrival time before clock -->
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!-- twMaxInAfterClk = maximum output required time before clock -->
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!-- twMinOutAfterClk = minimum output required time after clock -->
<!ELEMENT twMinOutAfterClk (#PCDATA)>

<!-- twFoot = timing report footer. Sample:
Analysis completed Tue Jun 15 00:57:53 1999
-->
<!ELEMENT twFoot (twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
]>
<twReport><twHead><twExecVer>Xilinx TRACE, Version D.27</twExecVer><twCopyright>Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>trce sl_ctrl3.ncd sl_ctrl3.pcf -e 3 -o sl_ctrl3.twr -xml sl_ctrl3_trce.xml
</twCmdLine><twDesign>sl_ctrl3.ncd</twDesign><twPCF>sl_ctrl3.pcf</twPCF><twDevInfo><twDevName>xcs40xl</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>FINAL 1.19 2000-02-10</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo></twHead><twBody><twErrRpt><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_tck = PERIOD TIMEGRP &quot;tck&quot;  25 nS   HIGH 50.000 % ;</twConstName><twItemCnt>11668</twItemCnt><twErrCnt>224</twErrCnt><twMinPer>42.964</twMinPer></twConstHead><twPathRpt><twConstPath><twSlack>-8.982</twSlack><twSrc>T/TAP_CS&lt;2&gt;</twSrc><twDest>TDO</twDest><twDelConst>12.500</twDelConst><tw2Phase></tw2Phase><twDetPath><twSrc>T/TAP_CS&lt;2&gt;</twSrc><twDest>TDO</twDest><twLogLvls>7</twLogLvls><twSrcSite>CLB_R13C13.K</twSrcSite><twSrcClk>TCK_BUFGed</twSrcClk><twPathDel><twSite>CLB_R13C13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>T/TAP_CS&lt;2&gt;</twComp><twBEL>T/TAP_CS_reg&lt;3&gt;/I$1</twBEL></twPathDel><twPathDel><twSite>CLB_R14C15.F2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.936</twDelInfo><twComp>T/TAP_CS&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>CLB_R14C15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>IR_SH</twComp><twBEL>C2372</twBEL></twPathDel><twPathDel><twSite>CLB_R16C18.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>IR_SH</twComp></twPathDel><twPathDel><twSite>CLB_R16C18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>RS_THR_DAC</twComp><twBEL>C2255</twBEL></twPathDel><twPathDel><twSite>CLB_R16C19.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N1524</twComp></twPathDel><twPathDel><twSite>CLB_R16C19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>syn2122</twComp><twBEL>C2238</twBEL></twPathDel><twPathDel><twSite>CLB_R14C16.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.108</twDelInfo><twComp>syn2122</twComp></twPathDel><twPathDel><twSite>CLB_R14C16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>N1525</twComp><twBEL>C65</twBEL></twPathDel><twPathDel><twSite>TBUF_R15C22.1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.568</twDelInfo><twComp>N1525</twComp></twPathDel><twPathDel><twSite>TBUF_R15C22.1.O</twSite><twDelType>Ton</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>C1992</twComp><twBEL>C1992</twBEL></twPathDel><twPathDel><twSite>P10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.059</twDelInfo><twComp>TDO_MUX</twComp></twPathDel><twPathDel><twSite>P10.OK</twSite><twDelType>Took</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>TDO</twComp><twBEL>TDO_FF_reg</twBEL></twPathDel><twLogDel>6.785</twLogDel><twRouteDel>14.697</twRouteDel><twTotDel>21.482</twTotDel><twDestClk>TCK_BUFGed</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath><twSlack>-8.090</twSlack><twSrc>T/TAP_CS&lt;2&gt;</twSrc><twDest>TDO</twDest><twDelConst>12.500</twDelConst><tw2Phase></tw2Phase><twDetPath><twSrc>T/TAP_CS&lt;2&gt;</twSrc><twDest>TDO</twDest><twLogLvls>7</twLogLvls><twSrcSite>CLB_R13C13.K</twSrcSite><twSrcClk>TCK_BUFGed</twSrcClk><twPathDel><twSite>CLB_R13C13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>T/TAP_CS&lt;2&gt;</twComp><twBEL>T/TAP_CS_reg&lt;2&gt;/I$1</twBEL></twPathDel><twPathDel><twSite>CLB_R14C15.F3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.044</twDelInfo><twComp>T/TAP_CS&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>CLB_R14C15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>IR_SH</twComp><twBEL>C2372</twBEL></twPathDel><twPathDel><twSite>CLB_R16C18.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>IR_SH</twComp></twPathDel><twPathDel><twSite>CLB_R16C18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>RS_THR_DAC</twComp><twBEL>C2255</twBEL></twPathDel><twPathDel><twSite>CLB_R16C19.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N1524</twComp></twPathDel><twPathDel><twSite>CLB_R16C19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>syn2122</twComp><twBEL>C2238</twBEL></twPathDel><twPathDel><twSite>CLB_R14C16.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.108</twDelInfo><twComp>syn2122</twComp></twPathDel><twPathDel><twSite>CLB_R14C16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>N1525</twComp><twBEL>C65</twBEL></twPathDel><twPathDel><twSite>TBUF_R15C22.1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.568</twDelInfo><twComp>N1525</twComp></twPathDel><twPathDel><twSite>TBUF_R15C22.1.O</twSite><twDelType>Ton</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>C1992</twComp><twBEL>C1992</twBEL></twPathDel><twPathDel><twSite>P10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.059</twDelInfo><twComp>TDO_MUX</twComp></twPathDel><twPathDel><twSite>P10.OK</twSite><twDelType>Took</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>TDO</twComp><twBEL>TDO_FF_reg</twBEL></twPathDel><twLogDel>6.785</twLogDel><twRouteDel>13.805</twRouteDel><twTotDel>20.590</twTotDel><twDestClk>TCK_BUFGed</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath><twSlack>-7.804</twSlack><twSrc>T/TAP_CS&lt;2&gt;</twSrc><twDest>TDO</twDest><twDelConst>12.500</twDelConst><tw2Phase></tw2Phase><twDetPath><twSrc>T/TAP_CS&lt;2&gt;</twSrc><twDest>TDO</twDest><twLogLvls>6</twLogLvls><twSrcSite>CLB_R13C13.K</twSrcSite><twSrcClk>TCK_BUFGed</twSrcClk><twPathDel><twSite>CLB_R13C13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>T/TAP_CS&lt;2&gt;</twComp><twBEL>T/TAP_CS_reg&lt;3&gt;/I$1</twBEL></twPathDel><twPathDel><twSite>CLB_R14C15.F2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.936</twDelInfo><twComp>T/TAP_CS&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>CLB_R14C15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>IR_SH</twComp><twBEL>C2372</twBEL></twPathDel><twPathDel><twSite>CLB_R15C14.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>IR_SH</twComp></twPathDel><twPathDel><twSite>CLB_R15C14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>N1540</twComp><twBEL>C2277</twBEL></twPathDel><twPathDel><twSite>CLB_R16C19.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.954</twDelInfo><twComp>IN_DEC/C27/C12</twComp></twPathDel><twPathDel><twSite>CLB_R16C19.Y</twSite><twDelType>Thh0o</twDelType><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>syn2122</twComp><twBEL>C73</twBEL></twPathDel><twPathDel><twSite>TBUF_R15C26.1.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.852</twDelInfo><twComp>N1526</twComp></twPathDel><twPathDel><twSite>TBUF_R15C26.1.O</twSite><twDelType>Ton</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>C1990</twComp><twBEL>C1990</twBEL></twPathDel><twPathDel><twSite>P10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.111</twDelInfo><twComp>TDO_MUX</twComp></twPathDel><twPathDel><twSite>P10.OK</twSite><twDelType>Took</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>TDO</twComp><twBEL>TDO_FF_reg</twBEL></twPathDel><twLogDel>6.615</twLogDel><twRouteDel>13.689</twRouteDel><twTotDel>20.304</twTotDel><twDestClk>TCK_BUFGed</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twUnmetConstCnt>1</twUnmetConstCnt><twDataSheet twNameLen="15"><twClk2SUList><twDest>TCK</twDest><twClk2SU><twSrc>TCK</twSrc><twRiseRise>17.952</twRiseRise><twFallRise>18.259</twFallRise><twRiseFall>21.482</twRiseFall><twFallFall>23.948</twFallFall></twClk2SU></twClk2SUList></twDataSheet><twTimeGrp><twTimeGrpName>tck</twTimeGrpName><twBELList><twBELName>TDO_OE_reg/I$1</twBELName><twBELName>RS_DAC_N_reg&lt;0&gt;/I$1</twBELName><twBELName>RS_DAC_N_reg&lt;1&gt;/I$1</twBELName><twBELName>RS_DAC_N_reg&lt;2&gt;/I$1</twBELName><twBELName>RS_DAC_N_reg&lt;3&gt;/I$1</twBELName><twBELName>ADC_SH_reg&lt;0&gt;/I$1</twBELName><twBELName>ADC_SH_reg&lt;1&gt;/I$1</twBELName><twBELName>ADC_SH_reg&lt;2&gt;/I$1</twBELName><twBELName>ADC_SH_reg&lt;3&gt;/I$1</twBELName><twBELName>ADC_SH_reg&lt;4&gt;/I$1</twBELName><twBELName>T/TAP_CS_reg&lt;0&gt;/I$1</twBELName><twBELName>T/TAP_CS_reg&lt;2&gt;/I$1</twBELName><twBELName>T/TAP_CS_reg&lt;3&gt;/I$1</twBELName><twBELName>T/TAP_CS_reg&lt;1&gt;/I$1</twBELName><twBELName>CS_TP_N_reg</twBELName><twBELName>BP_DOUT_reg</twBELName><twBELName>TDO_FF_reg</twBELName><twBELName>DAC_RES_reg</twBELName><twBELName>TPGRP/PREG_reg&lt;0&gt;</twBELName><twBELName>TPGRP/PREG_reg&lt;1&gt;</twBELName><twBELName>TPGRP/PREG_reg&lt;2&gt;</twBELName><twBELName>TPGRP/PREG_reg&lt;3&gt;</twBELName><twBELName>TPGRP/PREG_reg&lt;4&gt;</twBELName><twBELName>TPGRP/PREG_reg&lt;5&gt;</twBELName><twBELName>TPGRP/PREG_reg&lt;6&gt;</twBELName><twBELName>TPGRP/SREG_reg&lt;0&gt;</twBELName><twBELName>TPGRP/SREG_reg&lt;1&gt;</twBELName><twBELName>TPGRP/SREG_reg&lt;2&gt;</twBELName><twBELName>TPGRP/SREG_reg&lt;3&gt;</twBELName><twBELName>TPGRP/SREG_reg&lt;4&gt;</twBELName><twBELName>TPGRP/SREG_reg&lt;5&gt;</twBELName><twBELName>TPGRP/SREG_reg&lt;6&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;0&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;1&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;2&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;3&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;4&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;5&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;6&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;7&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;8&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;9&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;10&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;11&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;12&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;13&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;14&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;15&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;16&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;17&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;18&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;19&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;20&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;21&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;22&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;23&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;24&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;25&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;26&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;27&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;28&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;29&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;30&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;31&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;32&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;33&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;34&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;35&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;36&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;37&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;38&gt;</twBELName><twBELName>ID_REG/SREG_reg&lt;39&gt;</twBELName><twBELName>VAR_PD/PREG_reg</twBELName><twBELName>VAR_PD/SREG_reg</twBELName><twBELName>SBR/PREG_reg&lt;0&gt;</twBELName><twBELName>SBR/PREG_reg&lt;1&gt;</twBELName><twBELName>SBR/PREG_reg&lt;2&gt;</twBELName><twBELName>SBR/PREG_reg&lt;3&gt;</twBELName><twBELName>SBR/PREG_reg&lt;4&gt;</twBELName><twBELName>SBR/PREG_reg&lt;5&gt;</twBELName><twBELName>SBR/PREG_reg&lt;6&gt;</twBELName><twBELName>SBR/PREG_reg&lt;7&gt;</twBELName><twBELName>SBR/PREG_reg&lt;8&gt;</twBELName><twBELName>SBR/PREG_reg&lt;9&gt;</twBELName><twBELName>SBR/PREG_reg&lt;10&gt;</twBELName><twBELName>SBR/PREG_reg&lt;11&gt;</twBELName><twBELName>SBR/PREG_reg&lt;12&gt;</twBELName><twBELName>SBR/PREG_reg&lt;13&gt;</twBELName><twBELName>SBR/PREG_reg&lt;14&gt;</twBELName><twBELName>SBR/PREG_reg&lt;15&gt;</twBELName><twBELName>SBR/PREG_reg&lt;16&gt;</twBELName><twBELName>SBR/PREG_reg&lt;17&gt;</twBELName><twBELName>SBR/PREG_reg&lt;18&gt;</twBELName><twBELName>SBR/PREG_reg&lt;19&gt;</twBELName><twBELName>SBR/PREG_reg&lt;20&gt;</twBELName><twBELName>SBR/PREG_reg&lt;21&gt;</twBELName><twBELName>SBR/PREG_reg&lt;22&gt;</twBELName><twBELName>SBR/PREG_reg&lt;23&gt;</twBELName><twBELName>SBR/PREG_reg&lt;24&gt;</twBELName><twBELName>SBR/PREG_reg&lt;25&gt;</twBELName><twBELName>SBR/PREG_reg&lt;26&gt;</twBELName><twBELName>SBR/PREG_reg&lt;27&gt;</twBELName><twBELName>SBR/PREG_reg&lt;28&gt;</twBELName><twBELName>SBR/PREG_reg&lt;29&gt;</twBELName><twBELName>SBR/PREG_reg&lt;30&gt;</twBELName><twBELName>SBR/PREG_reg&lt;31&gt;</twBELName><twBELName>SBR/PREG_reg&lt;32&gt;</twBELName><twBELName>SBR/PREG_reg&lt;33&gt;</twBELName><twBELName>SBR/PREG_reg&lt;34&gt;</twBELName><twBELName>SBR/PREG_reg&lt;35&gt;</twBELName><twBELName>SBR/PREG_reg&lt;36&gt;</twBELName><twBELName>SBR/PREG_reg&lt;37&gt;</twBELName><twBELName>SBR/PREG_reg&lt;38&gt;</twBELName><twBELName>SBR/PREG_reg&lt;39&gt;</twBELName><twBELName>SBR/PREG_reg&lt;40&gt;</twBELName><twBELName>SBR/PREG_reg&lt;41&gt;</twBELName><twBELName>SBR/SREG_reg&lt;0&gt;</twBELName><twBELName>SBR/SREG_reg&lt;1&gt;</twBELName><twBELName>SBR/SREG_reg&lt;2&gt;</twBELName><twBELName>SBR/SREG_reg&lt;3&gt;</twBELName><twBELName>SBR/SREG_reg&lt;4&gt;</twBELName><twBELName>SBR/SREG_reg&lt;5&gt;</twBELName><twBELName>SBR/SREG_reg&lt;6&gt;</twBELName><twBELName>SBR/SREG_reg&lt;7&gt;</twBELName><twBELName>SBR/SREG_reg&lt;8&gt;</twBELName><twBELName>SBR/SREG_reg&lt;9&gt;</twBELName><twBELName>SBR/SREG_reg&lt;10&gt;</twBELName><twBELName>SBR/SREG_reg&lt;11&gt;</twBELName><twBELName>SBR/SREG_reg&lt;12&gt;</twBELName><twBELName>SBR/SREG_reg&lt;13&gt;</twBELName><twBELName>SBR/SREG_reg&lt;14&gt;</twBELName><twBELName>SBR/SREG_reg&lt;15&gt;</twBELName><twBELName>SBR/SREG_reg&lt;16&gt;</twBELName><twBELName>SBR/SREG_reg&lt;17&gt;</twBELName><twBELName>SBR/SREG_reg&lt;18&gt;</twBELName><twBELName>SBR/SREG_reg&lt;19&gt;</twBELName><twBELName>SBR/SREG_reg&lt;20&gt;</twBELName><twBELName>SBR/SREG_reg&lt;21&gt;</twBELName><twBELName>SBR/SREG_reg&lt;22&gt;</twBELName><twBELName>SBR/SREG_reg&lt;23&gt;</twBELName><twBELName>SBR/SREG_reg&lt;24&gt;</twBELName><twBELName>SBR/SREG_reg&lt;25&gt;</twBELName><twBELName>SBR/SREG_reg&lt;26&gt;</twBELName><twBELName>SBR/SREG_reg&lt;27&gt;</twBELName><twBELName>SBR/SREG_reg&lt;28&gt;</twBELName><twBELName>SBR/SREG_reg&lt;29&gt;</twBELName><twBELName>SBR/SREG_reg&lt;30&gt;</twBELName><twBELName>SBR/SREG_reg&lt;31&gt;</twBELName><twBELName>SBR/SREG_reg&lt;32&gt;</twBELName><twBELName>SBR/SREG_reg&lt;33&gt;</twBELName><twBELName>SBR/SREG_reg&lt;34&gt;</twBELName><twBELName>SBR/SREG_reg&lt;35&gt;</twBELName><twBELName>SBR/SREG_reg&lt;36&gt;</twBELName><twBELName>SBR/SREG_reg&lt;37&gt;</twBELName><twBELName>SBR/SREG_reg&lt;38&gt;</twBELName><twBELName>SBR/SREG_reg&lt;39&gt;</twBELName><twBELName>SBR/SREG_reg&lt;40&gt;</twBELName><twBELName>SBR/SREG_reg&lt;41&gt;</twBELName><twBELName>IR/PREG_reg&lt;0&gt;</twBELName><twBELName>IR/PREG_reg&lt;1&gt;</twBELName><twBELName>IR/PREG_reg&lt;2&gt;</twBELName><twBELName>IR/PREG_reg&lt;3&gt;</twBELName><twBELName>IR/PREG_reg&lt;4&gt;</twBELName><twBELName>IR/PREG_reg&lt;5&gt;</twBELName><twBELName>IR/SREG_reg&lt;0&gt;</twBELName><twBELName>IR/SREG_reg&lt;1&gt;</twBELName><twBELName>IR/SREG_reg&lt;2&gt;</twBELName><twBELName>IR/SREG_reg&lt;3&gt;</twBELName><twBELName>IR/SREG_reg&lt;4&gt;</twBELName><twBELName>IR/SREG_reg&lt;5&gt;</twBELName><twBELName>TPSTP/PREG_reg&lt;0&gt;</twBELName><twBELName>TPSTP/PREG_reg&lt;1&gt;</twBELName><twBELName>TPSTP/PREG_reg&lt;2&gt;</twBELName><twBELName>TPSTP/PREG_reg&lt;3&gt;</twBELName><twBELName>TPSTP/PREG_reg&lt;4&gt;</twBELName><twBELName>TPSTP/PREG_reg&lt;5&gt;</twBELName><twBELName>TPSTP/SREG_reg&lt;0&gt;</twBELName><twBELName>TPSTP/SREG_reg&lt;1&gt;</twBELName><twBELName>TPSTP/SREG_reg&lt;2&gt;</twBELName><twBELName>TPSTP/SREG_reg&lt;3&gt;</twBELName><twBELName>TPSTP/SREG_reg&lt;4&gt;</twBELName><twBELName>TPSTP/SREG_reg&lt;5&gt;</twBELName><twBELName>Clk_TP.PAD</twBELName><twBELName>Clk_ADC&lt;4&gt;.PAD</twBELName><twBELName>Clk_ADC&lt;3&gt;.PAD</twBELName><twBELName>Clk_ADC&lt;2&gt;.PAD</twBELName><twBELName>Clk_ADC&lt;1&gt;.PAD</twBELName><twBELName>Clk_ADC&lt;0&gt;.PAD</twBELName><twBELName>Clk_DAC&lt;3&gt;.PAD</twBELName><twBELName>Clk_DAC&lt;2&gt;.PAD</twBELName><twBELName>Clk_DAC&lt;1&gt;.PAD</twBELName><twBELName>Clk_DAC&lt;0&gt;.PAD</twBELName><twBELName>Future&lt;4&gt;.PAD</twBELName><twBELName>Future&lt;3&gt;.PAD</twBELName><twBELName>Future&lt;2&gt;.PAD</twBELName></twBELList></twTimeGrp></twErrRpt></twBody><twSum><twErrCnt>224</twErrCnt><twScore>527631</twScore><twConstCov><twPathCnt>11668</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1005</twConnCnt><twPct>81.442467</twPct></twConstCov><twStats><twMinPer>42.964</twMinPer><twMaxFreq>23.275</twMaxFreq></twStats></twSum><twFoot><twTimestamp>Fri Sep 07 14:47:50 2001</twTimestamp></twFoot></twReport>
