@ARTICLE{yield_comp_2004, 
author={B. Wicht and T. Nirschl and D. Schmitt-Landsiedel}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Yield and speed optimization of a latch-type voltage sense amplifier}, 
year={2004}, 
volume={39}, 
number={7}, 
pages={1148-1158}, 
keywords={CMOS integrated circuits;amplifiers;differential amplifiers;electric impedance;optimisation;130 nm;19 to 8.5 mV;CMOS technology;SRAM circuits;SRAM yield;current sensing;high-impedance differential input stage;input DC bias voltage;input DC level;input offset voltage;latch delay;latch-type voltage sense amplifier;quantitative yield analysis;sensing delay;speed optimization;supply voltage;transistor sizing;yield optimization;CMOS technology;Circuit noise;Delay;Differential amplifiers;Feedback;Flip-flops;Latches;Random access memory;Temperature sensors;Voltage;Current sensing;SRAM circuits;SRAM yield;latch delay;latch-type sense amplifier;sense amplifier;yield optimization}, 
doi={10.1109/JSSC.2004.829399}, 
ISSN={0018-9200}, 
month={July},}
@INPROCEEDINGS{dtl_schinkel_2007, 
author={D. Schinkel and E. Mensink and E. Klumperink and E. van Tuijl and B. Nauta}, 
booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, 
title={A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time}, 
year={2007}, 
pages={314-605}, 
keywords={CMOS analogue integrated circuits;amplifiers;flip-flops;1.2 V;18 ps;90 nm;CMOS;cross-coupled stage;double-tail latch-type voltage sense amplifier;CMOS technology;Circuit topology;Delay effects;Flip-flops;Noise measurement;Tail;Timing;Transceivers;Virtual colonoscopy;Voltage}, 
doi={10.1109/ISSCC.2007.373420}, 
ISSN={0193-6530}, 
month={Feb},}
@ARTICLE{dtl_babayan_2014, 
author={S. Babayan-Mashhadi and R. Lotfi}, 
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
title={Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator}, 
year={2014}, 
volume={22}, 
number={2}, 
pages={343-352}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);integrated circuit design;low-power electronics;CMOS technology;area-efficient analog-to-digital converters;conventional double-tail comparator circuit;delay time;dynamic comparator delay;dynamic comparator design;dynamic regenerative comparators;frequency 2.5 GHz to 1.1 GHz;high-speed analog-to-digital converters;low-voltage low-power double-tail comparator analysis;low-voltage low-power double-tail comparator design;maximum clock frequency;positive feedback;post-layout simulation;power 1.4 mW;power 153 muW;power 7.8 mW;power consumption;power efficiency;size 0.18 mum;speed maximization;ultralow-power analog-to-digital converters;voltage 0.6 V;voltage 1.2 V;Clocks;Delay;Discharges (electric);Latches;Threshold voltage;Transconductance;Transistors;Double-tail comparator;dynamic clocked comparator;high-speed analog-to-digital converters (ADCs);low-power analog design}, 
doi={10.1109/TVLSI.2013.2241799}, 
ISSN={1063-8210}, 
month={Feb},}
@ARTICLE{metastability_figueiredo_2013, 
author={P. M. Figueiredo}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Comparator Metastability in the Presence of Noise}, 
year={2013}, 
volume={60}, 
number={5}, 
pages={1286-1299}, 
keywords={analogue-digital conversion;circuit noise;comparators (circuits);probability;ADC;analog-digital conversion;comparator metastability;conventional analysis;deterministic phenomenon;extensive HSPICE transient noise simulation;infinite time;latched comparator;occurrence probability;random phenomenon;Analog-digital conversion;Differential equations;Integrated circuit modeling;Thermal noise;Transient analysis;Transistors;Analog-digital conversion;comparator;meta stability;sense amplifier;stochastic differential equation;thermal noise}, 
doi={10.1109/TCSI.2012.2221195}, 
ISSN={1549-8328}, 
month={May},}
@ARTICLE{offset_murmann_2006, 
author={A. Nikoozadeh and B. Murmann}, 
journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
title={An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch}, 
year={2006}, 
volume={53}, 
number={12}, 
pages={1398-1402}, 
keywords={CMOS integrated circuits;comparators (circuits);network analysis;0.18 micron;HSpice simulations;latch comparator analysis;load capacitor mismatch;Analytical models;Capacitance;Capacitors;Inverters;Latches;MOS devices;MOSFET circuits;Switches;Switching circuits;Threshold voltage;Capacitor mismatch;dynamic offset;latch}, 
doi={10.1109/TCSII.2006.883204}, 
ISSN={1549-7747}, 
month={Dec},}
@ARTICLE{sa_razavi_2015, 
author={B. Razavi}, 
journal={IEEE Solid-State Circuits Magazine}, 
title={The StrongARM Latch [A Circuit for All Seasons]}, 
year={2015}, 
volume={7}, 
number={2}, 
pages={12-17}, 
keywords={Capacitance;Discharges (electric);Latches;Noise measurement;Topology;Transistors}, 
doi={10.1109/MSSC.2015.2418155}, 
ISSN={1943-0582}, 
month={Spring},}
@ARTICLE{sa_kobayashi_1993, 
author={T. Kobayashi and K. Nogami and T. Shirotori and Y. Fujimoto}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture}, 
year={1993}, 
volume={28}, 
number={4}, 
pages={523-527}, 
keywords={SRAM chips;VLSI;amplifiers;buffer circuits;512 kbit;TTL high input level;current-controlled;high-speed SRAM;interface circuits;large-scale memory;latch sense amplifier;low-power architecture;static RAM;static power-saving input buffer;Bandwidth;Batteries;Instruction sets;Large-scale systems;Latches;MOSFET circuits;Operational amplifiers;Power amplifiers;Power dissipation;Random access memory}, 
doi={10.1109/4.210039}, 
ISSN={0018-9200}, 
month={Apr},}
@ARTICLE{noise_nuzzo_2008, 
author={P. Nuzzo and F. De Bernardinis and P. Terreni and G. Van der Plas}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures}, 
year={2008}, 
volume={55}, 
number={6}, 
pages={1441-1454}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);differential equations;reconfigurable architectures;stochastic processes;time-domain analysis;time-varying networks;CMOS technologies;analog-to-digital converters;comparator thermal noise;noise analysis;reconfigurable ADC architectures;regenerative comparators;size 90 nm;stochastic differential equations;symbolic expressions;time varying nature;time-domain analysis;Noise analysis;reconfigurable ADC;reconfigurable analog-to-digital converter (ADC);regenerative comparator;stochastic differential equation}, 
doi={10.1109/TCSI.2008.917991}, 
ISSN={1549-8328}, 
month={July},}
@ARTICLE{noise_kim_2009, 
author={J. Kim and B. S. Leibowitz and J. Ren and C. J. Madden}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Simulation and Analysis of Random Decision Errors in Clocked Comparators}, 
year={2009}, 
volume={56}, 
number={8}, 
pages={1844-1857}, 
keywords={CMOS integrated circuits;clocks;comparators (circuits);error statistics;integrated circuit noise;network analysis;CMOS comparator;clocked comparators;decision error probability;linear time-invariant small-signal analysis;random decision errors;size 90 nm;Circuit analysis;circuit noise;circuit simulation;comparators}, 
doi={10.1109/TCSI.2009.2028449}, 
ISSN={1549-8328}, 
month={Aug},}
@ARTICLE{async_sar_meta_cho_2011, 
author={S. H. Cho and C. K. Lee and J. K. Kwon and S. T. Ryu}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 550-$\mu$W 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction}, 
year={2011}, 
volume={46}, 
number={8}, 
pages={1881-1892}, 
keywords={CMOS integrated circuits;analogue-digital conversion;capacitors;digital-analogue conversion;error correction;redundancy;CMOS technology;DAC switching algorithm;MSB decision;multistep addition only digital error correction;power 550 muW;redundant decision cycle;size 0.13 mum;speed enhanced asynchronous SAR ADC;voltage 1.2 V;word length 10 bit;Algorithm design and analysis;Capacitors;Error correction;Power demand;Prototypes;Redundancy;Switches;Addition-only digital error correction (ADEC);SAR ADC;asynchronous;digital error correction;multistep binary error correction}, 
doi={10.1109/JSSC.2011.2151450}, 
ISSN={0018-9200}, 
month={Aug},}
@ARTICLE{async_sar_chen_2006, 
author={S. W. M. Chen and R. W. Brodersen}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in $0.13-\mu$m CMOS}, 
year={2006}, 
volume={41}, 
number={12}, 
pages={2669-2680}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;high-speed integrated circuits;signal sampling;0.13 micron;5.3 mW;6 bit;RF subsampling;asynchronous ADC;asynchronous analog-to-digital converter;asynchronous logic circuits;asynchronous processing;digital CMOS process;digital radix calibration;high-speed conversion;high-speed integrated circuits;medium-resolution conversion;nonbinary successive approximation;series nonbinary capacitive ladder;time-interleaved ADC;Analog-digital conversion;Approximation algorithms;Bandwidth;Calibration;Circuits;Clocks;Costs;Energy consumption;Logic;Topology;Analog-to-digital conversion;analog integrated circuits;asynchronous logic circuits;calibration;capacitive ladder;comparators;high-speed integrated circuits;impulse radio;nonbinary successive approximation;ultra-wideband (UWB)}, 
doi={10.1109/JSSC.2006.884231}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{async_sar_meta_yang_2010, 
author={J. Yang and T. L. Naing and R. W. Brodersen}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 1 GS/s 6 Bit 6.7 mW Successive Approximation ADC Using Asynchronous Processing}, 
year={2010}, 
volume={45}, 
number={8}, 
pages={1469-1478}, 
keywords={CMOS integrated circuits;analogue-digital conversion;approximation theory;error correction;asynchronous processing;binary successive approximation algorithm;error correction technique;metastability;power 6.7 mW;power consumption;semi-closed loop asynchronous technique;series capacitive ladder;successive approximation ADC;time interleaving;Algorithm design and analysis;Approximation algorithms;CMOS process;Clocks;Degradation;Dynamic range;Energy consumption;Error correction;Interference;Metastasis;Analog-to-digital conversion;asynchronous logic circuits;binary successive approximation algorithm;cognitive radios;metastability;semi-closed loop;series capacitor array;time-interleaving}, 
doi={10.1109/JSSC.2010.2048139}, 
ISSN={0018-9200}, 
month={Aug},}
@ARTICLE{async_sar_meta_shikita_2012, 
author={A. Shikata and R. Sekimoto and T. Kuroda and H. Ishikuro}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS}, 
year={2012}, 
volume={47}, 
number={4}, 
pages={1022-1030}, 
keywords={CMOS integrated circuits;analogue-digital conversion;calibration;capacitors;comparators (circuits);digital-analogue conversion;low-power electronics;thermal noise;CMOS process;calibration procedure;capacitance 0.5 fF;capacitor mismatch;internal DAC resolution;internal charge redistribution DAC;internal digital-to-analog converter resolution;noise figure 46.8 dB;noise figure 58.2 dB;power efficient SAR-ADC;power efficient successive-approximation-register analog-to-digital converter;reconfigurable capacitor array;thermal noise limitation;trilevel comparator;voltage 0.5 V;word length 1 bit;Calibration;Capacitance;Capacitors;Clocks;Delay;Jitter;Noise;ADC;CMOS;low-voltage;meta-stable;reconfigurable DAC;successive approximation;tri-level comparator}, 
doi={10.1109/JSSC.2012.2185352}, 
ISSN={0018-9200}, 
month={April},}
@INPROCEEDINGS{dtl_miyahara_2008, 
author={Masaya Miyahara and Yusuke Asada and Daehwa Paik and Akira Matsuzawa}, 
booktitle={Solid-State Circuits Conference, 2008. A-SSCC '08. IEEE Asian}, 
title={A low-noise self-calibrating dynamic comparator for high-speed ADCs}, 
year={2008}, 
pages={269-272}, 
keywords={CMOS logic circuits;VHF circuits;analogue-digital conversion;clocks;comparators (circuits);flip-flops;high-speed integrated circuits;low-power electronics;nanoelectronics;frequency 250 MHz;high-speed ADC;low-noise self-calibrating dynamic latched comparator;low-power consumption;offset voltage cancellation;phase clock;size 90 nm;voltage 0.6 mV;voltage 1.0 V;voltage 1.69 mV;voltage 13.7 mV;CMOS technology;Calibration;Charge pumps;Circuit noise;Clocks;Dynamic voltage scaling;Energy consumption;Low voltage;Noise cancellation;Signal resolution}, 
doi={10.1109/ASSCC.2008.4708780}, 
month={Nov},}
@INPROCEEDINGS{dtl_khorami_2016, 
author={A. Khorami and M. B. Dastjerdi and A. F. Ahmadi}, 
booktitle={2016 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={A low-power high-speed comparator for analog to digital converters}, 
year={2016}, 
pages={2010-2013}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);low-power electronics;CMOS technology;PMOS transistors;analog-digital converters;controllable preamplifier gain;high speed comparator;low power comparator;size 0.18 mum;two stage dynamic comparator;Capacitors;Delays;Latches;MOSFET;Power demand;Delayed comparator;Dynamic comparator;High-speed comparator;Low-power comparator}, 
doi={10.1109/ISCAS.2016.7538971}, 
month={May},}
@ARTICLE{dtl_elzakker_2010, 
author={M. van Elzakker and E. van Tuijl and P. Geraedts and D. Schinkel and E. A. M. Klumperink and B. Nauta}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu W$ at 1 MS/s}, 
year={2010}, 
volume={45}, 
number={5}, 
pages={1007-1015}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);digital-analogue conversion;10 bit successive approximation ADC;10-bit charge-redistribution ADC;CMOS technology;charge-redistribution DAC;chip area;delay-line-based controller;dynamic two-stage comparator;power 1.9 $\mu$W;reference current;size 65 nm;step-wise charging;supply current;voltage 1.0 V to 1.3 V;Analog circuits;Analog-digital conversion;CMOS technology;Clocks;Delay;Energy consumption;Energy efficiency;Intelligent sensors;Voltage;Wireless sensor networks;ADC;CMOS;DAC;analog-to-digital converter;asynchronous;charge-redistribution;comparators;digital-to- analog converter;dynamic power dissipation;figure of merit;low noise;low power;low static current;sense amplifiers;sensors;smart dust;step-wise charging;successive approximation;wireless sensor networks;wireless sensors}, 
doi={10.1109/JSSC.2010.2043893}, 
ISSN={0018-9200}, 
month={May},}
@online{bsim4,
  author = {T. H. Morshed and D. D. Lu and W. Yang},
  title = {BSIM4v4.7 MOSFET Model-User's Manual},
  year = 2011,
  url = {http://www-device.eecs.berkeley.edu/bsim/Files/BSIM4/BSIM470/BSIM470_Manual.pdf},
  urldate = {2016-10-05}
}
@ARTICLE{mismatch_pelgrom_1989, 
author={M. J. M. Pelgrom and A. C. J. Duinmaijer and A. P. G. Welbers}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Matching properties of MOS transistors}, 
year={1989}, 
volume={24}, 
number={5}, 
pages={1433-1439}, 
keywords={MOS integrated circuits;insulated gate field effect transistors;semiconductor device models;MOS transistors;current factor;long-distance matching;matching properties;model;rotation of devices;substrate factor;threshold voltage;transistor area;transistor orientation;transistor separation;Analog-digital conversion;Capacitors;Circuits;Current measurement;Digital circuits;Integral equations;Limiting;MOSFETs;Random access memory;Read-write memory;Threshold voltage}, 
doi={10.1109/JSSC.1989.572629}, 
ISSN={0018-9200}, 
month={Oct},}
@ARTICLE{sar_met_murman_2016, 
author={C. H. Chan and Y. Zhu and S. W. Sin and B. Murmann and S. P. U and R. P. Martins}, 
journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
title={Metastablility in SAR ADCs}, 
year={2016}, 
volume={PP}, 
number={99}, 
pages={1-1}, 
keywords={Circuits and systems;Error analysis;Error probability;Estimation;Mathematical model;Timing;Transistors;SAR;analog-to-digital converter (ADC);comparator;metastability}, 
doi={10.1109/TCSII.2016.2554798}, 
ISSN={1549-7747}, 
month={},}
@INPROCEEDINGS{met_reduction_portman_1995, 
author={C. L. Portmann and T. H. Y. Meng}, 
booktitle={VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on}, 
title={Power-efficient metastability error reduction in CMOS flash A/D converters}, 
year={1995}, 
pages={37-38}, 
keywords={CMOS integrated circuits;Gray codes;analogue-digital conversion;comparators (circuits);errors;pipeline processing;CMOS flash A/D converters;Gray code;ROM;area overhead;comparator;external pipelining;latches;metastability error reduction;power efficiency;Circuits;Clocks;Error analysis;Frequency;Latches;Metastasis;Pipeline processing;Read only memory;Reflective binary codes;Threshold voltage}, 
doi={10.1109/VLSIC.1995.520677}, 
month={June},}
@ARTICLE{met_analysis_sar_moon_2016, 
author={A. Waters and J. Muhlestein and U. K. Moon}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Analysis of Metastability Errors in Conventional, LSB-First, and Asynchronous SAR ADCs}, 
year={2016}, 
volume={PP}, 
number={99}, 
pages={1-12}, 
keywords={Bandwidth;Bit error rate;Latches;Logic gates;Probability density function;Signal resolution;Signal to noise ratio;ADC;LSB-first;SAR;asynchronous;bit error rate;metastability},
doi={10.1109/TCSI.2016.2594256}, 
ISSN={1549-8328}, 
month={},}
@INPROCEEDINGS{pvt_met_tracking_yen_2016, 
author={Y. H. Chung and C. W. Yen}, 
booktitle={2016 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={A PVT-tracking metastability detector for asynchronous ADCs}, 
year={2016}, 
pages={1462-1465}, 
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;error statistics;BER;CMOS technology;PVT variations;PVT-tracking MDET;analog-to-digital converters;asynchronous ADC operation;asynchronous operation;bit-error-rate;flag signal;metastability detection circuit;metastability detectors;process voltage and temperature;replica-type MDET;size 90 nm;Bit error rate;Delays;Detectors;Inverters;Latches;Simulation;Analog-to-digital converter (ADC);SAR ADC;asynchronous;bit-error-rate (BER);comparator;metastability},
doi={10.1109/ISCAS.2016.7527533}, 
month={May},}
@ARTICLE{met_pipelined_adc_razavi_2014, 
author={S. Hashemi and B. Razavi}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Analysis of Metastability in Pipelined ADCs}, 
year={2014}, 
volume={49}, 
number={5}, 
pages={1198-1209}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);stability;CMOS technology;analog-to-digital converters;comparator metastability effects;pipelined ADC;pipelined converters;size 65 nm;word length 8 bit;Approximation methods;Ash;Clocks;Integrated circuit modeling;Latches;Operational amplifiers;Pipeline processing;Average conductance;metastability;multi-bit stage;multiplying DAC;pipelined ADCs;sub-ADC}, 
doi={10.1109/JSSC.2014.2305075}, 
ISSN={0018-9200}, 
month={May},}
@ARTICLE{noise_comp_sepke_2009, 
author={T. Sepke and P. Holloway and C. G. Sodini and H. S. Lee}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Noise Analysis for Comparator-Based Circuits}, 
year={2009}, 
volume={56}, 
number={3}, 
pages={541-553}, 
keywords={analogue-digital conversion;comparators (circuits);operational amplifiers;Nyquist rate;broadband noise;comparator-based switched-capacitor pipeline analog-to-digital converter;folded flicker noise;noise analysis;op-amp-based designs;virtual ground threshold detection comparator;Comparator-based switched-capacitor circuits (CBSCs);comparators;noise analysis;switched-capacitor circuits;zero-crossing-based circuits (ZCBCs)}, 
doi={10.1109/TCSI.2008.2002547}, 
ISSN={1549-8328}, 
month={March},}
@ARTICLE{ber_limit_2012, 
author={S. Guhados and P. J. Hurst and S. H. Lewis}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A Pipelined ADC With Metastability Error Rate  $< 10 ^{-15}$ Errors/Sample}, 
year={2012}, 
volume={47}, 
number={9}, 
pages={2119-2128}, 
keywords={CMOS integrated circuits;amplifiers;analogue-digital conversion;comparators (circuits);error statistics;extrapolation;sample and hold circuits;BER;CMOS process;SHA;bit error rate;comparator regeneration;current 100 $\mu A$;extrapolations;first-stage comparators;frequency 80 kHz;front-end sample-and-hold amplifier;input-referred noise;lookahead operations;metastability error rate;peak signal-to-noise-and-distortion ratio;pipelined ADC;pipelined analog-to-digital converter;power 72 mW;power consumption reduction;size 0.25 $\mu m$;time-interleaved operations;voltage 2.5 V;word length 10 bit;Bit error rate;Clocks;Inverters;Latches;Logic gates;Noise;Prototypes;Analog-to-digital converter (ADC);CMOS analog integrated circuits;bit error rate (BER);comparator;lookahead;metastability;pipelined ADC;time interleaving;triple-modular redundancy (TMR)}, 
doi={10.1109/JSSC.2012.2198773}, 
ISSN={0018-9200}, 
month={Sept},}