// Copyright 2026 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

#include <array>
#include <cstring>
#include <vector>

#include "iree/hal/api.h"
#include "iree/hal/cts/util/test_base.h"
#include "iree/hal/drivers/amdgpu/buffer.h"
#include "iree/hal/drivers/amdgpu/logical_device.h"
#include "iree/hal/drivers/amdgpu/physical_device.h"
#include "iree/hal/drivers/amdgpu/queue_affinity.h"
#include "iree/hal/drivers/amdgpu/util/info.h"
#include "iree/hal/drivers/amdgpu/util/topology.h"
#include "iree/hal/drivers/amdgpu/util/vmem.h"
#include "iree/testing/gtest.h"
#include "iree/testing/status_matchers.h"

namespace iree::hal::amdgpu {
namespace {

using iree::hal::cts::Ref;

constexpr iree_hal_queue_affinity_t kQueueAffinity0 =
    ((iree_hal_queue_affinity_t)1ull) << 0;

static void CountingReleaseCallback(void* user_data, iree_hal_buffer_t*) {
  ++*static_cast<int*>(user_data);
}

static iree_status_t QueueFillAndWait(iree_hal_device_t* device,
                                      iree_hal_queue_affinity_t queue_affinity,
                                      iree_hal_buffer_t* target_buffer,
                                      iree_device_size_t length,
                                      const void* pattern,
                                      iree_host_size_t pattern_length) {
  iree::hal::cts::SemaphoreList empty_wait;
  iree::hal::cts::SemaphoreList fill_signal(device, {0}, {1});
  IREE_RETURN_IF_ERROR(iree_hal_device_queue_fill(
      device, queue_affinity, empty_wait, fill_signal, target_buffer,
      /*target_offset=*/0, length, pattern, pattern_length,
      IREE_HAL_FILL_FLAG_NONE));
  return iree_hal_semaphore_list_wait(fill_signal, iree_infinite_timeout(),
                                      IREE_ASYNC_WAIT_FLAG_NONE);
}

static iree_status_t QueueCopyAndWait(iree_hal_device_t* device,
                                      iree_hal_queue_affinity_t queue_affinity,
                                      iree_hal_buffer_t* source_buffer,
                                      iree_hal_buffer_t* target_buffer,
                                      iree_device_size_t length) {
  iree::hal::cts::SemaphoreList empty_wait;
  iree::hal::cts::SemaphoreList copy_signal(device, {0}, {1});
  IREE_RETURN_IF_ERROR(iree_hal_device_queue_copy(
      device, queue_affinity, empty_wait, copy_signal, source_buffer,
      /*source_offset=*/0, target_buffer, /*target_offset=*/0, length,
      IREE_HAL_COPY_FLAG_NONE));
  return iree_hal_semaphore_list_wait(copy_signal, iree_infinite_timeout(),
                                      IREE_ASYNC_WAIT_FLAG_NONE);
}

static iree_status_t QueueReadbackAndWait(
    iree_hal_device_t* device, iree_hal_allocator_t* allocator,
    iree_hal_queue_affinity_t queue_affinity, iree_hal_buffer_t* source_buffer,
    iree_byte_span_t target) {
  const iree_hal_buffer_params_t readback_params = {
      /*.usage=*/IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_MAPPING,
      /*.access=*/IREE_HAL_MEMORY_ACCESS_ALL,
      /*.type=*/IREE_HAL_MEMORY_TYPE_OPTIMAL |
          IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
          IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE,
      /*.queue_affinity=*/queue_affinity,
  };
  Ref<iree_hal_buffer_t> readback_buffer;
  IREE_RETURN_IF_ERROR(iree_hal_allocator_allocate_buffer(
      allocator, readback_params, target.data_length, readback_buffer.out()));
  IREE_RETURN_IF_ERROR(QueueCopyAndWait(device, queue_affinity, source_buffer,
                                        readback_buffer, target.data_length));

  iree_hal_buffer_mapping_t readback_mapping;
  IREE_RETURN_IF_ERROR(
      iree_hal_buffer_map_range(readback_buffer, IREE_HAL_MAPPING_MODE_SCOPED,
                                IREE_HAL_MEMORY_ACCESS_READ, /*byte_offset=*/0,
                                target.data_length, &readback_mapping));
  std::memcpy(target.data, readback_mapping.contents.data, target.data_length);
  return iree_hal_buffer_unmap_range(&readback_mapping);
}

static iree_hal_buffer_params_t DeviceLocalVirtualMemoryParams() {
  return (iree_hal_buffer_params_t){
      /*.usage=*/IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_STORAGE,
      /*.access=*/IREE_HAL_MEMORY_ACCESS_ALL,
      /*.type=*/IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL,
      /*.queue_affinity=*/kQueueAffinity0,
  };
}

static iree_hal_buffer_params_t HostLocalVirtualMemoryParams() {
  return (iree_hal_buffer_params_t){
      /*.usage=*/IREE_HAL_BUFFER_USAGE_TRANSFER,
      /*.access=*/IREE_HAL_MEMORY_ACCESS_ALL,
      /*.type=*/
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE,
      /*.queue_affinity=*/kQueueAffinity0,
  };
}

static iree_hal_buffer_params_t DeviceLocalHostVisibleVirtualMemoryParams() {
  return (iree_hal_buffer_params_t){
      /*.usage=*/IREE_HAL_BUFFER_USAGE_TRANSFER,
      /*.access=*/IREE_HAL_MEMORY_ACCESS_ALL,
      /*.type=*/IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
          IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
          IREE_HAL_MEMORY_TYPE_HOST_COHERENT,
      /*.queue_affinity=*/kQueueAffinity0,
  };
}

class VirtualMemoryReservation {
 public:
  explicit VirtualMemoryReservation(iree_hal_allocator_t* allocator)
      : allocator_(allocator) {}
  ~VirtualMemoryReservation() { Reset(); }

  VirtualMemoryReservation(const VirtualMemoryReservation&) = delete;
  VirtualMemoryReservation& operator=(const VirtualMemoryReservation&) = delete;

  iree_hal_buffer_t* get() const { return buffer_; }
  iree_hal_buffer_t** out() { return &buffer_; }

  iree_status_t Release() {
    if (!buffer_) return iree_ok_status();
    iree_status_t status =
        iree_hal_allocator_virtual_memory_release(allocator_, buffer_);
    if (iree_status_is_ok(status)) buffer_ = nullptr;
    return status;
  }

  void Reset() { IREE_EXPECT_OK(Release()); }

 private:
  iree_hal_allocator_t* allocator_ = nullptr;
  iree_hal_buffer_t* buffer_ = nullptr;
};

class PhysicalMemoryAllocation {
 public:
  explicit PhysicalMemoryAllocation(iree_hal_allocator_t* allocator)
      : allocator_(allocator) {}
  ~PhysicalMemoryAllocation() { Reset(); }

  PhysicalMemoryAllocation(const PhysicalMemoryAllocation&) = delete;
  PhysicalMemoryAllocation& operator=(const PhysicalMemoryAllocation&) = delete;

  iree_hal_physical_memory_t* get() const { return memory_; }
  iree_hal_physical_memory_t** out() { return &memory_; }

  iree_status_t Release() {
    if (!memory_) return iree_ok_status();
    iree_status_t status =
        iree_hal_allocator_physical_memory_free(allocator_, memory_);
    if (iree_status_is_ok(status)) memory_ = nullptr;
    return status;
  }

  void Reset() { IREE_EXPECT_OK(Release()); }

 private:
  iree_hal_allocator_t* allocator_ = nullptr;
  iree_hal_physical_memory_t* memory_ = nullptr;
};

class VirtualMemoryMapping {
 public:
  VirtualMemoryMapping(iree_hal_allocator_t* allocator,
                       iree_hal_buffer_t* virtual_buffer,
                       iree_device_size_t virtual_offset,
                       iree_device_size_t size)
      : allocator_(allocator),
        virtual_buffer_(virtual_buffer),
        virtual_offset_(virtual_offset),
        size_(size) {}
  ~VirtualMemoryMapping() { Reset(); }

  VirtualMemoryMapping(const VirtualMemoryMapping&) = delete;
  VirtualMemoryMapping& operator=(const VirtualMemoryMapping&) = delete;

  iree_status_t Map(iree_hal_physical_memory_t* physical_memory) {
    iree_status_t status = iree_hal_allocator_virtual_memory_map(
        allocator_, virtual_buffer_, virtual_offset_, physical_memory,
        /*physical_offset=*/0, size_);
    is_mapped_ = iree_status_is_ok(status);
    return status;
  }

  iree_status_t Unmap() {
    if (!is_mapped_) return iree_ok_status();
    iree_status_t status = iree_hal_allocator_virtual_memory_unmap(
        allocator_, virtual_buffer_, virtual_offset_, size_);
    if (iree_status_is_ok(status)) is_mapped_ = false;
    return status;
  }

  void Reset() { IREE_EXPECT_OK(Unmap()); }

 private:
  iree_hal_allocator_t* allocator_ = nullptr;
  iree_hal_buffer_t* virtual_buffer_ = nullptr;
  iree_device_size_t virtual_offset_ = 0;
  iree_device_size_t size_ = 0;
  bool is_mapped_ = false;
};

static iree_status_t AllocateAndExportDevicePointer(
    iree_hal_allocator_t* allocator, iree_hal_buffer_params_t params,
    iree_device_size_t allocation_size, iree_hal_buffer_t** out_buffer,
    uint64_t* out_ptr) {
  *out_buffer = nullptr;
  *out_ptr = 0;

  iree_hal_buffer_t* buffer = nullptr;
  iree_status_t status = iree_hal_allocator_allocate_buffer(
      allocator, params, allocation_size, &buffer);
  iree_hal_external_buffer_t external_buffer = {};
  if (iree_status_is_ok(status)) {
    status = iree_hal_allocator_export_buffer(
        allocator, buffer, IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION,
        IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE, &external_buffer);
  }
  if (iree_status_is_ok(status)) {
    *out_buffer = buffer;
    *out_ptr = external_buffer.handle.device_allocation.ptr;
  } else {
    iree_hal_buffer_release(buffer);
  }
  return status;
}

static iree_hal_device_asan_observation_t QueryAsanObservation(
    iree_hal_device_t* device) {
  iree_hal_device_observation_t observation = {};
  IREE_EXPECT_OK(iree_hal_device_sample_observation(
      device, IREE_HAL_DEVICE_OBSERVATION_FLAG_SANITIZER, &observation));
  EXPECT_TRUE(iree_all_bits_set(observation.provided_flags,
                                IREE_HAL_DEVICE_OBSERVATION_FLAG_SANITIZER));
  EXPECT_EQ(IREE_HAL_DEVICE_ASAN_OBSERVATION_FLAG_ALL,
            observation.sanitizer.asan.flags);
  return observation.sanitizer.asan;
}

static iree_hal_device_asan_spec_t QueryAsanSpec(iree_hal_device_t* device) {
  const iree_hal_device_sanitizer_spec_t* sanitizer =
      iree_hal_device_spec_sanitizer(iree_hal_device_spec(device));
  EXPECT_TRUE(
      iree_all_bits_set(sanitizer->flags, IREE_HAL_DEVICE_SANITIZER_FLAG_ASAN));
  EXPECT_TRUE(
      iree_hal_asan_pool_options_is_enabled(&sanitizer->asan.pool_options));
  return sanitizer->asan;
}

static iree_hal_amdgpu_shadow_map_slab_t* FindShadowMapSlab(
    iree_hal_amdgpu_shadow_map_t* shadow_map, uint64_t slab_index) {
  for (iree_host_size_t i = 0; i < shadow_map->slab_count; ++i) {
    if (shadow_map->slabs[i].index == slab_index) {
      return &shadow_map->slabs[i];
    }
  }
  return nullptr;
}

static iree_device_size_t OversizedAllocationSize(
    const iree_hal_amdgpu_logical_device_t* logical_device) {
  const iree_device_size_t tlsf_range_length =
      logical_device->physical_devices[0]
          ->default_pool_options.tlsf_options.range_length;
  return tlsf_range_length + 1;
}

static const char* QueryHostIncompatibilityReason(
    const iree_hal_amdgpu_logical_device_options_t* options) {
  switch (iree_hal_amdgpu_logical_device_options_query_host_compatibility(
      options)) {
    case IREE_HAL_AMDGPU_LOGICAL_DEVICE_HOST_COMPATIBILITY_COMPATIBLE:
      return nullptr;
    case IREE_HAL_AMDGPU_LOGICAL_DEVICE_HOST_COMPATIBILITY_INCOMPATIBLE_HOST_TSAN_ASAN:
      return "AMDGPU ASAN is not supported in host ThreadSanitizer builds";
    default:
      return "AMDGPU logical-device options are not compatible with this host";
  }
}

class AllocatorTest : public ::testing::Test {
 protected:
  class HsaAllocation {
   public:
    explicit HsaAllocation(const iree_hal_amdgpu_libhsa_t* libhsa)
        : libhsa_(libhsa) {}

    ~HsaAllocation() { Reset(); }

    iree_status_t Allocate(hsa_amd_memory_pool_t memory_pool,
                           iree_device_size_t size) {
      Reset();
      return iree_hsa_amd_memory_pool_allocate(
          IREE_LIBHSA(libhsa_), memory_pool, (size_t)size,
          HSA_AMD_MEMORY_POOL_STANDARD_FLAG, &ptr_);
    }

    void Reset() {
      if (!ptr_) return;
      iree_hal_amdgpu_hsa_cleanup_assert_success(
          iree_hsa_amd_memory_pool_free_raw(libhsa_, ptr_));
      ptr_ = nullptr;
    }

    void* ptr() const { return ptr_; }

   private:
    const iree_hal_amdgpu_libhsa_t* libhsa_ = nullptr;
    void* ptr_ = nullptr;
  };

  static void SetUpTestSuite() {
    host_allocator_ = iree_allocator_system();
    iree_status_t status = iree_hal_amdgpu_libhsa_initialize(
        IREE_HAL_AMDGPU_LIBHSA_FLAG_NONE, iree_string_view_list_empty(),
        host_allocator_, &libhsa_);
    if (!iree_status_is_ok(status)) {
      iree_status_fprint(stderr, status);
      iree_status_free(status);
      GTEST_SKIP() << "HSA not available, skipping tests";
    }
    IREE_ASSERT_OK(iree_hal_amdgpu_system_info_query(&libhsa_, &system_info_));
    IREE_ASSERT_OK(iree_hal_amdgpu_topology_initialize_with_defaults(
        &libhsa_, &topology_));
    if (topology_.gpu_agent_count == 0) {
      GTEST_SKIP() << "no GPU devices available, skipping tests";
    }
  }

  static void TearDownTestSuite() {
    iree_hal_amdgpu_topology_deinitialize(&topology_);
    iree_hal_amdgpu_libhsa_deinitialize(&libhsa_);
  }

  class TestLogicalDevice {
   public:
    ~TestLogicalDevice() {
      iree_hal_device_release(base_device_);
      iree_hal_device_group_release(device_group_);
    }

    iree_status_t Initialize(const iree_hal_amdgpu_libhsa_t* libhsa,
                             const iree_hal_amdgpu_topology_t* topology,
                             iree_allocator_t host_allocator) {
      iree_hal_amdgpu_logical_device_options_t options;
      iree_hal_amdgpu_logical_device_options_initialize(&options);
      return InitializeWithOptions(&options, libhsa, topology, host_allocator);
    }

    iree_status_t InitializeWithOptions(
        const iree_hal_amdgpu_logical_device_options_t* options,
        const iree_hal_amdgpu_libhsa_t* libhsa,
        const iree_hal_amdgpu_topology_t* topology,
        iree_allocator_t host_allocator) {
      IREE_RETURN_IF_ERROR(create_context_.Initialize(host_allocator));
      IREE_RETURN_IF_ERROR(iree_hal_amdgpu_logical_device_create(
          IREE_SV("amdgpu"), options, libhsa, topology,
          create_context_.params(), host_allocator, &base_device_));
      return iree_hal_device_group_create_from_device(
          base_device_, create_context_.frontier_tracker(), host_allocator,
          &device_group_);
    }

    iree_hal_allocator_t* allocator() const {
      return iree_hal_device_allocator(base_device_);
    }

    iree_hal_device_t* device() const { return base_device_; }

    iree_hal_amdgpu_logical_device_t* logical_device() const {
      return (iree_hal_amdgpu_logical_device_t*)base_device_;
    }

   private:
    // Creation context supplying the proactor pool and frontier tracker.
    iree::hal::cts::DeviceCreateContext create_context_;

    // Test-owned device reference released before the topology-owning group.
    iree_hal_device_t* base_device_ = NULL;

    // Device group that owns the topology assigned to |base_device_|.
    iree_hal_device_group_t* device_group_ = NULL;
  };

  static iree_allocator_t host_allocator_;
  static iree_hal_amdgpu_libhsa_t libhsa_;
  static iree_hal_amdgpu_system_info_t system_info_;
  static iree_hal_amdgpu_topology_t topology_;
};

iree_allocator_t AllocatorTest::host_allocator_;
iree_hal_amdgpu_libhsa_t AllocatorTest::libhsa_;
iree_hal_amdgpu_system_info_t AllocatorTest::system_info_;
iree_hal_amdgpu_topology_t AllocatorTest::topology_;

TEST_F(AllocatorTest, VirtualMemoryLifecycleUsesNativeState) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));
  iree_hal_allocator_t* allocator = test_device.allocator();
  ASSERT_TRUE(iree_hal_allocator_supports_virtual_memory(allocator));

  const iree_hal_buffer_params_t params = DeviceLocalVirtualMemoryParams();
  iree_device_size_t minimum_page_size = 0;
  iree_device_size_t recommended_page_size = 0;
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_query_granularity(
      allocator, params, &minimum_page_size, &recommended_page_size));
  ASSERT_NE(0u, minimum_page_size);
  ASSERT_GE(recommended_page_size, minimum_page_size);

  hsa_amd_memory_pool_t device_memory_pool = {0};
  IREE_ASSERT_OK(iree_hal_amdgpu_find_coarse_global_memory_pool(
      &libhsa_, topology_.gpu_agents[0], &device_memory_pool));
  iree_hal_amdgpu_vmem_granularity_t native_granularity;
  IREE_ASSERT_OK(iree_hal_amdgpu_vmem_query_alloc_granularity(
      &libhsa_, device_memory_pool, &native_granularity));
  EXPECT_EQ(native_granularity.minimum, minimum_page_size);
  EXPECT_EQ(native_granularity.recommended, recommended_page_size);

  iree_hal_allocator_statistics_t before_statistics = {};
  iree_hal_allocator_query_statistics(allocator, &before_statistics);

  VirtualMemoryReservation virtual_memory(allocator);
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_reserve(
      allocator, kQueueAffinity0, recommended_page_size, virtual_memory.out()));
  ASSERT_NE(nullptr, virtual_memory.get());
  EXPECT_EQ(IREE_HAL_AMDGPU_ATOMIC_MEMORY_CELL_FLAG_DEVICE_SCOPE_32 |
                IREE_HAL_AMDGPU_ATOMIC_MEMORY_CELL_FLAG_DEVICE_SCOPE_64,
            iree_hal_amdgpu_buffer_atomic_memory_cells(virtual_memory.get()));

  PhysicalMemoryAllocation physical_memory(allocator);
  IREE_ASSERT_OK(iree_hal_allocator_physical_memory_allocate(
      allocator, params, recommended_page_size, host_allocator_,
      physical_memory.out()));
  ASSERT_NE(nullptr, physical_memory.get());

#if IREE_STATISTICS_ENABLE
  iree_hal_allocator_statistics_t allocated_statistics = {};
  iree_hal_allocator_query_statistics(allocator, &allocated_statistics);
  EXPECT_EQ(before_statistics.device_bytes_allocated + recommended_page_size,
            allocated_statistics.device_bytes_allocated);
  EXPECT_GE(allocated_statistics.device_bytes_peak, recommended_page_size);
#endif  // IREE_STATISTICS_ENABLE

  // ROCr owns the mapping state and rejects operations that require a mapping
  // before one exists.
  IREE_ASSERT_NOT_OK(iree_hal_allocator_virtual_memory_unmap(
      allocator, virtual_memory.get(), /*virtual_offset=*/0,
      recommended_page_size));
  IREE_ASSERT_NOT_OK(iree_hal_allocator_virtual_memory_protect(
      allocator, virtual_memory.get(), /*virtual_offset=*/0,
      recommended_page_size, kQueueAffinity0,
      IREE_HAL_VIRTUAL_MEMORY_ACCESS_SCOPE_DEVICE,
      IREE_HAL_MEMORY_PROTECTION_READ_WRITE));
  IREE_EXPECT_STATUS_IS(
      IREE_STATUS_INVALID_ARGUMENT,
      iree_hal_allocator_virtual_memory_protect(
          allocator, virtual_memory.get(), /*virtual_offset=*/0,
          recommended_page_size, kQueueAffinity0,
          IREE_HAL_VIRTUAL_MEMORY_ACCESS_SCOPE_NONE,
          IREE_HAL_MEMORY_PROTECTION_READ_WRITE));
  IREE_EXPECT_STATUS_IS(
      IREE_STATUS_INVALID_ARGUMENT,
      iree_hal_allocator_virtual_memory_protect(
          allocator, virtual_memory.get(), /*virtual_offset=*/0,
          recommended_page_size, kQueueAffinity0,
          (iree_hal_virtual_memory_access_scope_t)1u << 31,
          IREE_HAL_MEMORY_PROTECTION_READ_WRITE));

  VirtualMemoryMapping mapping(allocator, virtual_memory.get(),
                               /*virtual_offset=*/0, recommended_page_size);
  IREE_ASSERT_OK(mapping.Map(physical_memory.get()));

  // Native mapping state also rejects overlapping mappings without a second
  // driver-owned ownership registry.
  IREE_ASSERT_NOT_OK(iree_hal_allocator_virtual_memory_map(
      allocator, virtual_memory.get(), /*virtual_offset=*/0,
      physical_memory.get(), /*physical_offset=*/0, recommended_page_size));

  // ROCr rejects releasing an address reservation while mappings remain. The
  // failed operation must leave the same HAL buffer available for retry.
  IREE_ASSERT_STATUS_IS(IREE_STATUS_FAILED_PRECONDITION,
                        virtual_memory.Release());

  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_protect(
      allocator, virtual_memory.get(), /*virtual_offset=*/0,
      recommended_page_size, kQueueAffinity0,
      IREE_HAL_VIRTUAL_MEMORY_ACCESS_SCOPE_DEVICE,
      IREE_HAL_MEMORY_PROTECTION_READ_WRITE));

  constexpr iree_device_size_t kTouchedSize = 256;
  ASSERT_GE(recommended_page_size, kTouchedSize);
  constexpr uint32_t kPattern = 0xA110CA7Eu;
  IREE_ASSERT_OK(QueueFillAndWait(test_device.device(), kQueueAffinity0,
                                  virtual_memory.get(), kTouchedSize, &kPattern,
                                  sizeof(kPattern)));
  std::array<uint32_t, kTouchedSize / sizeof(uint32_t)> observed = {};
  IREE_ASSERT_OK(QueueReadbackAndWait(
      test_device.device(), allocator, kQueueAffinity0, virtual_memory.get(),
      iree_make_byte_span(observed.data(), sizeof(observed))));
  for (uint32_t value : observed) {
    EXPECT_EQ(kPattern, value);
  }

  IREE_ASSERT_OK(mapping.Unmap());

  // Remapping the same backing revalidates the immutable reservation contract
  // without retaining a duplicate HAL mapping ledger.
  IREE_ASSERT_OK(mapping.Map(physical_memory.get()));
  IREE_ASSERT_OK(mapping.Unmap());
  IREE_ASSERT_OK(physical_memory.Release());

#if IREE_STATISTICS_ENABLE
  iree_hal_allocator_statistics_t freed_statistics = {};
  iree_hal_allocator_query_statistics(allocator, &freed_statistics);
  EXPECT_EQ(before_statistics.device_bytes_freed + recommended_page_size,
            freed_statistics.device_bytes_freed);
#endif  // IREE_STATISTICS_ENABLE

  IREE_ASSERT_OK(virtual_memory.Release());
}

TEST_F(AllocatorTest, VirtualMemoryMapsMinimumGranuleAcrossPools) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));
  iree_hal_allocator_t* allocator = test_device.allocator();
  ASSERT_TRUE(iree_hal_allocator_supports_virtual_memory(allocator));

  const iree_hal_buffer_params_t device_params =
      DeviceLocalVirtualMemoryParams();
  iree_device_size_t device_minimum_page_size = 0;
  iree_device_size_t device_recommended_page_size = 0;
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_query_granularity(
      allocator, device_params, &device_minimum_page_size,
      &device_recommended_page_size));
  ASSERT_NE(0u, device_minimum_page_size);
  ASSERT_GE(device_recommended_page_size, device_minimum_page_size);

  const iree_hal_buffer_params_t host_params =
      DeviceLocalHostVisibleVirtualMemoryParams();
  iree_device_size_t host_minimum_page_size = 0;
  iree_device_size_t host_recommended_page_size = 0;
  iree_status_t host_granularity_status =
      iree_hal_allocator_virtual_memory_query_granularity(
          allocator, host_params, &host_minimum_page_size,
          &host_recommended_page_size);
  if (iree_status_is_invalid_argument(host_granularity_status)) {
    iree_status_free(host_granularity_status);
    GTEST_SKIP() << "device-local host-visible VMM backing is unavailable";
  }
  IREE_ASSERT_OK(host_granularity_status);
  ASSERT_NE(0u, host_minimum_page_size);
  ASSERT_GE(host_recommended_page_size, host_minimum_page_size);

  const iree_device_size_t reservation_size =
      iree_max(device_recommended_page_size, host_minimum_page_size);
  ASSERT_TRUE(iree_device_size_has_alignment(reservation_size,
                                             device_minimum_page_size));

  VirtualMemoryReservation virtual_memory(allocator);
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_reserve(
      allocator, kQueueAffinity0, reservation_size, virtual_memory.out()));

  PhysicalMemoryAllocation physical_memory(allocator);
  IREE_ASSERT_OK(iree_hal_allocator_physical_memory_allocate(
      allocator, host_params, host_minimum_page_size, host_allocator_,
      physical_memory.out()));

  VirtualMemoryMapping mapping(allocator, virtual_memory.get(),
                               /*virtual_offset=*/0, host_minimum_page_size);
  IREE_ASSERT_OK(mapping.Map(physical_memory.get()));
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_protect(
      allocator, virtual_memory.get(), /*virtual_offset=*/0,
      host_minimum_page_size, kQueueAffinity0,
      IREE_HAL_VIRTUAL_MEMORY_ACCESS_SCOPE_HOST,
      IREE_HAL_MEMORY_PROTECTION_READ_WRITE));

  volatile uint32_t* host_ptr = static_cast<volatile uint32_t*>(
      iree_hal_amdgpu_buffer_device_pointer(virtual_memory.get()));
  ASSERT_NE(nullptr, host_ptr);
  constexpr uint32_t kHostPattern = 0x484F5354u;
  host_ptr[0] = kHostPattern;
  EXPECT_EQ(kHostPattern, host_ptr[0]);

  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_protect(
      allocator, virtual_memory.get(), /*virtual_offset=*/0,
      host_minimum_page_size, kQueueAffinity0,
      IREE_HAL_VIRTUAL_MEMORY_ACCESS_SCOPE_ALL,
      IREE_HAL_MEMORY_PROTECTION_READ_WRITE));

  constexpr iree_device_size_t kTouchedSize = 256;
  ASSERT_GE(host_minimum_page_size, kTouchedSize);
  constexpr uint32_t kDevicePattern = 0x414C4C21u;
  IREE_ASSERT_OK(QueueFillAndWait(test_device.device(), kQueueAffinity0,
                                  virtual_memory.get(), kTouchedSize,
                                  &kDevicePattern, sizeof(kDevicePattern)));
  for (iree_host_size_t i = 0; i < kTouchedSize / sizeof(uint32_t); ++i) {
    EXPECT_EQ(kDevicePattern, host_ptr[i]);
  }

  IREE_ASSERT_OK(mapping.Unmap());
}

TEST_F(AllocatorTest,
       VirtualMemoryCrossDeviceBackingPreservesReservationContract) {
  if (topology_.gpu_agent_count < 2) {
    GTEST_SKIP() << "cross-device VMM requires at least two GPU agents";
  }

  const iree_hal_amdgpu_queue_affinity_domain_t affinity_domain = {
      /*.supported_affinity=*/IREE_HAL_QUEUE_AFFINITY_ANY,
      /*.physical_device_count=*/topology_.gpu_agent_count,
      /*.queue_count_per_physical_device=*/topology_.gpu_agent_queue_count,
  };
  iree_hal_queue_affinity_t backing_affinity = 0;
  IREE_ASSERT_OK(iree_hal_amdgpu_queue_affinity_for_physical_device(
      affinity_domain, /*physical_device_ordinal=*/1, &backing_affinity));

  hsa_amd_memory_pool_t backing_pool = {0};
  IREE_ASSERT_OK(iree_hal_amdgpu_find_coarse_global_memory_pool(
      &libhsa_, topology_.gpu_agents[1], &backing_pool));
  iree_hal_amdgpu_atomic_memory_source_masks_t backing_source_masks;
  IREE_ASSERT_OK(iree_hal_amdgpu_atomic_memory_query_source_masks(
      &libhsa_, &topology_, backing_pool, HSA_AMD_MEMORY_POOL_STANDARD_FLAG,
      &backing_source_masks));
  const iree_hal_amdgpu_atomic_memory_cell_flags_t backing_cells =
      iree_hal_amdgpu_atomic_memory_select_device_cells(
          &backing_source_masks,
          /*device_mask=*/(iree_hal_amdgpu_gpu_agent_mask_t)1u << 0);

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));
  iree_hal_allocator_t* allocator = test_device.allocator();

  iree_hal_buffer_params_t reservation_params =
      DeviceLocalVirtualMemoryParams();
  iree_device_size_t reservation_minimum_page_size = 0;
  iree_device_size_t reservation_recommended_page_size = 0;
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_query_granularity(
      allocator, reservation_params, &reservation_minimum_page_size,
      &reservation_recommended_page_size));
  ASSERT_NE(0u, reservation_minimum_page_size);
  ASSERT_GE(reservation_recommended_page_size, reservation_minimum_page_size);

  iree_hal_buffer_params_t backing_params = DeviceLocalVirtualMemoryParams();
  backing_params.queue_affinity = backing_affinity;
  iree_device_size_t backing_minimum_page_size = 0;
  iree_device_size_t backing_recommended_page_size = 0;
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_query_granularity(
      allocator, backing_params, &backing_minimum_page_size,
      &backing_recommended_page_size));
  ASSERT_NE(0u, backing_minimum_page_size);
  ASSERT_GE(backing_recommended_page_size, backing_minimum_page_size);

  const iree_device_size_t mapping_size = iree_max(
      reservation_recommended_page_size, backing_recommended_page_size);
  VirtualMemoryReservation virtual_memory(allocator);
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_reserve(
      allocator, kQueueAffinity0, mapping_size, virtual_memory.out()));
  const iree_hal_amdgpu_atomic_memory_cell_flags_t reservation_cells =
      iree_hal_amdgpu_buffer_atomic_memory_cells(virtual_memory.get());

  PhysicalMemoryAllocation physical_memory(allocator);
  IREE_ASSERT_OK(iree_hal_allocator_physical_memory_allocate(
      allocator, backing_params, mapping_size, host_allocator_,
      physical_memory.out()));

  VirtualMemoryMapping mapping(allocator, virtual_memory.get(),
                               /*virtual_offset=*/0, mapping_size);
  if (!iree_all_bits_set(backing_cells, reservation_cells)) {
    IREE_EXPECT_STATUS_IS(IREE_STATUS_INVALID_ARGUMENT,
                          mapping.Map(physical_memory.get()));
    return;
  }
  IREE_ASSERT_OK(mapping.Map(physical_memory.get()));
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_protect(
      allocator, virtual_memory.get(), /*virtual_offset=*/0, mapping_size,
      kQueueAffinity0, IREE_HAL_VIRTUAL_MEMORY_ACCESS_SCOPE_DEVICE,
      IREE_HAL_MEMORY_PROTECTION_READ_WRITE));

  constexpr iree_device_size_t kTouchedSize = 256;
  constexpr uint32_t kPattern = 0xC2055DE1u;
  IREE_ASSERT_OK(QueueFillAndWait(test_device.device(), kQueueAffinity0,
                                  virtual_memory.get(), kTouchedSize, &kPattern,
                                  sizeof(kPattern)));
  std::array<uint32_t, kTouchedSize / sizeof(uint32_t)> observed = {};
  IREE_ASSERT_OK(QueueReadbackAndWait(
      test_device.device(), allocator, kQueueAffinity0, virtual_memory.get(),
      iree_make_byte_span(observed.data(), sizeof(observed))));
  for (uint32_t value : observed) {
    EXPECT_EQ(kPattern, value);
  }
  IREE_ASSERT_OK(mapping.Unmap());
}

TEST_F(AllocatorTest, VirtualMemoryRejectsPhysicalMemoryFromAnotherState) {
  TestLogicalDevice source_device;
  IREE_ASSERT_OK(
      source_device.Initialize(&libhsa_, &topology_, host_allocator_));
  TestLogicalDevice destination_device;
  IREE_ASSERT_OK(
      destination_device.Initialize(&libhsa_, &topology_, host_allocator_));
  iree_hal_allocator_t* source_allocator = source_device.allocator();
  iree_hal_allocator_t* destination_allocator = destination_device.allocator();

  const iree_hal_buffer_params_t params = DeviceLocalVirtualMemoryParams();
  iree_device_size_t minimum_page_size = 0;
  iree_device_size_t recommended_page_size = 0;
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_query_granularity(
      source_allocator, params, &minimum_page_size, &recommended_page_size));
  ASSERT_NE(0u, minimum_page_size);
  ASSERT_GE(recommended_page_size, minimum_page_size);

  PhysicalMemoryAllocation physical_memory(source_allocator);
  IREE_ASSERT_OK(iree_hal_allocator_physical_memory_allocate(
      source_allocator, params, recommended_page_size, host_allocator_,
      physical_memory.out()));
  IREE_EXPECT_STATUS_IS(IREE_STATUS_INVALID_ARGUMENT,
                        iree_hal_allocator_physical_memory_free(
                            destination_allocator, physical_memory.get()));

  VirtualMemoryReservation virtual_memory(destination_allocator);
  IREE_ASSERT_OK(iree_hal_allocator_virtual_memory_reserve(
      destination_allocator, kQueueAffinity0, recommended_page_size,
      virtual_memory.out()));
  IREE_EXPECT_STATUS_IS(
      IREE_STATUS_INVALID_ARGUMENT,
      iree_hal_allocator_virtual_memory_map(
          destination_allocator, virtual_memory.get(), /*virtual_offset=*/0,
          physical_memory.get(), /*physical_offset=*/0, recommended_page_size));
}

TEST_F(AllocatorTest, VirtualMemoryRejectsHostLocalBacking) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));
  iree_hal_allocator_t* allocator = test_device.allocator();

  iree_device_size_t minimum_page_size = 0;
  iree_device_size_t recommended_page_size = 0;
  IREE_EXPECT_STATUS_IS(IREE_STATUS_INVALID_ARGUMENT,
                        iree_hal_allocator_virtual_memory_query_granularity(
                            allocator, HostLocalVirtualMemoryParams(),
                            &minimum_page_size, &recommended_page_size));
}

TEST_F(AllocatorTest, AsanStateReservesDefaultShadowMapWhenEnabled) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  iree_hal_amdgpu_asan_state_t* asan_state =
      &test_device.logical_device()->asan;
  EXPECT_TRUE(iree_hal_amdgpu_asan_state_is_enabled(asan_state));

  iree_hal_amdgpu_shadow_map_t* shadow_map =
      iree_hal_amdgpu_asan_state_shadow_map(asan_state);
  ASSERT_NE(shadow_map, nullptr);
  EXPECT_EQ(shadow_map->shadow_scale_shift, options.asan.shadow_scale_shift);
  EXPECT_EQ(shadow_map->reservation_size, options.asan.shadow_size);
  EXPECT_EQ(shadow_map->application_window_base, 0u);
  EXPECT_EQ(shadow_map->application_window_size,
            options.asan.shadow_size << options.asan.shadow_scale_shift);
  EXPECT_GE(shadow_map->slab_size, options.asan.shadow_slab_size);
  EXPECT_TRUE(iree_device_size_is_power_of_two(shadow_map->slab_size));
  EXPECT_EQ(shadow_map->mapping_mode,
            IREE_HAL_AMDGPU_SHADOW_MAP_MAPPING_MODE_SPARSE);
  EXPECT_EQ(shadow_map->hsa.memory_type,
            IREE_HAL_AMDGPU_VMEM_MEMORY_TYPE_DEFAULT);
  EXPECT_EQ(shadow_map->initial_slab_value, 0xFAu);
  EXPECT_LE(shadow_map->slab_count,
            shadow_map->reservation_size / shadow_map->slab_size);
  EXPECT_NE(asan_state->owned_application_base_ptr, nullptr);
  EXPECT_EQ(asan_state->owned_application_size,
            options.asan.owned_application_size);
  ASSERT_NE(asan_state->application_free_ranges, nullptr);
  const uint64_t owned_application_base =
      reinterpret_cast<uintptr_t>(asan_state->owned_application_base_ptr);
  const uint64_t owned_application_end =
      owned_application_base + asan_state->owned_application_size;
  iree_device_size_t free_length = 0;
  uint64_t previous_range_end = owned_application_base;
  for (const iree_hal_amdgpu_asan_application_range_t* free_range =
           asan_state->application_free_ranges;
       free_range; free_range = free_range->next) {
    ASSERT_GE(free_range->address, owned_application_base);
    ASSERT_GE(free_range->address, previous_range_end);
    ASSERT_LE(free_range->address, owned_application_end);
    ASSERT_LE(free_range->length, owned_application_end - free_range->address);
    ASSERT_LE(free_length,
              asan_state->owned_application_size - free_range->length);
    free_length += free_range->length;
    previous_range_end = free_range->address + free_range->length;
  }
  ASSERT_LE(free_length, asan_state->owned_application_size);
  const iree_device_size_t reserved_application_length =
      asan_state->owned_application_size - free_length;
  if (reserved_application_length > 0) {
    EXPECT_GT(shadow_map->slab_count, 0u);
  }

  iree_hal_amdgpu_asan_config_t config;
  iree_hal_amdgpu_asan_state_populate_config(asan_state, &config);
  EXPECT_EQ(config.record_length, sizeof(config));
  EXPECT_EQ(config.abi_version, IREE_HAL_AMDGPU_ASAN_CONFIG_ABI_VERSION_0);
  EXPECT_EQ(config.flags, IREE_HAL_AMDGPU_ASAN_CONFIG_FLAG_ENABLED);
  EXPECT_EQ(config.shadow_scale_shift, shadow_map->shadow_scale_shift);
  EXPECT_EQ(config.shadow_base, shadow_map->shadow_base);
  EXPECT_EQ(config.application_window_base,
            shadow_map->application_window_base);
  EXPECT_EQ(config.application_window_size,
            shadow_map->application_window_size);
  EXPECT_EQ(config.shadow_size, shadow_map->reservation_size);
  EXPECT_EQ(config.shadow_slab_size, shadow_map->slab_size);
  for (iree_host_size_t i = 0; i < IREE_ARRAYSIZE(config.reserved); ++i) {
    EXPECT_EQ(config.reserved[i], 0u);
  }
}

TEST_F(AllocatorTest, AsanHostLocalShadowBackingMapsPinnedHostSlabs) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  options.asan.shadow_backing = IREE_HAL_AMDGPU_ASAN_SHADOW_BACKING_HOST_LOCAL;
  options.asan.shadow_slab_size = 2 * 1024 * 1024;
  options.asan.quarantine_size = 0;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  iree_hal_amdgpu_asan_state_t* asan_state =
      &test_device.logical_device()->asan;
  iree_hal_amdgpu_shadow_map_t* shadow_map =
      iree_hal_amdgpu_asan_state_shadow_map(asan_state);
  ASSERT_NE(shadow_map, nullptr);
  EXPECT_EQ(shadow_map->hsa.memory_type,
            IREE_HAL_AMDGPU_VMEM_MEMORY_TYPE_PINNED_HOST);
  EXPECT_EQ(shadow_map->hsa.memory_pool.handle,
            test_device.logical_device()
                ->physical_devices[0]
                ->coarse_block_pools.large.memory_pool.handle);

  const iree_host_size_t initial_slab_count = shadow_map->slab_count;
  IREE_ASSERT_OK(iree_hal_amdgpu_shadow_map_map_slab(shadow_map, 0));
  ASSERT_GE(shadow_map->slab_count, initial_slab_count);

  iree_hal_amdgpu_shadow_map_slab_t* shadow_slab =
      FindShadowMapSlab(shadow_map, 0);
  ASSERT_NE(shadow_slab, nullptr);

  constexpr uint8_t kHeapRedzoneShadowValue = 0xFAu;
  uint8_t shadow_byte = 0;
  IREE_ASSERT_OK(iree_hsa_memory_copy(IREE_LIBHSA(&libhsa_), &shadow_byte,
                                      shadow_slab->base_ptr,
                                      sizeof(shadow_byte)));
  EXPECT_EQ(shadow_byte, kHeapRedzoneShadowValue);
}

TEST_F(AllocatorTest, AsanShadowWritesSplitPhysicalSlabs) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  options.asan.shadow_slab_size = 2 * 1024 * 1024;
  options.asan.quarantine_size = 0;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  iree_hal_amdgpu_asan_state_t* asan_state =
      &test_device.logical_device()->asan;
  iree_hal_amdgpu_shadow_map_t* shadow_map =
      iree_hal_amdgpu_asan_state_shadow_map(asan_state);
  ASSERT_NE(shadow_map, nullptr);

  // Publish a small application range whose shadow bytes straddle two
  // independently backed physical slabs. Both publication and release must
  // split their HSA memory operations at the slab boundary.
  const iree_device_size_t shadow_granule = (iree_device_size_t)1ull
                                            << shadow_map->shadow_scale_shift;
  const uint64_t owned_application_base =
      reinterpret_cast<uintptr_t>(asan_state->owned_application_base_ptr);
  const uint64_t owned_shadow_offset =
      owned_application_base >> shadow_map->shadow_scale_shift;
  const uint64_t slab_boundary_shadow_offset =
      iree_device_align(owned_shadow_offset + 4, shadow_map->slab_size);
  const uint64_t application_address = (slab_boundary_shadow_offset - 4)
                                       << shadow_map->shadow_scale_shift;
  const iree_device_size_t application_length = 8 * shadow_granule;
  ASSERT_LE(application_address,
            owned_application_base + asan_state->owned_application_size);
  ASSERT_LE(application_length, owned_application_base +
                                    asan_state->owned_application_size -
                                    application_address);

  IREE_ASSERT_OK(iree_hal_amdgpu_asan_state_publish_allocated_range(
      asan_state, application_address, application_length, application_address,
      application_length));
  iree_hal_amdgpu_asan_state_publish_released_range(
      asan_state, application_address, application_length);
}

TEST_F(AllocatorTest,
       AsanDeviceLocalAllocationQuarantinesReleasedApplicationRange) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH;
  params.queue_affinity = 1ull;

  iree_hal_buffer_t* first_buffer = nullptr;
  uint64_t first_ptr = 0;
  IREE_ASSERT_OK(AllocateAndExportDevicePointer(test_device.allocator(), params,
                                                /*allocation_size=*/4096,
                                                &first_buffer, &first_ptr));
  iree_hal_buffer_release(first_buffer);

  iree_hal_buffer_t* second_buffer = nullptr;
  uint64_t second_ptr = 0;
  IREE_ASSERT_OK(AllocateAndExportDevicePointer(test_device.allocator(), params,
                                                /*allocation_size=*/4096,
                                                &second_buffer, &second_ptr));
  EXPECT_NE(second_ptr, first_ptr);
  iree_hal_buffer_release(second_buffer);
}

TEST_F(
    AllocatorTest,
    AsanDeviceLocalAllocationReusesReleasedApplicationRangeWhenUnquarantined) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  options.asan.quarantine_size = 0;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH;
  params.queue_affinity = 1ull;

  iree_hal_buffer_t* first_buffer = nullptr;
  uint64_t first_ptr = 0;
  IREE_ASSERT_OK(AllocateAndExportDevicePointer(test_device.allocator(), params,
                                                /*allocation_size=*/4096,
                                                &first_buffer, &first_ptr));
  iree_hal_buffer_release(first_buffer);

  iree_hal_buffer_t* second_buffer = nullptr;
  uint64_t second_ptr = 0;
  IREE_ASSERT_OK(AllocateAndExportDevicePointer(test_device.allocator(), params,
                                                /*allocation_size=*/4096,
                                                &second_buffer, &second_ptr));
  EXPECT_EQ(second_ptr, first_ptr);
  iree_hal_buffer_release(second_buffer);
}

TEST_F(AllocatorTest, AsanDiagnosticsExposeDefaultQuarantineRetention) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  options.default_pool.range_length = 4096;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  const iree_hal_device_asan_spec_t asan_spec =
      QueryAsanSpec(test_device.device());
  EXPECT_EQ(asan_spec.pool_options.quarantine_size,
            options.asan.quarantine_size);

  iree_hal_device_asan_observation_t asan =
      QueryAsanObservation(test_device.device());
  EXPECT_EQ(asan.quarantine_size, 0u);
  EXPECT_EQ(asan.quarantine_eviction_count, 0u);
  const uint64_t initial_shadow_mapped_slab_count =
      asan.shadow_mapped_slab_count;
  const uint64_t initial_shadow_committed_size = asan.shadow_committed_size;

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH;
  params.queue_affinity = 1ull;

  iree_hal_buffer_t* buffer = nullptr;
  uint64_t ptr = 0;
  const iree_device_size_t allocation_size =
      OversizedAllocationSize(test_device.logical_device());
  IREE_ASSERT_OK(AllocateAndExportDevicePointer(
      test_device.allocator(), params, allocation_size, &buffer, &ptr));
  iree_hal_buffer_release(buffer);

  asan = QueryAsanObservation(test_device.device());
  EXPECT_GT(asan.quarantine_size, 0u);
  EXPECT_EQ(asan.quarantine_eviction_count, 0u);
  EXPECT_GE(asan.shadow_mapped_slab_count, initial_shadow_mapped_slab_count);
  EXPECT_GE(asan.shadow_committed_size, initial_shadow_committed_size);
}

TEST_F(AllocatorTest, AsanDiagnosticsExposeZeroQuarantineRelease) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  options.asan.quarantine_size = 0;
  options.default_pool.range_length = 4096;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));
  const iree_hal_device_asan_spec_t asan_spec =
      QueryAsanSpec(test_device.device());
  EXPECT_EQ(asan_spec.pool_options.quarantine_size, 0u);

  iree_hal_device_asan_observation_t asan =
      QueryAsanObservation(test_device.device());
  const uint64_t initial_quarantine_eviction_count =
      asan.quarantine_eviction_count;
  const uint64_t initial_shadow_mapped_slab_count =
      asan.shadow_mapped_slab_count;
  const uint64_t initial_shadow_committed_size = asan.shadow_committed_size;

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH;
  params.queue_affinity = 1ull;

  iree_hal_buffer_t* buffer = nullptr;
  uint64_t ptr = 0;
  const iree_device_size_t allocation_size =
      OversizedAllocationSize(test_device.logical_device());
  IREE_ASSERT_OK(AllocateAndExportDevicePointer(
      test_device.allocator(), params, allocation_size, &buffer, &ptr));
  iree_hal_buffer_release(buffer);

  asan = QueryAsanObservation(test_device.device());
  EXPECT_EQ(asan.quarantine_size, 0u);
  EXPECT_EQ(asan.quarantine_eviction_count,
            initial_quarantine_eviction_count + 1);
  EXPECT_GE(asan.shadow_mapped_slab_count, initial_shadow_mapped_slab_count);
  EXPECT_GE(asan.shadow_committed_size, initial_shadow_committed_size);
}

TEST_F(AllocatorTest, QueryMemoryHeapsReportsHsaLimits) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  iree_host_size_t heap_count = 0;
  IREE_EXPECT_STATUS_IS(IREE_STATUS_OUT_OF_RANGE,
                        iree_hal_allocator_query_memory_heaps(
                            test_device.allocator(),
                            /*capacity=*/0, /*heaps=*/NULL, &heap_count));
  ASSERT_GE(heap_count, 2u);
  ASSERT_LE(heap_count, 4u);

  std::array<iree_hal_allocator_memory_heap_t, 4> heaps;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(), &heap_count));
  ASSERT_GE(heap_count, 2u);
  ASSERT_LE(heap_count, heaps.size());

  for (iree_host_size_t i = 0; i < heap_count; ++i) {
    const iree_hal_allocator_memory_heap_t& heap = heaps[i];
    EXPECT_NE(heap.max_allocation_size, 0u);
    EXPECT_NE(heap.max_allocation_size, ~(iree_device_size_t)0);
    EXPECT_NE(heap.min_alignment, 0u);
    EXPECT_TRUE(iree_device_size_is_power_of_two(heap.min_alignment));

    EXPECT_EQ(heap.atomic_operations.device_scope_32,
              IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    EXPECT_EQ(heap.atomic_operations.device_scope_64,
              IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    EXPECT_TRUE(heap.atomic_operations.system_scope_32 ==
                    IREE_HAL_ATOMIC_OPERATION_FLAG_NONE ||
                heap.atomic_operations.system_scope_32 ==
                    IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    EXPECT_TRUE(heap.atomic_operations.system_scope_64 ==
                    IREE_HAL_ATOMIC_OPERATION_FLAG_NONE ||
                heap.atomic_operations.system_scope_64 ==
                    IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    if (iree_all_bits_set(heap.type, IREE_HAL_MEMORY_TYPE_HOST_COHERENT)) {
      EXPECT_EQ(heap.atomic_operations.system_scope_32,
                IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
      EXPECT_EQ(heap.atomic_operations.system_scope_64,
                IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    }
  }
}

TEST_F(AllocatorTest, QueryMemoryHeapCountRequiresDeviceFineDirectHostAccess) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  bool all_device_fine_pools_available = true;
  for (iree_host_size_t i = 0;
       i < test_device.logical_device()->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        test_device.logical_device()->physical_devices[i];
    all_device_fine_pools_available &=
        physical_device->memory_system.device_local.fine_host_visible;
    physical_device->memory_system.svm.direct_host_access = 1;
  }

  std::array<iree_hal_allocator_memory_heap_t, 4> heaps;
  iree_host_size_t direct_access_heap_count = 0;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(),
      &direct_access_heap_count));

  test_device.logical_device()
      ->physical_devices[0]
      ->memory_system.svm.direct_host_access = 0;
  iree_host_size_t restricted_access_heap_count = 0;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(),
      &restricted_access_heap_count));
  EXPECT_EQ(direct_access_heap_count,
            restricted_access_heap_count +
                (all_device_fine_pools_available ? 1u : 0u));
}

TEST_F(AllocatorTest, AdvertisedMemoryHeapsAreAllocatable) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));
  for (iree_host_size_t i = 0;
       i < test_device.logical_device()->physical_device_count; ++i) {
    test_device.logical_device()
        ->physical_devices[i]
        ->memory_system.svm.direct_host_access = 0;
  }

  std::array<iree_hal_allocator_memory_heap_t, 4> heaps;
  iree_host_size_t heap_count = 0;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(), &heap_count));
  for (iree_host_size_t heap_index = 0; heap_index < heap_count; ++heap_index) {
    const iree_hal_allocator_memory_heap_t& heap = heaps[heap_index];
    ASSERT_TRUE(
        iree_all_bits_set(heap.allowed_usage, IREE_HAL_BUFFER_USAGE_TRANSFER));
    for (iree_host_size_t device_index = 0;
         device_index < test_device.logical_device()->physical_device_count;
         ++device_index) {
      iree_hal_buffer_params_t params = {0};
      params.type = heap.type;
      params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER;
      params.queue_affinity = ((iree_hal_queue_affinity_t)1) << device_index;
      params.min_alignment = heap.min_alignment;
      iree_hal_buffer_params_t resolved_params = {0};
      iree_device_size_t resolved_allocation_size = 0;
      const iree_hal_buffer_compatibility_t compatibility =
          iree_hal_allocator_query_buffer_compatibility(
              test_device.allocator(), params, heap.min_alignment,
              &resolved_params, &resolved_allocation_size);
      EXPECT_TRUE(iree_all_bits_set(compatibility,
                                    IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE))
          << "heap " << heap_index << " is not allocatable by queue "
          << device_index;
    }
  }
}

TEST_F(AllocatorTest, DirectHostAccessDoesNotImplyUnifiedMemory) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));
  for (iree_host_size_t i = 0;
       i < test_device.logical_device()->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        test_device.logical_device()->physical_devices[i];
    physical_device->memory_system.device_local.unified_memory = 0;
    physical_device->memory_system.svm.direct_host_access = 1;
  }

  iree_hal_buffer_params_t params = {0};
  params.type =
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_MAPPING_SCOPED;
  params.queue_affinity = kQueueAffinity0;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  EXPECT_EQ(IREE_HAL_BUFFER_COMPATIBILITY_NONE,
            iree_hal_allocator_query_buffer_compatibility(
                test_device.allocator(), params, /*allocation_size=*/4096,
                &resolved_params, &resolved_allocation_size));

  std::array<iree_hal_allocator_memory_heap_t, 4> heaps;
  iree_host_size_t heap_count = 0;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(), &heap_count));
  for (iree_host_size_t i = 0; i < heap_count; ++i) {
    EXPECT_FALSE(iree_all_bits_set(
        heaps[i].type,
        IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL));
  }
}

TEST_F(AllocatorTest, UnifiedMemorySatisfiesDualLocality) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.suppress_device_fine_memory = 1;

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));
  for (iree_host_size_t i = 0;
       i < test_device.logical_device()->physical_device_count; ++i) {
    test_device.logical_device()
        ->physical_devices[i]
        ->memory_system.device_local.unified_memory = 1;
  }

  iree_hal_buffer_params_t params = {0};
  params.type =
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.access = IREE_HAL_MEMORY_ACCESS_ALL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_MAPPING_SCOPED;
  params.queue_affinity = kQueueAffinity0;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  const iree_hal_buffer_compatibility_t compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), params, /*allocation_size=*/4096,
          &resolved_params, &resolved_allocation_size);
  EXPECT_TRUE(iree_all_bits_set(
      compatibility, IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE |
                         IREE_HAL_BUFFER_COMPATIBILITY_IMPORTABLE |
                         IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER));
  EXPECT_FALSE(iree_any_bit_set(compatibility,
                                IREE_HAL_BUFFER_COMPATIBILITY_LOW_PERFORMANCE));
  EXPECT_TRUE(iree_all_bits_set(resolved_params.type,
                                IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
                                    IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL));

  iree_hal_buffer_params_t host_visible_params = params;
  host_visible_params.type =
      IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL | IREE_HAL_MEMORY_TYPE_HOST_VISIBLE;
  iree_hal_buffer_params_t resolved_host_visible_params = {0};
  iree_device_size_t resolved_host_visible_allocation_size = 0;
  const iree_hal_buffer_compatibility_t host_visible_compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), host_visible_params,
          /*allocation_size=*/4096, &resolved_host_visible_params,
          &resolved_host_visible_allocation_size);
  EXPECT_TRUE(
      iree_all_bits_set(host_visible_compatibility,
                        IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE |
                            IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER));
  EXPECT_FALSE(iree_any_bit_set(host_visible_compatibility,
                                IREE_HAL_BUFFER_COMPATIBILITY_LOW_PERFORMANCE));
  EXPECT_TRUE(iree_all_bits_set(resolved_host_visible_params.type,
                                IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
                                    IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_VISIBLE));

  iree_hal_buffer_t* buffer = NULL;
  IREE_ASSERT_OK(iree_hal_allocator_allocate_buffer(
      test_device.allocator(), params, /*allocation_size=*/4096, &buffer));
  EXPECT_TRUE(iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                                IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
                                    IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL));
  iree_hal_buffer_release(buffer);

  std::array<iree_hal_allocator_memory_heap_t, 4> heaps;
  iree_host_size_t heap_count = 0;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(), &heap_count));
  bool found_dual_local_heap = false;
  for (iree_host_size_t i = 0; i < heap_count; ++i) {
    found_dual_local_heap |=
        iree_all_bits_set(heaps[i].type, IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                                             IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL);
  }
  EXPECT_TRUE(found_dual_local_heap);

  void* host_ptr = NULL;
  IREE_ASSERT_OK(iree_allocator_malloc_aligned(
      host_allocator_, /*byte_length=*/4096, /*min_alignment=*/64,
      /*offset=*/0, &host_ptr));
  iree_hal_external_buffer_t external_buffer = {};
  external_buffer.type = IREE_HAL_EXTERNAL_BUFFER_TYPE_HOST_ALLOCATION;
  external_buffer.size = 4096;
  external_buffer.handle.host_allocation.ptr = host_ptr;
  iree_hal_buffer_params_t import_params = {0};
  import_params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  import_params.access = IREE_HAL_MEMORY_ACCESS_ALL;
  import_params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER;
  import_params.queue_affinity = kQueueAffinity0;
  buffer = NULL;
  iree_status_t import_status = iree_hal_allocator_import_buffer(
      test_device.allocator(), import_params, &external_buffer,
      iree_hal_buffer_release_callback_null(), &buffer);
  if (!iree_status_is_ok(import_status)) {
    iree_allocator_free_aligned(host_allocator_, host_ptr);
  }
  IREE_ASSERT_OK(import_status);
  EXPECT_TRUE(iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                                IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
                                    IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL));
  iree_hal_buffer_release(buffer);
  iree_allocator_free_aligned(host_allocator_, host_ptr);
}

TEST_F(AllocatorTest, OversizedAllocationIsRejectedByCompatibility) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  std::array<iree_hal_allocator_memory_heap_t, 4> heaps;
  iree_host_size_t heap_count = 0;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(), &heap_count));
  ASSERT_GE(heap_count, 2u);
  ASSERT_LE(heap_count, heaps.size());
  ASSERT_LT(heaps[0].max_allocation_size, ~(iree_device_size_t)0);

  iree_device_size_t oversized_allocation_size = 0;
  ASSERT_TRUE(iree_device_size_checked_add(heaps[0].max_allocation_size, 1,
                                           &oversized_allocation_size));

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  const iree_hal_buffer_compatibility_t compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), params, oversized_allocation_size,
          &resolved_params, &resolved_allocation_size);
  EXPECT_EQ(compatibility, IREE_HAL_BUFFER_COMPATIBILITY_NONE);
}

TEST_F(AllocatorTest, DeviceLocalHostVisiblePerformanceReflectsTopology) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));
  const bool unified_memory = test_device.logical_device()
                                  ->physical_devices[0]
                                  ->memory_system.device_local.unified_memory;

  iree_hal_buffer_params_t params = {0};
  params.type =
      IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL | IREE_HAL_MEMORY_TYPE_HOST_VISIBLE;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER |
                 IREE_HAL_BUFFER_USAGE_DISPATCH |
                 IREE_HAL_BUFFER_USAGE_MAPPING_SCOPED;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  const iree_hal_buffer_compatibility_t compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), params, /*allocation_size=*/4096,
          &resolved_params, &resolved_allocation_size);
  if (!iree_all_bits_set(compatibility,
                         IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE)) {
    GTEST_SKIP() << "device-local host-visible memory is not available";
  }
  EXPECT_TRUE(iree_all_bits_set(
      compatibility, IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE |
                         IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER |
                         IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_DISPATCH));
  EXPECT_EQ(iree_any_bit_set(compatibility,
                             IREE_HAL_BUFFER_COMPATIBILITY_LOW_PERFORMANCE),
            !unified_memory);
  EXPECT_TRUE(iree_all_bits_set(resolved_params.type,
                                IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
                                    IREE_HAL_MEMORY_TYPE_HOST_COHERENT));
  EXPECT_EQ(
      iree_all_bits_set(resolved_params.type, IREE_HAL_MEMORY_TYPE_HOST_LOCAL),
      unified_memory);

  iree_hal_buffer_params_t preferred_params = {0};
  preferred_params.type = IREE_HAL_MEMORY_TYPE_OPTIMAL |
                          IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
                          IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE;
  preferred_params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER |
                           IREE_HAL_BUFFER_USAGE_DISPATCH |
                           IREE_HAL_BUFFER_USAGE_MAPPING_SCOPED;
  iree_hal_buffer_params_t resolved_preferred_params = {0};
  iree_device_size_t resolved_preferred_allocation_size = 0;
  iree_hal_buffer_compatibility_t preferred_compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), preferred_params, /*allocation_size=*/4096,
          &resolved_preferred_params, &resolved_preferred_allocation_size);
  EXPECT_TRUE(
      iree_all_bits_set(preferred_compatibility,
                        IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE |
                            IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER |
                            IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_DISPATCH));
  EXPECT_EQ(iree_any_bit_set(preferred_compatibility,
                             IREE_HAL_BUFFER_COMPATIBILITY_LOW_PERFORMANCE),
            !unified_memory);
  EXPECT_TRUE(iree_all_bits_set(resolved_preferred_params.type,
                                IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
                                    IREE_HAL_MEMORY_TYPE_HOST_COHERENT));
  EXPECT_EQ(iree_all_bits_set(resolved_preferred_params.type,
                              IREE_HAL_MEMORY_TYPE_HOST_LOCAL),
            unified_memory);
}

TEST_F(AllocatorTest, SuppressDeviceFineMemoryUsesHostFineFallback) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.suppress_device_fine_memory = 1;

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));
  const bool unified_memory = test_device.logical_device()
                                  ->physical_devices[0]
                                  ->memory_system.device_local.unified_memory;

  iree_hal_buffer_params_t device_local_host_visible_params = {0};
  device_local_host_visible_params.type =
      IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL | IREE_HAL_MEMORY_TYPE_HOST_VISIBLE;
  device_local_host_visible_params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_MAPPING;
  iree_hal_buffer_params_t resolved_device_local_host_visible_params = {0};
  iree_device_size_t resolved_device_local_host_visible_allocation_size = 0;
  iree_hal_buffer_compatibility_t device_local_host_visible_compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), device_local_host_visible_params,
          /*allocation_size=*/4096, &resolved_device_local_host_visible_params,
          &resolved_device_local_host_visible_allocation_size);
  if (unified_memory) {
    EXPECT_TRUE(
        iree_all_bits_set(device_local_host_visible_compatibility,
                          IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE |
                              IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER));
    EXPECT_TRUE(iree_all_bits_set(
        resolved_device_local_host_visible_params.type,
        IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
            IREE_HAL_MEMORY_TYPE_HOST_VISIBLE));
  } else {
    EXPECT_EQ(device_local_host_visible_compatibility,
              IREE_HAL_BUFFER_COMPATIBILITY_NONE);
  }

  iree_hal_buffer_params_t host_visible_params = {0};
  host_visible_params.type = IREE_HAL_MEMORY_TYPE_OPTIMAL |
                             IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
                             IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE;
  host_visible_params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_MAPPING;
  iree_hal_buffer_params_t resolved_host_visible_params = {0};
  iree_device_size_t resolved_host_visible_allocation_size = 0;
  iree_hal_buffer_compatibility_t host_visible_compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), host_visible_params,
          /*allocation_size=*/4096, &resolved_host_visible_params,
          &resolved_host_visible_allocation_size);
  EXPECT_TRUE(
      iree_all_bits_set(host_visible_compatibility,
                        IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE |
                            IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER));
  EXPECT_TRUE(iree_all_bits_set(
      resolved_host_visible_params.type,
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE));
  EXPECT_TRUE(iree_all_bits_set(resolved_host_visible_params.usage,
                                IREE_HAL_BUFFER_USAGE_MAPPING));
  EXPECT_EQ(iree_all_bits_set(resolved_host_visible_params.type,
                              IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL),
            unified_memory);

  iree_hal_buffer_t* buffer = NULL;
  IREE_ASSERT_OK(iree_hal_allocator_allocate_buffer(
      test_device.allocator(), resolved_host_visible_params,
      resolved_host_visible_allocation_size, &buffer));
  EXPECT_TRUE(iree_all_bits_set(
      iree_hal_buffer_memory_type(buffer),
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE));
  EXPECT_EQ(iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                              IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL),
            unified_memory);
  iree_hal_buffer_release(buffer);
}

TEST_F(AllocatorTest, OverAlignedAllocationIsRejected) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  std::array<iree_hal_allocator_memory_heap_t, 4> heaps;
  iree_host_size_t heap_count = 0;
  IREE_ASSERT_OK(iree_hal_allocator_query_memory_heaps(
      test_device.allocator(), heaps.size(), heaps.data(), &heap_count));
  ASSERT_GE(heap_count, 2u);
  ASSERT_LE(heap_count, heaps.size());

  const iree_device_size_t over_alignment =
      ~(iree_device_size_t)0 ^ (~(iree_device_size_t)0 >> 1);
  ASSERT_TRUE(iree_device_size_is_power_of_two(over_alignment));
  ASSERT_GT(over_alignment, heaps[0].min_alignment);

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER;
  params.min_alignment = over_alignment;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  const iree_hal_buffer_compatibility_t compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), params, /*allocation_size=*/1,
          &resolved_params, &resolved_allocation_size);
  EXPECT_EQ(compatibility, IREE_HAL_BUFFER_COMPATIBILITY_NONE);

  iree_hal_buffer_t* buffer = NULL;
  IREE_EXPECT_STATUS_IS(
      IREE_STATUS_INVALID_ARGUMENT,
      iree_hal_allocator_allocate_buffer(test_device.allocator(), params,
                                         /*allocation_size=*/1, &buffer));
  EXPECT_EQ(buffer, nullptr);
}

TEST_F(AllocatorTest, UnsupportedExternalBufferImportsFailLoud) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  iree_hal_buffer_params_t params = {0};
  params.type =
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER;

  std::array<iree_hal_external_buffer_type_t, 2> unsupported_types = {
      IREE_HAL_EXTERNAL_BUFFER_TYPE_OPAQUE_FD,
      IREE_HAL_EXTERNAL_BUFFER_TYPE_OPAQUE_WIN32,
  };
  for (iree_hal_external_buffer_type_t unsupported_type : unsupported_types) {
    iree_hal_external_buffer_t external_buffer = {};
    external_buffer.type = unsupported_type;
    external_buffer.size = 4096;

    iree_hal_buffer_t* buffer = NULL;
    IREE_EXPECT_STATUS_IS(
        IREE_STATUS_UNIMPLEMENTED,
        iree_hal_allocator_import_buffer(
            test_device.allocator(), params, &external_buffer,
            iree_hal_buffer_release_callback_null(), &buffer));
    EXPECT_EQ(buffer, nullptr);
  }
}

TEST_F(AllocatorTest, HostAllocationImportUsesFinePoolAtomicContract) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  constexpr iree_device_size_t kAllocationSize = 4096;
  void* host_ptr = nullptr;
  IREE_ASSERT_OK(iree_allocator_malloc_aligned(host_allocator_, kAllocationSize,
                                               /*min_alignment=*/64,
                                               /*offset=*/0, &host_ptr));

  iree_hal_external_buffer_t external_buffer = {};
  external_buffer.type = IREE_HAL_EXTERNAL_BUFFER_TYPE_HOST_ALLOCATION;
  external_buffer.size = kAllocationSize;
  external_buffer.handle.host_allocation.ptr = host_ptr;

  iree_hal_buffer_params_t params = {};
  params.type = IREE_HAL_MEMORY_TYPE_HOST_LOCAL;
  params.access = IREE_HAL_MEMORY_ACCESS_ALL;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_STORAGE;
  params.queue_affinity = kQueueAffinity0;

  int release_count = 0;
  iree_hal_buffer_release_callback_t callback = {};
  callback.fn = CountingReleaseCallback;
  callback.user_data = &release_count;

  iree_hal_buffer_t* buffer = nullptr;
  iree_status_t status = iree_hal_allocator_import_buffer(
      test_device.allocator(), params, &external_buffer, callback, &buffer);
  if (!iree_status_is_ok(status)) {
    iree_allocator_free_aligned(host_allocator_, host_ptr);
  }
  IREE_ASSERT_OK(status);
  ASSERT_NE(buffer, nullptr);
  EXPECT_TRUE(iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                                IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                                    IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
                                    IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE));
  EXPECT_EQ(iree_hal_amdgpu_buffer_atomic_memory_cells(buffer),
            IREE_HAL_AMDGPU_ATOMIC_MEMORY_CELL_FLAGS_ALL);

  constexpr uint32_t kPattern = 0xC001CAFEu;
  IREE_EXPECT_OK(QueueFillAndWait(test_device.device(), kQueueAffinity0, buffer,
                                  kAllocationSize, &kPattern,
                                  sizeof(kPattern)));
  const uint32_t* values = static_cast<const uint32_t*>(host_ptr);
  for (iree_host_size_t i = 0; i < kAllocationSize / sizeof(*values); ++i) {
    EXPECT_EQ(values[i], kPattern);
  }

  iree_hal_buffer_release(buffer);
  EXPECT_EQ(release_count, 1);
  iree_allocator_free_aligned(host_allocator_, host_ptr);
}

TEST_F(AllocatorTest, AmdgpuDeviceSpecExposesRepresentativePhysicalFacts) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  const iree_hal_device_spec_t* device_spec =
      iree_hal_device_spec(test_device.device());
  ASSERT_NE(device_spec, nullptr);

  const iree_hal_device_identity_spec_t* identity =
      iree_hal_device_spec_identity(device_spec);
  ASSERT_NE(identity, nullptr);
  EXPECT_TRUE(iree_string_view_equal(identity->driver_id, IREE_SV("amdgpu")));
  EXPECT_TRUE(iree_string_view_equal(identity->backend_id, IREE_SV("hsa")));
  ASSERT_EQ(identity->physical_device_count, topology_.gpu_agent_count);
  ASSERT_GT(identity->physical_device_count, 0u);
  EXPECT_TRUE(
      iree_all_bits_set(identity->physical_devices[0].identity.flags,
                        IREE_HAL_PHYSICAL_DEVICE_IDENTITY_FLAG_PCI_ADDRESS |
                            IREE_HAL_PHYSICAL_DEVICE_IDENTITY_FLAG_NUMA_NODE));

  const iree_hal_device_memory_spec_t* memory =
      iree_hal_device_spec_memory(device_spec);
  ASSERT_NE(memory, nullptr);
  ASSERT_GE(memory->memory_type_count, 2u);
  for (iree_host_size_t i = 0; i < memory->memory_type_count; ++i) {
    const iree_hal_memory_type_spec_t& memory_type = memory->memory_types[i];
    EXPECT_EQ(memory_type.atomic_operations.device_scope_32,
              IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    EXPECT_EQ(memory_type.atomic_operations.device_scope_64,
              IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    if (iree_all_bits_set(memory_type.memory_type,
                          IREE_HAL_MEMORY_TYPE_HOST_COHERENT)) {
      EXPECT_EQ(memory_type.atomic_operations.system_scope_32,
                IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
      EXPECT_EQ(memory_type.atomic_operations.system_scope_64,
                IREE_HAL_ATOMIC_OPERATION_FLAGS_ALL);
    }
  }
  if (system_info_.dmabuf_supported) {
    iree_hal_external_buffer_handle_selection_t selection = {
        /*.handle_type_mask=*/IREE_HAL_TOPOLOGY_HANDLE_TYPE_DMA_BUF,
        /*.direction_flags=*/IREE_HAL_EXTERNAL_HANDLE_DIRECTION_FLAG_IMPORT |
            IREE_HAL_EXTERNAL_HANDLE_DIRECTION_FLAG_EXPORT,
        /*.buffer_usage=*/
        IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH,
        /*.memory_access=*/IREE_HAL_MEMORY_ACCESS_NONE,
        /*.compatible_memory_type_mask=*/UINT32_MAX,
        /*.capability_flags=*/
        IREE_HAL_EXTERNAL_HANDLE_CAPABILITY_FLAG_CROSS_PROCESS |
            IREE_HAL_EXTERNAL_HANDLE_CAPABILITY_FLAG_OWNING,
    };
    EXPECT_NE(iree_hal_device_spec_find_external_buffer_handle(device_spec,
                                                               &selection),
              nullptr);
  } else {
    EXPECT_EQ(memory->external_buffer_handle_count, 0u);
  }

  const iree_hal_device_dispatch_spec_t* dispatch =
      iree_hal_device_spec_dispatch(device_spec);
  ASSERT_NE(dispatch, nullptr);
  EXPECT_GT(dispatch->execution.unit_count, 0u);
  EXPECT_EQ(dispatch->execution.group_count, topology_.gpu_agent_count);
  EXPECT_TRUE(dispatch->subgroup.default_size == 32 ||
              dispatch->subgroup.default_size == 64);
  EXPECT_LE(dispatch->subgroup.minimum_size, dispatch->subgroup.default_size);
  EXPECT_GE(dispatch->subgroup.maximum_size, dispatch->subgroup.default_size);

  const iree_hal_device_executable_spec_t* executables =
      iree_hal_device_spec_executables(device_spec);
  ASSERT_NE(executables, nullptr);
  ASSERT_GT(executables->target_count, 0u);
  EXPECT_TRUE(iree_string_view_equal(executables->targets[0].family,
                                     IREE_SV("amdgpu")));
  EXPECT_FALSE(iree_string_view_is_empty(executables->targets[0].target_key));
}

TEST_F(AllocatorTest, AmdgpuDeviceSpecAllowsCompositeDevices) {
  if (topology_.gpu_agent_count < 2) {
    GTEST_SKIP() << "requires a composite logical device";
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  const iree_hal_device_spec_t* device_spec =
      iree_hal_device_spec(test_device.device());
  ASSERT_NE(device_spec, nullptr);

  const iree_hal_device_identity_spec_t* identity =
      iree_hal_device_spec_identity(device_spec);
  ASSERT_NE(identity, nullptr);
  ASSERT_EQ(identity->physical_device_count, topology_.gpu_agent_count);
  for (iree_host_size_t i = 0; i < identity->physical_device_count; ++i) {
    const iree_hal_physical_device_spec_t* physical_device =
        &identity->physical_devices[i];
    EXPECT_EQ(physical_device->physical_ordinal, i);
    EXPECT_EQ(physical_device->partition_count, 1u);
    EXPECT_EQ(physical_device->physical_device_affinity, 1ull << i);
    EXPECT_TRUE(iree_all_bits_set(
        physical_device->identity.flags,
        IREE_HAL_PHYSICAL_DEVICE_IDENTITY_FLAG_PCI_ADDRESS |
            IREE_HAL_PHYSICAL_DEVICE_IDENTITY_FLAG_NUMA_NODE));
  }

  const iree_hal_device_dispatch_spec_t* dispatch =
      iree_hal_device_spec_dispatch(device_spec);
  ASSERT_NE(dispatch, nullptr);
  EXPECT_EQ(dispatch->execution.group_count, topology_.gpu_agent_count);
}

TEST_F(AllocatorTest, DeviceAllocationImportRejectsUnknownPointer) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER;
  params.queue_affinity = 1ull;

  uint32_t host_storage = 0;
  iree_hal_external_buffer_t external_buffer = {};
  external_buffer.type = IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION;
  external_buffer.size = sizeof(host_storage);
  external_buffer.handle.device_allocation.ptr =
      (uint64_t)(uintptr_t)&host_storage;

  iree_hal_buffer_t* buffer = nullptr;
  IREE_EXPECT_STATUS_IS(IREE_STATUS_INVALID_ARGUMENT,
                        iree_hal_allocator_import_buffer(
                            test_device.allocator(), params, &external_buffer,
                            iree_hal_buffer_release_callback_null(), &buffer));
  EXPECT_EQ(buffer, nullptr);
}

TEST_F(AllocatorTest, DeviceAllocationImportWrapsHsaAllocation) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  hsa_amd_memory_pool_t memory_pool = {0};
  IREE_ASSERT_OK(iree_hal_amdgpu_find_coarse_global_memory_pool(
      &libhsa_, topology_.gpu_agents[0], &memory_pool));

  constexpr iree_device_size_t kAllocationSize = 4096;
  HsaAllocation allocation(&libhsa_);
  IREE_ASSERT_OK(allocation.Allocate(memory_pool, kAllocationSize));

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH;
  params.queue_affinity = 1ull;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  const iree_hal_buffer_compatibility_t compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), params, kAllocationSize, &resolved_params,
          &resolved_allocation_size);
  EXPECT_TRUE(iree_all_bits_set(
      compatibility, IREE_HAL_BUFFER_COMPATIBILITY_IMPORTABLE |
                         IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER |
                         IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_DISPATCH));

  iree_hal_external_buffer_t external_buffer = {};
  external_buffer.type = IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION;
  external_buffer.size = kAllocationSize;
  external_buffer.handle.device_allocation.ptr =
      (uint64_t)(uintptr_t)allocation.ptr();

  int release_count = 0;
  iree_hal_buffer_release_callback_t callback = {};
  callback.fn = CountingReleaseCallback;
  callback.user_data = &release_count;

  iree_hal_buffer_t* buffer = nullptr;
  IREE_ASSERT_OK(iree_hal_allocator_import_buffer(
      test_device.allocator(), params, &external_buffer, callback, &buffer));
  ASSERT_NE(buffer, nullptr);
  EXPECT_TRUE(iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                                IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL));
  EXPECT_EQ(iree_hal_amdgpu_buffer_atomic_memory_cells(buffer),
            IREE_HAL_AMDGPU_ATOMIC_MEMORY_CELL_FLAG_DEVICE_SCOPE_32 |
                IREE_HAL_AMDGPU_ATOMIC_MEMORY_CELL_FLAG_DEVICE_SCOPE_64);
  EXPECT_EQ(iree_hal_buffer_allocation_size(buffer), kAllocationSize);

  iree_hal_external_buffer_t exported_buffer = {};
  IREE_ASSERT_OK(iree_hal_allocator_export_buffer(
      test_device.allocator(), buffer,
      IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION,
      IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE, &exported_buffer));
  EXPECT_EQ(exported_buffer.type,
            IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION);
  EXPECT_EQ(exported_buffer.size, kAllocationSize);
  EXPECT_EQ(exported_buffer.handle.device_allocation.ptr,
            external_buffer.handle.device_allocation.ptr);

  constexpr uint32_t kPattern = 0xACCE551u;
  IREE_ASSERT_OK(
      QueueFillAndWait(test_device.device(), IREE_HAL_QUEUE_AFFINITY_ANY,
                       buffer, kAllocationSize, &kPattern, sizeof(kPattern)));
  std::array<uint32_t, kAllocationSize / sizeof(uint32_t)> observed = {};
  IREE_ASSERT_OK(iree_hsa_memory_copy(IREE_LIBHSA(&libhsa_), observed.data(),
                                      allocation.ptr(), kAllocationSize));
  for (uint32_t value : observed) {
    EXPECT_EQ(value, kPattern);
  }

  iree_hal_buffer_release(buffer);
  EXPECT_EQ(release_count, 1);
}

TEST_F(AllocatorTest, AsanDeviceAllocationImportPublishesShadow) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  hsa_amd_memory_pool_t memory_pool = {0};
  IREE_ASSERT_OK(iree_hal_amdgpu_find_coarse_global_memory_pool(
      &libhsa_, topology_.gpu_agents[0], &memory_pool));

  constexpr iree_device_size_t kAllocationSize = 4096;
  HsaAllocation allocation(&libhsa_);
  IREE_ASSERT_OK(allocation.Allocate(memory_pool, kAllocationSize));

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH;
  params.queue_affinity = 1ull;

  iree_hal_external_buffer_t external_buffer = {};
  external_buffer.type = IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION;
  external_buffer.size = kAllocationSize;
  external_buffer.handle.device_allocation.ptr =
      (uint64_t)(uintptr_t)allocation.ptr();

  iree_hal_buffer_t* buffer = nullptr;
  IREE_ASSERT_OK(iree_hal_allocator_import_buffer(
      test_device.allocator(), params, &external_buffer,
      iree_hal_buffer_release_callback_null(), &buffer));
  ASSERT_NE(buffer, nullptr);

  iree_hal_amdgpu_asan_state_t* asan_state =
      &test_device.logical_device()->asan;
  iree_hal_amdgpu_shadow_map_t* shadow_map =
      iree_hal_amdgpu_asan_state_shadow_map(asan_state);
  ASSERT_NE(shadow_map, nullptr);

  iree_hal_amdgpu_shadow_map_range_t shadow_range;
  IREE_ASSERT_OK(iree_hal_amdgpu_shadow_map_calculate_range(
      shadow_map, external_buffer.handle.device_allocation.ptr,
      external_buffer.size, &shadow_range));
  ASSERT_GT(shadow_range.shadow_length, 0u);

  std::vector<uint8_t> shadow_bytes(shadow_range.shadow_length);
  IREE_ASSERT_OK(iree_hsa_memory_copy(
      IREE_LIBHSA(&libhsa_), shadow_bytes.data(),
      (void*)(uintptr_t)shadow_range.shadow_address, shadow_bytes.size()));
  for (uint8_t shadow_byte : shadow_bytes) {
    EXPECT_EQ(shadow_byte, 0u);
  }

  constexpr uint8_t kHeapRedzoneShadowValue = 0xFAu;
  bool checked_neighbor = false;
  const iree_device_size_t slab_begin_offset =
      shadow_range.first_slab_index * shadow_map->slab_size;
  if (shadow_range.shadow_offset > slab_begin_offset) {
    uint8_t previous_shadow_byte = 0;
    IREE_ASSERT_OK(iree_hsa_memory_copy(
        IREE_LIBHSA(&libhsa_), &previous_shadow_byte,
        (void*)(uintptr_t)(shadow_range.shadow_address - 1),
        sizeof(previous_shadow_byte)));
    EXPECT_EQ(previous_shadow_byte, kHeapRedzoneShadowValue);
    checked_neighbor = true;
  }
  const iree_device_size_t slab_end_offset =
      slab_begin_offset + shadow_map->slab_size;
  if (shadow_range.shadow_offset + shadow_range.shadow_length <
      slab_end_offset) {
    uint8_t next_shadow_byte = 0;
    IREE_ASSERT_OK(
        iree_hsa_memory_copy(IREE_LIBHSA(&libhsa_), &next_shadow_byte,
                             (void*)(uintptr_t)(shadow_range.shadow_address +
                                                shadow_range.shadow_length),
                             sizeof(next_shadow_byte)));
    EXPECT_EQ(next_shadow_byte, kHeapRedzoneShadowValue);
    checked_neighbor = true;
  }
  EXPECT_TRUE(checked_neighbor);

  iree_hal_buffer_release(buffer);
}

TEST_F(AllocatorTest, AsanHostLocalDeviceVisibleAllocationPublishesShadow) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  options.asan.quarantine_size = 0;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  iree_hal_buffer_params_t params = {0};
  params.type =
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER |
                 IREE_HAL_BUFFER_USAGE_DISPATCH | IREE_HAL_BUFFER_USAGE_MAPPING;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  const iree_device_size_t shadow_granule = (iree_device_size_t)1ull
                                            << options.asan.shadow_scale_shift;
  const iree_device_size_t accessible_size = shadow_granule + 4;
  const iree_hal_buffer_compatibility_t compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), params, accessible_size, &resolved_params,
          &resolved_allocation_size);
  if (!iree_all_bits_set(compatibility,
                         IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE)) {
    GTEST_SKIP() << "host-local device-visible memory is not available";
  }
  EXPECT_TRUE(iree_all_bits_set(
      resolved_params.type,
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE));

  iree_hal_buffer_t* buffer = nullptr;
  IREE_ASSERT_OK(iree_hal_allocator_allocate_buffer(
      test_device.allocator(), resolved_params, accessible_size, &buffer));
  EXPECT_EQ(iree_hal_buffer_byte_length(buffer), accessible_size);
  ASSERT_GT(iree_hal_buffer_allocation_size(buffer), accessible_size);

  void* device_ptr = iree_hal_amdgpu_buffer_device_pointer(buffer);
  ASSERT_NE(device_ptr, nullptr);

  iree_hal_amdgpu_asan_state_t* asan_state =
      &test_device.logical_device()->asan;
  iree_hal_amdgpu_shadow_map_t* shadow_map =
      iree_hal_amdgpu_asan_state_shadow_map(asan_state);
  ASSERT_NE(shadow_map, nullptr);

  iree_hal_amdgpu_shadow_map_range_t shadow_range;
  IREE_ASSERT_OK(iree_hal_amdgpu_shadow_map_calculate_range(
      shadow_map, (uint64_t)(uintptr_t)device_ptr,
      iree_hal_buffer_allocation_size(buffer), &shadow_range));
  ASSERT_GE(shadow_range.shadow_length, 2u);

  std::array<uint8_t, 2> shadow_prefix = {};
  IREE_ASSERT_OK(iree_hsa_memory_copy(
      IREE_LIBHSA(&libhsa_), shadow_prefix.data(),
      (void*)(uintptr_t)shadow_range.shadow_address, shadow_prefix.size()));
  constexpr uint8_t kAddressableShadowValue = 0x00u;
  EXPECT_EQ(shadow_prefix[0], kAddressableShadowValue);
  EXPECT_EQ(shadow_prefix[1], 4u);

  iree_hal_buffer_release(buffer);

  constexpr uint8_t kHeapRedzoneShadowValue = 0xFAu;
  std::array<uint8_t, 2> released_shadow_prefix = {};
  IREE_ASSERT_OK(
      iree_hsa_memory_copy(IREE_LIBHSA(&libhsa_), released_shadow_prefix.data(),
                           (void*)(uintptr_t)shadow_range.shadow_address,
                           released_shadow_prefix.size()));
  for (uint8_t shadow_byte : released_shadow_prefix) {
    EXPECT_EQ(shadow_byte, kHeapRedzoneShadowValue);
  }
}

TEST_F(AllocatorTest, AsanPremappedShadowModeCoversUnpublishedAddresses) {
  iree_hal_amdgpu_logical_device_options_t options;
  iree_hal_amdgpu_logical_device_options_initialize(&options);
  options.asan.enabled = 1;
  options.asan.shadow_mode = IREE_HAL_AMDGPU_ASAN_SHADOW_MODE_PREMAPPED;
  options.asan.shadow_scale_shift = IREE_HAL_AMDGPU_ASAN_MAX_SHADOW_SCALE_SHIFT;
  options.asan.shadow_size = (iree_device_size_t)1ull << 40;
  options.asan.quarantine_size = 0;
  if (const char* reason = QueryHostIncompatibilityReason(&options)) {
    GTEST_SKIP() << reason;
  }

  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.InitializeWithOptions(
      &options, &libhsa_, &topology_, host_allocator_));

  iree_hal_amdgpu_asan_state_t* asan_state =
      &test_device.logical_device()->asan;
  iree_hal_amdgpu_shadow_map_t* shadow_map =
      iree_hal_amdgpu_asan_state_shadow_map(asan_state);
  ASSERT_NE(shadow_map, nullptr);
  EXPECT_EQ(shadow_map->mapping_mode,
            IREE_HAL_AMDGPU_SHADOW_MAP_MAPPING_MODE_PREMAPPED);
  EXPECT_NE(shadow_map->hsa.alias_allocation_handle.handle, 0u);

  iree_hal_amdgpu_shadow_map_range_t shadow_range;
  constexpr uint64_t kUnpublishedApplicationAddress = 0x100000000ull;
  IREE_ASSERT_OK(iree_hal_amdgpu_shadow_map_calculate_range(
      shadow_map, kUnpublishedApplicationAddress, /*application_length=*/1,
      &shadow_range));
  ASSERT_EQ(shadow_range.shadow_length, 1u);

  constexpr uint8_t kHeapRedzoneShadowValue = 0xFAu;
  uint8_t shadow_byte = 0;
  IREE_ASSERT_OK(iree_hsa_memory_copy(
      IREE_LIBHSA(&libhsa_), &shadow_byte,
      (void*)(uintptr_t)shadow_range.shadow_address, sizeof(shadow_byte)));
  EXPECT_EQ(shadow_byte, kHeapRedzoneShadowValue);
}

TEST_F(AllocatorTest, DeviceAllocationExportReportsHsaPointer) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  iree_hal_buffer_params_t params = {0};
  params.type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  params.usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH;
  params.queue_affinity = 1ull;

  iree_hal_buffer_params_t resolved_params = {0};
  iree_device_size_t resolved_allocation_size = 0;
  const iree_hal_buffer_compatibility_t compatibility =
      iree_hal_allocator_query_buffer_compatibility(
          test_device.allocator(), params, /*allocation_size=*/4096,
          &resolved_params, &resolved_allocation_size);
  EXPECT_TRUE(iree_all_bits_set(compatibility,
                                IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE |
                                    IREE_HAL_BUFFER_COMPATIBILITY_EXPORTABLE));

  iree_hal_buffer_t* buffer = nullptr;
  IREE_ASSERT_OK(iree_hal_allocator_allocate_buffer(
      test_device.allocator(), params, /*allocation_size=*/4096, &buffer));

  iree_hal_external_buffer_t external_buffer = {};
  IREE_ASSERT_OK(iree_hal_allocator_export_buffer(
      test_device.allocator(), buffer,
      IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION,
      IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE, &external_buffer));
  EXPECT_EQ(external_buffer.type,
            IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION);
  EXPECT_NE(external_buffer.handle.device_allocation.ptr, 0u);
  EXPECT_EQ(external_buffer.size, iree_hal_buffer_allocation_size(buffer));

  hsa_amd_pointer_info_t pointer_info = {};
  pointer_info.size = sizeof(pointer_info);
  IREE_ASSERT_OK(iree_hsa_amd_pointer_info(
      IREE_LIBHSA(&libhsa_),
      (const void*)(uintptr_t)external_buffer.handle.device_allocation.ptr,
      &pointer_info, /*alloc=*/NULL, /*num_agents_accessible=*/NULL,
      /*accessible=*/NULL));
  EXPECT_EQ(pointer_info.type, HSA_EXT_POINTER_TYPE_HSA);
  EXPECT_EQ(pointer_info.agentBaseAddress,
            (void*)(uintptr_t)external_buffer.handle.device_allocation.ptr);
  EXPECT_GE(pointer_info.sizeInBytes, external_buffer.size);

  constexpr uint32_t kPattern = 0xA110CA7Eu;
  IREE_ASSERT_OK(QueueFillAndWait(
      test_device.device(), IREE_HAL_QUEUE_AFFINITY_ANY, buffer,
      external_buffer.size, &kPattern, sizeof(kPattern)));
  std::array<uint32_t, 4096 / sizeof(uint32_t)> observed = {};
  IREE_ASSERT_OK(iree_hsa_memory_copy(
      IREE_LIBHSA(&libhsa_), observed.data(),
      (const void*)(uintptr_t)external_buffer.handle.device_allocation.ptr,
      sizeof(observed)));
  for (uint32_t value : observed) {
    EXPECT_EQ(value, kPattern);
  }

  iree_hal_buffer_release(buffer);
}

TEST_F(AllocatorTest, ExternalBufferExportValidatesMemoryType) {
  TestLogicalDevice test_device;
  IREE_ASSERT_OK(test_device.Initialize(&libhsa_, &topology_, host_allocator_));

  iree_hal_buffer_params_t params = {0};
  params.type =
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE;
  params.usage = IREE_HAL_BUFFER_USAGE_TRANSFER;

  iree_hal_buffer_t* buffer = NULL;
  IREE_ASSERT_OK(iree_hal_allocator_allocate_buffer(
      test_device.allocator(), params, /*allocation_size=*/4096, &buffer));

  iree_hal_external_buffer_t external_buffer = {};
  if (iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                        IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL)) {
    IREE_ASSERT_OK(iree_hal_allocator_export_buffer(
        test_device.allocator(), buffer,
        IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION,
        IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE, &external_buffer));
    EXPECT_NE(external_buffer.handle.device_allocation.ptr, 0u);
    EXPECT_EQ(external_buffer.size, iree_hal_buffer_allocation_size(buffer));
  } else {
    IREE_EXPECT_STATUS_IS(
        IREE_STATUS_UNAVAILABLE,
        iree_hal_allocator_export_buffer(
            test_device.allocator(), buffer,
            IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION,
            IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE, &external_buffer));
  }

  IREE_ASSERT_OK(iree_hal_allocator_export_buffer(
      test_device.allocator(), buffer,
      IREE_HAL_EXTERNAL_BUFFER_TYPE_HOST_ALLOCATION,
      IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE, &external_buffer));
  EXPECT_NE(external_buffer.handle.host_allocation.ptr, nullptr);
  EXPECT_EQ(external_buffer.size, iree_hal_buffer_allocation_size(buffer));

  IREE_EXPECT_STATUS_IS(
      IREE_STATUS_UNAVAILABLE,
      iree_hal_allocator_export_buffer(
          test_device.allocator(), buffer,
          IREE_HAL_EXTERNAL_BUFFER_TYPE_OPAQUE_WIN32,
          IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE, &external_buffer));

  iree_hal_buffer_release(buffer);
}

}  // namespace
}  // namespace iree::hal::amdgpu
