// Seed: 2080380889
module module_0;
  wire id_1;
  assign module_1.id_11 = 0;
  logic id_2;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    output wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    output logic id_11,
    output wor id_12,
    input tri id_13,
    output supply1 id_14,
    output tri0 id_15,
    output uwire id_16,
    input wor id_17,
    output supply0 id_18
);
  logic id_20;
  always id_11 <= #1 1;
  module_0 modCall_1 ();
endmodule
