vpr_status;output.txt;vpr_status=(.*)
min_chan_width;vpr.out;Best routing used a channel width factor of (\d+)
chipSize;vpr.out;The circuit will be mapped into a (.*) x
logicarea;vpr.out;Total used logic block area: (.*)
routingarea;vpr.out;Total routing area: (.*), per
critical_path_delay;vpr.out;Final critical path: (.*) ns
fmax;vpr.out;f_max: (.*) MHz
pack_time;vpr.out;Packing took (.*) seconds
place_time;vpr.out;Placement took (.*) seconds
min_chan_width_route_time;vpr.out;Routing took (.*) seconds
#crit_path_route_time;vpr.crit_path.out;Routing took (.*) seconds
#placementwl;vpr.out;BB estimate of min-dist \(placement) wirelength:\s*(\d+)
#num_pre_packed_nets;vpr.out;total nets: (\d+)
#num_pre_packed_blocks;vpr.out;total blocks: (\d+)
num_post_packed_nets;vpr.out;Netlist num_nets:\s*(\d+)
num_blocks;vpr.out;Netlist num_blocks:\s*(\d+)
num_clb;vpr.out;Netlist clb blocks:\s*(\d+)
num_io;vpr.out;Netlist inputs pins:\s*(\d+)
num_outputs;vpr.out;Netlist output pins:\s*(\d+)
num_memories;vpr.out;Netlist memory blocks:\s*(\d+)
num_mult;vpr.out;Netlist mult_36 blocks:\s*(\d+)
error;output.txt;error=(.*)
