<?xml version="1.0" encoding="UTF-8"?>

 <processor QLQualified="T"
    defaultsemihostlibrary="semihosting"
    defaultsemihostname="mips64Newlib"
    defaultsemihostvendor="mips.ovpworld.org"
    defaultsemihostversion="1.0"
    elfcode="8"
    endian="either"
    family="MIPS64"
    gdbpath="$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/mips-sde-elf-gdb"
    groupH="Warrior"
    groupL="I6400"
    imagefile="model"
    library="processor"
    name="mips64"
    procdoc="$IMPERAS_HOME/ImperasLib/source/imgtec.ovpworld.org/processor/mips64/1.0/doc/OVP_Model_Specific_Information_mips64_generic.pdf"
    releasestatus="4"
    useindefaultplatform="F"
    vendor="imgtec.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="MIPS64 Configurable Processor Model"/>
        <doctext name="txt_1"
            text="If you need other variants, these models can be obtained from www.OVPworld.org/MIPSuser."/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement."/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="If this model is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser."/>
        <doctext name="txt_1"
            text="This model is in beta form and is not yet fully complete.Please watch for updates on the OVP World website or contact Imperas for current status and latest version."/>
        <doctext name="txt_2"
            text="Cache model does not implement coherency"/>
    </docsection>
    <docsection name="doc_3"
        text="Verification">
        <doctext name="txt"
            text="Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs"/>
    </docsection>
    <docsection name="doc_4"
        text="Features">
        <doctext name="txt"
            text="MIPS64 Instruction set implemented"/>
        <doctext name="txt_1"
            text="MMU Type: Dual VTLB and FTLB"/>
        <doctext name="txt_2"
            text="FPU implemented"/>
        <doctext name="txt_3"
            text="L1 I and D cache model in either full or tag-only mode implemented (disabled by default)"/>
        <doctext name="txt_4"
            text="External interrupt controller implemented"/>
        <doctext name="txt_5"
            text="Vectored interrupts implemented"/>
    </docsection>
    <formalattribute name="variant"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Processor variant"/>
        </docsection>
        <enum name="I6400"
            value="0"/>
        <enum name=".I6400Guest"
            value="1"/>
        <enum name="MIPS64R6"
            value="2"/>
        <enum name=".MIPS64R6Guest"
            value="3"/>
    </formalattribute>
    <formalattribute name="cacheenable"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Select cache model mode"/>
        </docsection>
        <enum name="default"
            value="0"/>
        <enum name="tag"
            value="1"/>
        <enum name="full"
            value="2"/>
    </formalattribute>
    <formalattribute name="cachedebug"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Cache debug flags"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cacheextbiuinfo"
        type="integer">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Pointer to platform-provided BIU cache info structure"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mipsHexFile"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Load a MIPS hex file (test-mode)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="IMPERAS_MIPS_AVP_OPCODES"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cacheIndexBypassTLB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="When set, cache index ops do not generate TLB exceptions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_TRACE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-format trace output"/>
        </docsection>
    </formalattribute>
    <formalattribute name="supervisorMode"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override whether processor implements supervisor mode"/>
        </docsection>
    </formalattribute>
    <formalattribute name="busErrors"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fixedMMU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeDSP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeCMP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeFP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the FP-Present configuration when true (sets Config1.FP to 0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeFTLB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the FTLBEn configuration when true (disable FTLB)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="isISA"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable to specify ISA model (reset address from ELF, all coprocessors enabled)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hiddenTLBentries"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ITCNumEntries"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of ITC cells present (MT cores only)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ITCNumFIFO"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MTFPU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="supportDenormals"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable to specify that the FPU supports denormal operands and results"/>
        </docsection>
    </formalattribute>
    <formalattribute name="VPE0MaxTC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies the maximum TCs initially on VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segBits"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the number of address bits implemented for 64 bit segments (MIPS64 Only)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuRegions"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Number of regions for memory protection unit"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0vpe"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.PVPE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0tc"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.PTC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0pcp"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.PCP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0tcp"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.TCP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_UHI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-Unified Hosting interface"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mipsUhiArgs"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UHI arguments string seperated by spaces"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mipsUhiJail"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UHI jailroot"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_DV_MODE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable Design Verification mode"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_MAGIC_OPCODES"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-specific magic Pass/Fail opcodes"/>
        </docsection>
    </formalattribute>
    <formalattribute name="enableTrickbox"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable trickbox addresses (specific for AVP)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fpuexcdisable"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Disable FPU exceptions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cop2Bits"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies width in bits of COP2 registers (32 or 64)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cop2FileName"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies COP2 dynamically-loaded object (.so/.dll) defining COP2 instructions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="udiConfig"
        type="int32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UDI configuration attribute"/>
        </docsection>
    </formalattribute>
    <formalattribute name="udiFileName"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UDI dynamically-loaded object (.so/.dll) defining UDI instructions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="vectoredinterrupt"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables  vectored interrupts (sets Config3 VInt)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="externalinterrupt"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables the use of an external interrupt controller (sets Config3 VEIC)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="rootFixedMMU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the root MMU type to fixed mapping when true (sets Config.MT=3 and Config.KU/K23=2)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="rootMMUSizeM1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the root MMUSizeM1 field in Config1 register (number of MMU entries-1)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="srsctlHSS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the HSS field in SRSCtl register (number of shadow register sets)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="firPS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the PS field in FIR register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="firHas2008"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Has2008 field in FIR register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="pridCompanyOptions"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Company Options field in PRId register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="pridRevision"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Revision field in PRId register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numWatch"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of WatchLo/WatchHi register pairs"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numVC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of Virtual Cores to be present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numVCtoStart"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of Virtual Cores to be running"/>
        </docsection>
    </formalattribute>
    <formalattribute name="sharedTLBindex"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify first shared TLB Index between Virtual Cores"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hasFDC"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify Fast Debug Channel (dummy implementation)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configAR"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables R6 support"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configBM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the BM field in Config register (burst mode)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configDSP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.DSP (data scratchpad RAM present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configISP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.ISP (instruction scratchpad RAM present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configK0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config.K0 (set Kseg0 cacheability)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configKU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config.KU (set Useg cacheability)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configK23"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config.K23 (set Kseg23 cacheability)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configMDU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.MDU (iterative multiply/divide unit)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configMM"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.MM (merging mode for write)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configMT"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.MT"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configSB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.SB (simple bus transfers only)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS16eASE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.CA (enables the MIPS16e ASE)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1DA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.DA (Dcache associativity)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1DL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.DL (Dcache line size)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1DS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.DS (Dcache sets per way)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1EP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.EP (EJTag present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1IA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.IA (Icache associativity)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1IL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.IL (Icache line size)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1IS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.IS (Icache sets per way)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1MMUSizeM1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.MMUSizeM1 (number of MMU entries-1)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1WR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.WR (watchpoint registers present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SU field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SS field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SL field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SA field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3BI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.BI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3BP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.BP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3CDMM"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.CDMM"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3CTXTC"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.CTXTC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3DSPP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.DSPP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3DSP2P"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.DSP2P"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3IPLW"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.IPLW"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ISA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ISA"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ISAOnExc"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ISAOnExc"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ITL"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ITL"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3LPA"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.LPA"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3MCU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.MCU"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3MMAR"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.MMAR"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3RXI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.RXI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3SC"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.SC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ULRI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ULRI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3VZ"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.VZ"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3MSAP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.MSAP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3CMGCR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the CMGCR field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3SP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SP field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3TL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the TL field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3PW"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the PW field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4AE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.AE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4IE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.IE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4MMUConfig"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4MMUExtDef"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.MMUExtDef"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4VTLBSizeExt"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.VTLBSizeExt"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5EVA"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.EVA"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5LLB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.LLB (LLAddr supports LLbit)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5MRP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.MRP (MaaR Present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5NFExists"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.NFExists"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5MSAEn"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.MSAEn"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5MVH"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.MVH (enable MTHC0 and MFHC0 instructions)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config6FTLBEn"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config6.FTLBEn"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7AR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.AR (Alias removed Data cache)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7DCIDX_MODE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.DCIDX_MODE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7HCI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.HCI (Hardware Cache Initialization)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR (Alias removed Instruction cache)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7WII"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.WII (wait IE/IXMT ignore)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7ES"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the ES field in Config7 register (Externalize sync)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fcsrABS2008"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override FCSR.ABS2008 (ABS/NEG compliant with IEEE 754-2008)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fcsrNAN2008"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override FCSR.NAN2008 (QNaN/SNaN encodings match IEEE 754-2008 recommendation)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numMaarRegs"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override number of MAAR registers (must be even)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="wiredLimit"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Limit field of the Wired register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cdmmBaseCI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override CDMMBase.CI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ExceptionBase"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="UseExceptionBase"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_EX"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GIC unit present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_EX"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC unit present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="TIMER_ROUTABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: cpu timer interrupt routable within cluster"/>
        </docsection>
    </formalattribute>
    <formalattribute name="SWINT_ROUTABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: software interrupt routable within cluster"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_PCORES"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CONFIG.PCORES (number of cores-1)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_BASE"
        type="uns64">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_REV.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_REV.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_CACHE_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CACHE_REV.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_CACHE_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CACHE_REV.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_IOCU1_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_IOCU1_REV.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_IOCU1_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_IOCU1_REV.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_BEV_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_BEV_BASE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_NUMINTERRUPTS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_COUNTBITS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_CONFIG.COUNTBITS"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_REVISION.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_REVISION.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_NUM_TEAMS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_DBG_CONFIG.NUM_TEAMS"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_TRIG_RESET"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: Zero value of GIC_SH_TRIG_[31_0, 63_32]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_PVPES"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_CONFIG.PVPE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_MICROSTEP"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_SEQDEL.MICROSTEP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_RAILDELAY"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_RAIL.RAILDELAY"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_RESETLEN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_RESETLEN.RESETLEN"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_REVISION.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_REVISION.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG31_0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[31_0]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG63_32"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[63_32]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG95_64"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[95_64]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG127_96"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[127_96]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG159_128"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[159_128]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG191_160"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[191_160]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG223_192"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[223_192]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG255_224"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[255_224]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_V0_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core0/vc0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_V1_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core0/vc1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_V2_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core0/vc2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_V3_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core0/vc3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_V0_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core1/vc0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_V1_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core1/vc1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_V2_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core1/vc2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_V3_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core1/vc3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_V0_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core2/vc0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_V1_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core2/vc1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_V2_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core2/vc2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_V3_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core2/vc3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_V0_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core3/vc0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_V1_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core3/vc1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_V2_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core3/vc2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_V3_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core3/vc3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C0_VC_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VC_EN for core 0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C1_VC_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VC_EN for core 1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C2_VC_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VC_EN for core 2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C3_VC_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VC_EN for core 3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="EIC_OPTION"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the external interrupt controller EIC_OPTION"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestVariant"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest processor variant (same as Root if not specified)"/>
        </docsection>
        <enum name="I6400"
            value="0"/>
        <enum name=".I6400Guest"
            value="1"/>
        <enum name="MIPS64R6"
            value="2"/>
        <enum name=".MIPS64R6Guest"
            value="3"/>
    </formalattribute>
    <formalattribute name="guestCtl0RI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the RI field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0MC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the MC field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0CP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the CP0 field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0AT"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the AT field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0GT"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the GT field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0CG"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the CG field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0CF"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the CF field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0G1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the G1 field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0RAD"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the RAD field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestCtl0DRG"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the DRG field in GuestCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hasImpl17"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable read/write of Impl17 bit in Status register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hasImpl16"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable read/write of Impl16 bit in Status register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Guest IPTI field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Guest IPFDC field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Guest IPPCI field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU0_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU0_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU0_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU0_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU1_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU1_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU1_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU1_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU2_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU2_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU2_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU2_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU3_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU3_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU3_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPTI_CPU3_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU0_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU0_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU0_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU0_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU1_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU1_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU1_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU1_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU2_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU2_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU2_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU2_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU3_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU3_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU3_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPFDC_CPU3_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU0_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU0_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU0_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU0_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU1_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU1_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU1_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU1_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU2_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU2_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU2_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU2_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VC3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU3_VC0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU3_VC1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU3_VC2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="guestintctlIPPCI_CPU3_VC3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VC3"/>
        </docsection>
    </formalattribute>
    <busmasterport addresswidth="37"
        mustbeconnected="T"
        name="INSTRUCTION"/>
    <busmasterport addresswidth="37"
        mustbeconnected="F"
        name="DATA"/>
    <netport mustbeconnected="F"
        name="reset"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP reset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int4"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int5"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int6"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int7"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int8"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int9"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int10"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int11"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int12"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int13"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int14"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int15"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int16"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int17"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int18"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int19"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int20"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int21"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int22"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int23"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int24"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int25"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int26"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int27"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int28"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int29"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int30"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int31"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int32"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int33"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int34"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int35"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int36"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int37"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int38"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int39"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int40"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int41"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int42"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int43"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int44"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int45"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int46"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int47"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int48"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int49"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int50"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int51"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int52"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int53"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int54"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int55"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int56"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int57"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int58"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int59"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int60"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int61"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int62"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int63"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int64"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int65"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int66"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int67"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int68"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int69"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int70"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int71"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int72"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int73"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int74"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int75"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int76"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int77"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int78"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int79"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int80"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int81"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int82"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int83"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int84"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int85"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int86"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int87"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int88"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int89"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int90"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int91"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int92"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int93"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int94"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int95"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int96"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int97"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int98"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int99"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int100"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int101"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int102"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int103"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int104"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int105"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int106"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int107"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int108"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int109"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int110"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int111"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int112"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int113"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int114"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int115"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int116"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int117"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int118"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int119"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int120"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int121"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int122"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int123"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int124"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int125"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int126"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int127"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt for compatibility"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU0_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU0_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU0_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU0_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU1_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU1_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU1_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU1_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU2_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU2_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU2_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU2_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU3_VC0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU3_VC0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_GID_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_RIPL_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller RIPL"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_EICSS_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorNum_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_VectorOffset_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.EIC_GID_CPU3_VC1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Guest External interrupt controller guest ID"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.intISS_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeTI_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when Guest timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP0_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="Guest.causeIP1_CPU3_VC1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for Guest software interrupt request IP1"/>
        </docsection>
    </netport>
    <command name="isync">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="specify instruction address range for synchronous execution"/>
        </docsection>
    </command>
    <command name="itrace">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="enable or disable instruction tracing"/>
        </docsection>
    </command>
    <exceptions name="Exceptions">
        <exception code="0"
            name="Int"/>
        <exception code="1"
            name="Mod"/>
        <exception code="2"
            name="TLBL"/>
        <exception code="3"
            name="TLBS"/>
        <exception code="4"
            name="AdEL"/>
        <exception code="5"
            name="AdES"/>
        <exception code="6"
            name="IBE"/>
        <exception code="7"
            name="DBE"/>
        <exception code="8"
            name="Sys"/>
        <exception code="9"
            name="Bp"/>
        <exception code="10"
            name="RI"/>
        <exception code="11"
            name="CpU"/>
        <exception code="12"
            name="Ov"/>
        <exception code="13"
            name="Tr"/>
        <exception code="14"
            name="MSAFPE"/>
        <exception code="15"
            name="FPE"/>
        <exception code="16"
            name="Impl1"/>
        <exception code="17"
            name="Impl2"/>
        <exception code="18"
            name="C2E"/>
        <exception code="19"
            name="TLBRI"/>
        <exception code="20"
            name="TLBXI"/>
        <exception code="21"
            name="MSADis"/>
        <exception code="22"
            name="MDMX"/>
        <exception code="23"
            name="WATCH"/>
        <exception code="24"
            name="MCheck"/>
        <exception code="25"
            name="Thread"/>
        <exception code="26"
            name="DSPDis"/>
        <exception code="27"
            name="GE"/>
        <exception code="29"
            name="Prot"/>
        <exception code="30"
            name="CacheErr"/>
    </exceptions>
    <modes name="Modes">
        <mode code="0"
            name="KERNEL"/>
        <mode code="1"
            name="DEBUG"/>
        <mode code="2"
            name="SUPERVISOR"/>
        <mode code="3"
            name="USER"/>
        <mode code="4"
            name="GUEST_KERNEL"/>
        <mode code="5"
            name="GUEST_SUPERVISOR"/>
        <mode code="6"
            name="GUEST_USER"/>
    </modes>
    <registers name="Core">
        <register name="zero"
            readonly="T"
            type="0"
            width="64"/>
        <register name="at"
            readonly="F"
            type="0"
            width="64"/>
        <register name="v0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="v1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t7"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s7"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t8"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t9"
            readonly="F"
            type="0"
            width="64"/>
        <register name="k0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="k1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="gp"
            readonly="F"
            type="0"
            width="64"/>
        <register name="sp"
            readonly="F"
            type="2"
            width="64"/>
        <register name="s8"
            readonly="F"
            type="3"
            width="64"/>
        <register name="ra"
            readonly="F"
            type="0"
            width="64"/>
        <register name="pc"
            readonly="F"
            type="1"
            width="64"/>
    </registers>
    <registers name="FPU">
        <register name="f0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f7"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f8"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f9"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f10"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f11"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f12"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f13"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f14"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f15"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f16"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f17"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f18"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f19"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f20"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f21"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f22"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f23"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f24"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f25"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f26"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f27"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f28"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f29"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f30"
            readonly="F"
            type="0"
            width="64"/>
        <register name="f31"
            readonly="F"
            type="0"
            width="64"/>
        <register name="fsr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="fir"
            readonly="T"
            type="0"
            width="64"/>
    </registers>
    <registers name="DSP">
        <register name="lo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="hi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="lo1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="hi1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="lo2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="hi2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="lo3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="hi3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="dspctl"
            readonly="F"
            type="0"
            width="64"/>
    </registers>
    <registers name="Shadow">
        <register name="zero[0]"
            readonly="T"
            type="0"
            width="64"/>
        <register name="at[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="v0[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="v1[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a0[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a1[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a2[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="a3[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t0[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t1[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t2[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t3[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t4[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t5[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t6[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t7[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s0[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s1[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s2[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s3[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s4[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s5[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s6[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="s7[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t8[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="t9[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="k0[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="k1[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="gp[0]"
            readonly="F"
            type="0"
            width="64"/>
        <register name="sp[0]"
            readonly="F"
            type="2"
            width="64"/>
        <register name="s8[0]"
            readonly="F"
            type="3"
            width="64"/>
        <register name="ra[0]"
            readonly="F"
            type="0"
            width="64"/>
    </registers>
    <registers name="COP0">
        <register name="sr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="bad"
            readonly="F"
            type="0"
            width="64"/>
        <register name="cause"
            readonly="F"
            type="0"
            width="64"/>
        <register name="index"
            readonly="F"
            type="0"
            width="64"/>
        <register name="vpcontrol"
            readonly="F"
            type="0"
            width="64"/>
        <register name="random"
            readonly="F"
            type="0"
            width="64"/>
        <register name="entrylo0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="entrylo1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="globalnumber"
            readonly="F"
            type="0"
            width="64"/>
        <register name="context"
            readonly="F"
            type="0"
            width="64"/>
        <register name="userlocal"
            readonly="F"
            type="0"
            width="64"/>
        <register name="pagemask"
            readonly="F"
            type="0"
            width="64"/>
        <register name="pagegrain"
            readonly="F"
            type="0"
            width="64"/>
        <register name="wired"
            readonly="F"
            type="0"
            width="64"/>
        <register name="hwrena"
            readonly="F"
            type="0"
            width="64"/>
        <register name="badvaddr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="badinstr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="badinstrp"
            readonly="F"
            type="0"
            width="64"/>
        <register name="count"
            readonly="F"
            type="0"
            width="64"/>
        <register name="entryhi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestctl1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestctl2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestctl3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="compare"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestctl0ext"
            readonly="F"
            type="0"
            width="64"/>
        <register name="status"
            readonly="F"
            type="0"
            width="64"/>
        <register name="intctl"
            readonly="F"
            type="0"
            width="64"/>
        <register name="srsctl"
            readonly="F"
            type="0"
            width="64"/>
        <register name="srsmap"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestctl0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="gtoffset"
            readonly="F"
            type="0"
            width="64"/>
        <register name="epc"
            readonly="F"
            type="0"
            width="64"/>
        <register name="prid"
            readonly="F"
            type="0"
            width="64"/>
        <register name="ebase"
            readonly="F"
            type="0"
            width="64"/>
        <register name="cdmmbase"
            readonly="F"
            type="0"
            width="64"/>
        <register name="cmgcrbase"
            readonly="F"
            type="0"
            width="64"/>
        <register name="bevva"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="config7"
            readonly="F"
            type="0"
            width="64"/>
        <register name="lladdr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="maar"
            readonly="F"
            type="0"
            width="64"/>
        <register name="maari"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchlo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchlo,1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchlo,2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchlo,3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchhi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchhi,1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchhi,2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="watchhi,3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="xcontext"
            readonly="F"
            type="0"
            width="64"/>
        <register name="debug"
            readonly="F"
            type="0"
            width="64"/>
        <register name="depc"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt,1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt,2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt,3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt,4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt,5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt,6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="perfcnt,7"
            readonly="F"
            type="0"
            width="64"/>
        <register name="errctl"
            readonly="F"
            type="0"
            width="64"/>
        <register name="cacheerr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="itaglo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="idatalo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="dtaglo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="ddatalo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="itaghi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="idatahi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="dtaghi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="ddatahi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="errorepc"
            readonly="F"
            type="0"
            width="64"/>
        <register name="desave"
            readonly="F"
            type="0"
            width="64"/>
        <register name="kscratch1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="kscratch2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="kscratch3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="kscratch4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="kscratch5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="kscratch6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestindex"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestvpcontrol"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestrandom"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestentrylo0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestentrylo1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestglobalnumber"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestcontext"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestuserlocal"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestpagemask"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestpagegrain"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwired"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guesthwrena"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestbadvaddr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestbadinstr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestbadinstrp"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestcount"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestentryhi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestguestctl1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestguestctl2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestguestctl3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestcompare"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestguestctl0ext"
            readonly="F"
            type="0"
            width="64"/>
        <register name="gueststatus"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestintctl"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestsrsctl"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestsrsmap"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestguestctl0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestgtoffset"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestcause"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestepc"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestprid"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestebase"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestcdmmbase"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestcmgcrbase"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestbevva"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestconfig7"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestlladdr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestmaar"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestmaari"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchlo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchlo,1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchlo,2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchlo,3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchhi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchhi,1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchhi,2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestwatchhi,3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestxcontext"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestdebug"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestdepc"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt,1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt,2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt,3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt,4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt,5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt,6"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestperfcnt,7"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guesterrctl"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestcacheerr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestitaglo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestidatalo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestdtaglo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestddatalo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestitaghi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestidatahi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestdtaghi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestddatahi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guesterrorepc"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestdesave"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestkscratch1"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestkscratch2"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestkscratch3"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestkscratch4"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestkscratch5"
            readonly="F"
            type="0"
            width="64"/>
        <register name="guestkscratch6"
            readonly="F"
            type="0"
            width="64"/>
    </registers>
    <registers name="MSA">
        <register name="w0"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w1"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w2"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w3"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w4"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w5"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w6"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w7"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w8"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w9"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w10"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w11"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w12"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w13"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w14"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w15"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w16"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w17"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w18"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w19"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w20"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w21"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w22"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w23"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w24"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w25"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w26"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w27"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w28"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w29"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w30"
            readonly="F"
            type="0"
            width="128"/>
        <register name="w31"
            readonly="F"
            type="0"
            width="128"/>
        <register name="msair"
            readonly="T"
            type="0"
            width="64"/>
        <register name="msacsr"
            readonly="F"
            type="0"
            width="64"/>
        <register name="msaaccess"
            readonly="T"
            type="0"
            width="64"/>
        <register name="msasave"
            readonly="T"
            type="0"
            width="64"/>
        <register name="msamodify"
            readonly="T"
            type="0"
            width="64"/>
        <register name="msarequest"
            readonly="T"
            type="0"
            width="64"/>
        <register name="msamap"
            readonly="T"
            type="0"
            width="64"/>
        <register name="msaunmap"
            readonly="T"
            type="0"
            width="64"/>
    </registers>
    <registers name="CMP_GCR">
        <register name="GCR_CONFIG"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_BASE"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_BASE_UPPER"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CONTROL"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_ACCESS"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_REV"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_ERROR_MASK"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_ERROR_CAUSE"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_ERROR_ADDR"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_ERROR_ADDR_UPPER"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_ERROR_MULT"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_GIC_BASE"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CPC_BASE"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_GIC_STATUS"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_CACHE_REV"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_CPC_STATUS"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_IOCU1_REV"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_BEV_BASE"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CL_COHERENCE_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CL_CONFIG_L"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_CL_OTHER_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CL_RESET_BASE_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CL_ID_L"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_CL_COHERENCE_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CL_CONFIG_O"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GCR_CL_OTHER_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CL_RESET_BASE_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GCR_CL_ID_O"
            readonly="T"
            type="0"
            width="64"/>
    </registers>
    <registers name="CMP_CPC">
        <register name="CPC_SEQDEL"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_RAIL"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_RESETLEN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_REVISION"
            readonly="T"
            type="0"
            width="64"/>
        <register name="CPC_CMD_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_STAT_CONF_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_OTHER_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_CL_VC_RUN_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_CL_VC_SUS_L"
            readonly="T"
            type="0"
            width="64"/>
        <register name="CPC_CMD_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_STAT_CONF_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_OTHER_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_CL_VC_RUN_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="CPC_CL_VC_SUS_O"
            readonly="T"
            type="0"
            width="64"/>
    </registers>
    <registers name="CMP_GIC">
        <register name="GIC_SH_CONFIG"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_CounterLo"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_CounterHi"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_REVISION"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_POL63_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_POL127_64"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_POL191_128"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_POL255_192"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_TRIG63_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_TRIG127_64"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_TRIG191_128"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_TRIG255_192"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_DUAL63_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_DUAL127_64"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_DUAL191_128"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_DUAL255_192"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_WEDGE"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_RMASK63_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_RMASK127_64"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_RMASK191_128"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_RMASK255_192"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_SMASK63_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_SMASK127_64"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_SMASK191_128"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_SMASK255_192"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MASK63_0"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_MASK127_64"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_MASK191_128"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_MASK255_192"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_PEND63_0"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_PEND127_64"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_PEND191_128"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_PEND255_192"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP000_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP001_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP002_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP003_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP004_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP005_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP006_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP007_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP008_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP009_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP010_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP011_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP012_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP013_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP014_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP015_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP016_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP017_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP018_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP019_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP020_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP021_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP022_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP023_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP024_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP025_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP026_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP027_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP028_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP029_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP030_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP031_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP032_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP033_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP034_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP035_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP036_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP037_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP038_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP039_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP040_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP041_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP042_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP043_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP044_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP045_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP046_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP047_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP048_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP049_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP050_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP051_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP052_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP053_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP054_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP055_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP056_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP057_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP058_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP059_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP060_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP061_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP062_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP063_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP064_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP065_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP066_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP067_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP068_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP069_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP070_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP071_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP072_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP073_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP074_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP075_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP076_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP077_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP078_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP079_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP080_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP081_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP082_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP083_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP084_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP085_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP086_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP087_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP088_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP089_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP090_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP091_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP092_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP093_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP094_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP095_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP096_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP097_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP098_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP099_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP100_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP101_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP102_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP103_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP104_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP105_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP106_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP107_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP108_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP109_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP110_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP111_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP112_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP113_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP114_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP115_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP116_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP117_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP118_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP119_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP120_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP121_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP122_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP123_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP124_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP125_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP126_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP127_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP128_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP129_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP130_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP131_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP132_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP133_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP134_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP135_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP136_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP137_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP138_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP139_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP140_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP141_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP142_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP143_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP144_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP145_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP146_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP147_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP148_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP149_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP150_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP151_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP152_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP153_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP154_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP155_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP156_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP157_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP158_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP159_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP160_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP161_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP162_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP163_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP164_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP165_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP166_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP167_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP168_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP169_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP170_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP171_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP172_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP173_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP174_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP175_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP176_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP177_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP178_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP179_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP180_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP181_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP182_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP183_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP184_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP185_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP186_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP187_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP188_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP189_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP190_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP191_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP192_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP193_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP194_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP195_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP196_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP197_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP198_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP199_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP200_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP201_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP202_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP203_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP204_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP205_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP206_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP207_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP208_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP209_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP210_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP211_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP212_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP213_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP214_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP215_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP216_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP217_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP218_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP219_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP220_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP221_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP222_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP223_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP224_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP225_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP226_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP227_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP228_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP229_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP230_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP231_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP232_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP233_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP234_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP235_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP236_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP237_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP238_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP239_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP240_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP241_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP242_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP243_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP244_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP245_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP246_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP247_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP248_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP249_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP250_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP251_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP252_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP253_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP254_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP255_PIN"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP000_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP001_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP002_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP003_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP004_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP005_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP006_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP007_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP008_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP009_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP010_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP011_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP012_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP013_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP014_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP015_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP016_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP017_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP018_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP019_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP020_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP021_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP022_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP023_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP024_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP025_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP026_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP027_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP028_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP029_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP030_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP031_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP032_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP033_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP034_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP035_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP036_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP037_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP038_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP039_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP040_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP041_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP042_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP043_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP044_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP045_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP046_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP047_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP048_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP049_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP050_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP051_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP052_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP053_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP054_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP055_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP056_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP057_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP058_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP059_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP060_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP061_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP062_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP063_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP064_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP065_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP066_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP067_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP068_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP069_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP070_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP071_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP072_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP073_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP074_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP075_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP076_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP077_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP078_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP079_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP080_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP081_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP082_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP083_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP084_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP085_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP086_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP087_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP088_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP089_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP090_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP091_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP092_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP093_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP094_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP095_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP096_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP097_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP098_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP099_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP100_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP101_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP102_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP103_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP104_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP105_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP106_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP107_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP108_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP109_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP110_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP111_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP112_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP113_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP114_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP115_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP116_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP117_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP118_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP119_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP120_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP121_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP122_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP123_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP124_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP125_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP126_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP127_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP128_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP129_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP130_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP131_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP132_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP133_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP134_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP135_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP136_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP137_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP138_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP139_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP140_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP141_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP142_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP143_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP144_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP145_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP146_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP147_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP148_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP149_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP150_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP151_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP152_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP153_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP154_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP155_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP156_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP157_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP158_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP159_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP160_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP161_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP162_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP163_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP164_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP165_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP166_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP167_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP168_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP169_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP170_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP171_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP172_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP173_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP174_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP175_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP176_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP177_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP178_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP179_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP180_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP181_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP182_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP183_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP184_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP185_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP186_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP187_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP188_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP189_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP190_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP191_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP192_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP193_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP194_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP195_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP196_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP197_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP198_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP199_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP200_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP201_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP202_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP203_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP204_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP205_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP206_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP207_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP208_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP209_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP210_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP211_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP212_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP213_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP214_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP215_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP216_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP217_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP218_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP219_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP220_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP221_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP222_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP223_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP224_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP225_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP226_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP227_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP228_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP229_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP230_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP231_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP232_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP233_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP234_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP235_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP236_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP237_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP238_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP239_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP240_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP241_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP242_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP243_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP244_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP245_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP246_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP247_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP248_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP249_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP250_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP251_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP252_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP253_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP254_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_MAP255_VPE31_0"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_EJTAG_BRK"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_TEAMID_LO"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_TEAMID_HI"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_TEAMID_EXT"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_DBG_CONFIG"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_DINT_PART"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_SH_DEBUGM_STATUS"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_CTL_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_PEND_L"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_MASK_L"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_RMASK_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_SMASK_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_MAP_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_COMPARE_MAP_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_TIMER_MAP_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_FDC_MAP_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_PERFCTR_MAP_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_SWInt0_MAP_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_SWInt1_MAP_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_OTHER_ADDRESS_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_IDENT_L"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_CONFIG_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_COUNT_L"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_INITIAL_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_CompareLo_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_CompareHi_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VL_COFFSET_L"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_CTL_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_PEND_O"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_MASK_O"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_RMASK_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_SMASK_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_MAP_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_COMPARE_MAP_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_TIMER_MAP_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_FDC_MAP_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_PERFCTR_MAP_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_SWInt0_MAP_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_SWInt1_MAP_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_OTHER_ADDRESS_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_IDENT_O"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_CONFIG_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_COUNT_O"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_VPE_WD_INITIAL_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_CompareLo_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VPE_CompareHi_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_VL_COFFSET_O"
            readonly="F"
            type="0"
            width="64"/>
        <register name="GIC_CounterLoUser"
            readonly="T"
            type="0"
            width="64"/>
        <register name="GIC_CounterHiUser"
            readonly="T"
            type="0"
            width="64"/>
    </registers>
    <registers name="Integration_support">
        <register name="stop"
            readonly="F"
            type="0"
            width="64"/>
    </registers>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </processor>
