Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 16 11:36:08 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: UUT/ACLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UUT/CLK_DIV_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: drive0/PWM0/TC/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.472        0.000                      0                   46        0.246        0.000                      0                   46        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.472        0.000                      0                   46        0.246        0.000                      0                   46        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.177%)  route 2.333ns (76.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.668     8.195    UUT/ACLK
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.516    14.857    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[10]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    UUT/ACLK_GEN_reg[10]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.177%)  route 2.333ns (76.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.668     8.195    UUT/ACLK
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.516    14.857    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[11]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    UUT/ACLK_GEN_reg[11]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.177%)  route 2.333ns (76.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.668     8.195    UUT/ACLK
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.516    14.857    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[12]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    UUT/ACLK_GEN_reg[12]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.177%)  route 2.333ns (76.823%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.668     8.195    UUT/ACLK
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.516    14.857    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[9]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    UUT/ACLK_GEN_reg[9]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.704ns (24.389%)  route 2.183ns (75.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.518     8.044    UUT/ACLK
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    UUT/ACLK_GEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.704ns (24.389%)  route 2.183ns (75.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.518     8.044    UUT/ACLK
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    UUT/ACLK_GEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.704ns (24.389%)  route 2.183ns (75.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.518     8.044    UUT/ACLK
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    UUT/ACLK_GEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.704ns (24.389%)  route 2.183ns (75.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.518     8.044    UUT/ACLK
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.855    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    UUT/ACLK_GEN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.396%)  route 2.182ns (75.604%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.517     8.043    UUT/ACLK
    SLICE_X1Y39          FDRE                                         r  UUT/ACLK_GEN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.517    14.858    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  UUT/ACLK_GEN_reg[0]/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.671    UUT/ACLK_GEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.704ns (24.359%)  route 2.186ns (75.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.157    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.860     6.473    UUT/ACLK_GEN[15]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.124     6.597 f  UUT/ACLK_GEN[16]_i_4/O
                         net (fo=2, routed)           0.805     7.402    UUT/ACLK_GEN[16]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.124     7.526 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.521     8.047    UUT/ACLK
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.517    14.858    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[13]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.693    UUT/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  6.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  UUT/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  UUT/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           0.168     1.785    UUT/ACLK_GEN[0]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.042     1.827 r  UUT/ACLK_GEN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    UUT/p_1_in[0]
    SLICE_X1Y39          FDRE                                         r  UUT/ACLK_GEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  UUT/ACLK_GEN_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/ACLK_GEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UUT/ACLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  UUT/ACLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/ACLK_reg/Q
                         net (fo=10, routed)          0.168     1.785    UUT/ACLK_reg_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  UUT/ACLK_i_1/O
                         net (fo=1, routed)           0.000     1.830    UUT/ACLK_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  UUT/ACLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  UUT/ACLK_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091     1.567    UUT/ACLK_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  UUT/ACLK_GEN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UUT/ACLK_GEN_reg[7]/Q
                         net (fo=2, routed)           0.133     1.749    UUT/ACLK_GEN[7]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  UUT/ACLK_GEN0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.860    UUT/p_1_in[7]
    SLICE_X0Y37          FDRE                                         r  UUT/ACLK_GEN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  UUT/ACLK_GEN_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/ACLK_GEN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/ACLK_GEN_reg[11]/Q
                         net (fo=2, routed)           0.133     1.750    UUT/ACLK_GEN[11]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  UUT/ACLK_GEN0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.861    UUT/p_1_in[11]
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/ACLK_GEN_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.133     1.750    UUT/ACLK_GEN[15]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  UUT/ACLK_GEN0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.861    UUT/p_1_in[15]
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.134     1.749    UUT/ACLK_GEN[3]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  UUT/ACLK_GEN0_carry/O[2]
                         net (fo=1, routed)           0.000     1.860    UUT/p_1_in[3]
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    UUT/ACLK_GEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.745%)  route 0.156ns (38.255%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  UUT/CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UUT/CLK_DIV_reg[10]/Q
                         net (fo=13, routed)          0.156     1.772    UUT/CLK
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  UUT/CLK_DIV_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    UUT/CLK_DIV_reg[8]_i_1_n_5
    SLICE_X4Y41          FDRE                                         r  UUT/CLK_DIV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  UUT/CLK_DIV_reg[10]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  UUT/ACLK_GEN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UUT/ACLK_GEN_reg[7]/Q
                         net (fo=2, routed)           0.133     1.749    UUT/ACLK_GEN[7]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.893 r  UUT/ACLK_GEN0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.893    UUT/p_1_in[8]
    SLICE_X0Y37          FDRE                                         r  UUT/ACLK_GEN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  UUT/ACLK_GEN_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/ACLK_GEN_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/ACLK_GEN_reg[11]/Q
                         net (fo=2, routed)           0.133     1.750    UUT/ACLK_GEN[11]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  UUT/ACLK_GEN0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.894    UUT/p_1_in[12]
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  UUT/ACLK_GEN_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/ACLK_GEN_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.133     1.750    UUT/ACLK_GEN[15]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  UUT/ACLK_GEN0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.894    UUT/p_1_in[16]
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  UUT/ACLK_GEN_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    UUT/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    UUT/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    UUT/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    UUT/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    UUT/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    UUT/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    UUT/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    UUT/ACLK_GEN_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36    UUT/ACLK_GEN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    UUT/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    UUT/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    UUT/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    UUT/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    UUT/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39    UUT/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    UUT/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    UUT/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    UUT/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 5.315ns (54.265%)  route 4.480ns (45.735%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           2.212     3.669    LED_OBUF[15]
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.152     3.821 r  JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.267     6.088    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.707     9.795 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.795    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 5.085ns (53.127%)  route 4.486ns (46.873%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           2.212     3.669    LED_OBUF[15]
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.124     3.793 r  JA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.274     6.066    JA_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         3.505     9.571 r  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.571    JA[4]
    H1                                                                r  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.959ns (53.521%)  route 4.306ns (46.479%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.306     5.761    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.265 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.265    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutB/Motorx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 3.966ns (44.343%)  route 4.977ns (55.657%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  drive0/PWM0/OutB/Motorx_reg/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  drive0/PWM0/OutB/Motorx_reg/Q
                         net (fo=2, routed)           4.977     5.436    JA_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         3.507     8.943 r  JA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.943    JA[5]
    K2                                                                r  JA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutA/Motorx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 3.975ns (45.647%)  route 4.733ns (54.353%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  drive0/PWM0/OutA/Motorx_reg/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  drive0/PWM0/OutA/Motorx_reg/Q
                         net (fo=2, routed)           4.733     5.192    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     8.708 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.708    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.978ns (61.439%)  route 3.124ns (38.561%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.124     4.580    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.102 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.102    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 4.987ns (61.703%)  route 3.095ns (38.297%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           3.095     4.564    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.082 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.082    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 4.960ns (63.401%)  route 2.863ns (36.599%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=2, routed)           2.863     4.316    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.824 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.824    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 4.971ns (67.448%)  route 2.399ns (32.552%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           2.399     3.854    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.370 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.370    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drive0/PWM0/CCA/CCRx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutA/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  drive0/PWM0/CCA/CCRx_reg[5]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/PWM0/CCA/CCRx_reg[5]/Q
                         net (fo=1, routed)           0.086     0.227    drive0/PWM0/TC/Q[0]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  drive0/PWM0/TC/R_i_1/O
                         net (fo=1, routed)           0.000     0.272    drive0/PWM0/OutA/R_reg_0
    SLICE_X5Y38          FDRE                                         r  drive0/PWM0/OutA/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/TCR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.191ns (60.037%)  route 0.127ns (39.963%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[6]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[6]/Q
                         net (fo=4, routed)           0.127     0.273    drive0/PWM0/TC/TCR[6]
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  drive0/PWM0/TC/TCR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.318    drive0/PWM0/TC/p_0_in[6]
    SLICE_X5Y40          FDRE                                         r  drive0/PWM0/TC/TCR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutA/R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutA/Motorx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  drive0/PWM0/OutA/R_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  drive0/PWM0/OutA/R_reg/Q
                         net (fo=1, routed)           0.142     0.283    drive0/PWM0/OutA/R
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.045     0.328 r  drive0/PWM0/OutA/Motorx0/O
                         net (fo=1, routed)           0.000     0.328    drive0/PWM0/OutA/Motorx0_n_0
    SLICE_X5Y40          FDRE                                         r  drive0/PWM0/OutA/Motorx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutB/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.191ns (57.630%)  route 0.140ns (42.370%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[5]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[5]/Q
                         net (fo=5, routed)           0.140     0.286    drive0/PWM0/TC/TCR[5]
    SLICE_X5Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.331 r  drive0/PWM0/TC/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.331    drive0/PWM0/OutB/R_reg_0
    SLICE_X5Y38          FDRE                                         r  drive0/PWM0/OutB/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (57.022%)  route 0.144ns (42.978%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[5]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[5]/Q
                         net (fo=5, routed)           0.144     0.290    drive0/PWM0/TC/TCR[5]
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.335 r  drive0/PWM0/TC/TCR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.335    drive0/PWM0/TC/p_0_in[5]
    SLICE_X5Y40          FDRE                                         r  drive0/PWM0/TC/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.706%)  route 0.158ns (45.294%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[6]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[6]/Q
                         net (fo=4, routed)           0.158     0.304    drive0/PWM0/TC/TCR[6]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  drive0/PWM0/TC/E_i_1/O
                         net (fo=1, routed)           0.000     0.349    drive0/PWM0/TC/E_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  drive0/PWM0/TC/E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/M0/CrossNum_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/M0/CrossNum_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  drive0/M0/CrossNum_reg/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/M0/CrossNum_reg/Q
                         net (fo=2, routed)           0.168     0.309    drive0/M0/CrossNum_reg_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  drive0/M0/CrossNum_i_1/O
                         net (fo=1, routed)           0.000     0.354    drive0/M0/CrossNum_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  drive0/M0/CrossNum_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutB/Motorx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutB/Motorx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.191ns (52.961%)  route 0.170ns (47.039%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  drive0/PWM0/OutB/Motorx_reg/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/OutB/Motorx_reg/Q
                         net (fo=2, routed)           0.170     0.316    drive0/PWM0/OutB/JA_OBUF[0]
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.045     0.361 r  drive0/PWM0/OutB/Motorx0/O
                         net (fo=1, routed)           0.000     0.361    drive0/PWM0/OutB/Motorx0_n_0
    SLICE_X5Y39          FDRE                                         r  drive0/PWM0/OutB/Motorx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/TCR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.191ns (52.833%)  route 0.171ns (47.167%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[1]/C
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[1]/Q
                         net (fo=7, routed)           0.171     0.317    drive0/PWM0/TC/TCR[1]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.045     0.362 r  drive0/PWM0/TC/TCR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.362    drive0/PWM0/TC/p_0_in[3]
    SLICE_X5Y41          FDRE                                         r  drive0/PWM0/TC/TCR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/TCR_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.197ns (53.603%)  route 0.171ns (46.397%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[1]/C
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[1]/Q
                         net (fo=7, routed)           0.171     0.317    drive0/PWM0/TC/TCR[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I2_O)        0.051     0.368 r  drive0/PWM0/TC/TCR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.368    drive0/PWM0/TC/p_0_in[4]
    SLICE_X5Y41          FDRE                                         r  drive0/PWM0/TC/TCR_reg[4]/D
  -------------------------------------------------------------------    -------------------





