{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:05:31 2007 " "Info: Processing started: Wed May 02 19:05:31 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 14 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] register lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\] 401.61 MHz 2.49 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 401.61 MHz between source register \"lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]\" and destination register \"lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\]\" (period= 2.49 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.276 ns + Longest register register " "Info: + Longest register to register delay is 2.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 1 REG LCFF_X64_Y7_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X64_Y7_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X64_Y7_N0; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X64_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X64_Y7_N2; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X64_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X64_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X64_Y7_N6; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X64_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X64_Y7_N8; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X64_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X64_Y7_N10; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X64_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X64_Y7_N12; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X64_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X64_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X64_Y7_N16; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X64_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X64_Y7_N18; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X64_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X64_Y7_N20; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X64_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X64_Y7_N22; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X64_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X64_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 2; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X64_Y7_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.192 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita15 17 COMB LCCOMB_X64_Y7_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.192 ns; Loc. = LCCOMB_X64_Y7_N30; Fanout = 1; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|counter_comb_bita15'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.276 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\] 18 REG LCFF_X64_Y7_N31 8 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 2.276 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.969 ns ( 86.51 % ) " "Info: Total cell delay = 1.969 ns ( 86.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 13.49 % ) " "Info: Total interconnect delay = 0.307 ns ( 13.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.443 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\] 2 REG LCFF_X64_Y7_N31 8 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.443 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\] 2 REG LCFF_X64_Y7_N1 9 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita0~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita1~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita2~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita3~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita4~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita5~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita6~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita7~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita8~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita9~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita10~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita11~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita12~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita13~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita14~COUT lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|counter_comb_bita15 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\] SW\[0\] KEY\[0\] 0.131 ns register " "Info: tsu for register \"lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 0.131 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.610 ns + Longest pin register " "Info: + Longest pin to register delay is 3.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 17; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.271 ns) 1.626 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|_~2 2 COMB LCCOMB_X64_Y19_N20 16 " "Info: 2: + IC(0.356 ns) + CELL(0.271 ns) = 1.626 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 16; COMB Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|_~2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { SW[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 271 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.660 ns) 3.610 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\] 3 REG LCFF_X64_Y7_N25 9 " "Info: 3: + IC(1.324 ns) + CELL(0.660 ns) = 3.610 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 53.46 % ) " "Info: Total cell delay = 1.930 ns ( 53.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.680 ns ( 46.54 % ) " "Info: Total interconnect delay = 1.680 ns ( 46.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.610 ns" { SW[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.610 ns" { SW[0] SW[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 0.356ns 1.324ns } { 0.000ns 0.999ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.443 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\] 2 REG LCFF_X64_Y7_N25 9 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.610 ns" { SW[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.610 ns" { SW[0] SW[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|_~2 lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 0.356ns 1.324ns } { 0.000ns 0.999ns 0.271ns 0.660ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[0\] lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[1\] 10.087 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[0\]\" through register \"lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[1\]\" is 10.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.443 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[1\] 2 REG LCFF_X64_Y7_N3 9 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N3; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.394 ns + Longest register pin " "Info: + Longest register to pin delay is 6.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[1\] 1 REG LCFF_X64_Y7_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N3; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(0.420 ns) 2.719 ns hex7seg:digit0\|Mux0~15 2 COMB LCCOMB_X28_Y3_N24 1 " "Info: 2: + IC(2.299 ns) + CELL(0.420 ns) = 2.719 ns; Loc. = LCCOMB_X28_Y3_N24; Fanout = 1; COMB Node = 'hex7seg:digit0\|Mux0~15'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] hex7seg:digit0|Mux0~15 } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(2.798 ns) 6.394 ns HEX0\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.877 ns) + CELL(2.798 ns) = 6.394 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { hex7seg:digit0|Mux0~15 HEX0[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 50.33 % ) " "Info: Total cell delay = 3.218 ns ( 50.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 49.67 % ) " "Info: Total interconnect delay = 3.176 ns ( 49.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] hex7seg:digit0|Mux0~15 HEX0[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] hex7seg:digit0|Mux0~15 HEX0[0] } { 0.000ns 2.299ns 0.877ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] hex7seg:digit0|Mux0~15 HEX0[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[1] hex7seg:digit0|Mux0~15 HEX0[0] } { 0.000ns 2.299ns 0.877ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\] SW\[0\] KEY\[0\] 0.778 ns register " "Info: th for register \"lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 0.778 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.443 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\] 2 REG LCFF_X64_Y7_N25 9 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 17; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.659 ns) 2.931 ns lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\] 2 REG LCFF_X64_Y7_N25 9 " "Info: 2: + IC(1.273 ns) + CELL(0.659 ns) = 2.931 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\|safe_q\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { SW[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 121 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 56.57 % ) " "Info: Total cell delay = 1.658 ns ( 56.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 43.43 % ) " "Info: Total interconnect delay = 1.273 ns ( 43.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { SW[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { SW[0] SW[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 1.273ns } { 0.000ns 0.999ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { SW[0] lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { SW[0] SW[0]~combout lpm_count:U1|lpm_counter:lpm_counter_component|cntr_mpi:auto_generated|safe_q[12] } { 0.000ns 0.000ns 1.273ns } { 0.000ns 0.999ns 0.659ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 19:05:32 2007 " "Info: Processing ended: Wed May 02 19:05:32 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
