# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../encoderw_priority.srcs/sources_1/new/encoderw_priority.vhd" \
"../../../../encoderw_priority.srcs/sim_1/new/encoderw_priority_tb.vhd" \

# Do not sort compile order
nosort
