Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep 22 21:51:59 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    2           
TIMING-14  Critical Warning  LUT on the clock tree                                 11          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             2           
DPIR-1     Warning           Asynchronous driver check                             1041        
LUTAR-1    Warning           LUT drives async reset alert                          34          
PDRC-190   Warning           Suboptimally placed synchronized register chain       6           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-10  Warning           Missing property on synchronizer                      1           
TIMING-18  Warning           Missing input or output delay                         12          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  4           
ULMTCS-1   Warning           Control Sets use limits recommend reduction           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.288        0.000                      0                97345        0.028        0.000                      0                97345        1.101        0.000                       0                 39422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
base_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_base_clk_wiz_0_0      {0.000 20.833}       41.665          24.001          
  camif_xclk_base_clk_wiz_0_0    {0.000 5.208}        10.416          96.004          
  clkfbout_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  isp_pclk_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_base_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
base_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_base_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_base_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_base_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         
cam_pclk                         {0.000 5.208}        10.416          96.006          
clk_fpga_0                       {0.000 4.167}        8.333           120.005         
clk_fpga_1                       {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_base_clk_wiz_0_0                                                                                                                                                       40.073        0.000                       0                     2  
  camif_xclk_base_clk_wiz_0_0          4.087        0.000                      0                  327        0.028        0.000                      0                  327        4.708        0.000                       0                   188  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  isp_pclk_base_clk_wiz_0_0            0.288        0.000                      0                19558        0.033        0.000                      0                19558        3.312        0.000                       0                 15890  
  lcd_clk_base_clk_wiz_0_0            24.946        0.000                      0                   85        0.137        0.000                      0                   85       14.499        0.000                       0                    68  
base_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_base_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_base_clk_wiz_1_0_1           8.274        0.000                      0                  268        0.088        0.000                      0                  268        6.234        0.000                       0                   210  
  dvi_clk_x5_base_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  
cam_pclk                               4.119        0.000                      0                  280        0.223        0.000                      0                  280        4.708        0.000                       0                   160  
clk_fpga_0                             2.026        0.000                      0                55014        0.036        0.000                      0                55014        3.036        0.000                       0                 19573  
clk_fpga_1                             6.580        0.000                      0                 7904        0.087        0.000                      0                 7904        9.146        0.000                       0                  3489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_fpga_0                  clk_fpga_0                        1.693        0.000                      0                  219        1.301        0.000                      0                  219  
**async_default**           dvi_clk_base_clk_wiz_1_0_1  dvi_clk_base_clk_wiz_1_0_1       10.061        0.000                      0                   68        0.415        0.000                      0                   68  
**async_default**           isp_pclk_base_clk_wiz_0_0   isp_pclk_base_clk_wiz_0_0         1.757        0.000                      0                14210        0.335        0.000                      0                14210  
**async_default**           lcd_clk_base_clk_wiz_0_0    lcd_clk_base_clk_wiz_0_0         27.489        0.000                      0                   24        0.735        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_base_clk_wiz_0_0
  To Clock:  cam_xclk_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.665      40.073     BUFGCTRL_X0Y3    base_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.665      40.416     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  camif_xclk_base_clk_wiz_0_0
  To Clock:  camif_xclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.818ns (32.168%)  route 3.834ns (67.832%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 14.170 - 10.416 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     4.311    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     4.744 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     6.646    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     6.772 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     7.108    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     7.383 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.383    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.823 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.039 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797     8.836    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328     9.164 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.799     9.963    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X1Y1          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.959    14.170    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X1Y1          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.496    14.666    
                         clock uncertainty           -0.067    14.599    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    14.050    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.818ns (33.494%)  route 3.610ns (66.506%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 14.065 - 10.416 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     4.311    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     4.744 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     6.646    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     6.772 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     7.108    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     7.383 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.383    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.823 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.039 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797     8.836    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328     9.164 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.575     9.739    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X1Y5          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.853    14.065    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X1Y5          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.496    14.561    
                         clock uncertainty           -0.067    14.493    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.549    13.944    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.944    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 14.017 - 10.416 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     4.311    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     4.744 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     6.646    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     6.772 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     7.108    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     7.383 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.383    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.823 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.039 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797     8.836    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328     9.164 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440     9.604    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    14.017    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                         clock pessimism              0.551    14.568    
                         clock uncertainty           -0.067    14.500    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    14.202    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 14.017 - 10.416 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     4.311    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     4.744 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     6.646    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     6.772 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     7.108    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     7.383 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.383    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.823 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.039 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797     8.836    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328     9.164 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440     9.604    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    14.017    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                         clock pessimism              0.551    14.568    
                         clock uncertainty           -0.067    14.500    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    14.202    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 14.017 - 10.416 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     4.311    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     4.744 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     6.646    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     6.772 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     7.108    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     7.383 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.383    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.823 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.039 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797     8.836    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328     9.164 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440     9.604    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    14.017    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                         clock pessimism              0.551    14.568    
                         clock uncertainty           -0.067    14.500    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    14.202    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns = ( 14.017 - 10.416 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     4.311    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     4.744 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     6.646    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     6.772 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     7.108    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     7.383 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     7.383    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.823 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     7.823    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.039 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797     8.836    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328     9.164 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440     9.604    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    14.017    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                         clock pessimism              0.551    14.568    
                         clock uncertainty           -0.067    14.500    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    14.202    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 12.646 - 10.416 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     3.713    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     4.111 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     6.866    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     7.098 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896     7.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    12.646    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/C
                         clock pessimism              0.274    12.920    
                         clock uncertainty           -0.067    12.853    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    12.685    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 12.646 - 10.416 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     3.713    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     4.111 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     6.866    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     7.098 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896     7.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    12.646    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]/C
                         clock pessimism              0.274    12.920    
                         clock uncertainty           -0.067    12.853    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    12.685    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 12.646 - 10.416 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     3.713    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     4.111 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     6.866    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     7.098 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896     7.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    12.646    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/C
                         clock pessimism              0.274    12.920    
                         clock uncertainty           -0.067    12.853    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    12.685    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 12.646 - 10.416 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.962     1.964    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.105     2.069 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     3.713    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     4.111 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     6.866    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     7.098 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896     7.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.709    12.128    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.084    12.212 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    12.646    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/C
                         clock pessimism              0.274    12.920    
                         clock uncertainty           -0.067    12.853    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    12.685    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  4.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.190ns (10.060%)  route 1.699ns (89.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.699     2.425    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.049     2.474 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[3]_i_1/O
                         net (fo=1, routed)           0.000     2.474    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_6
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.107     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.186ns (9.869%)  route 1.699ns (90.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.699     2.425    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.470 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[2]_i_1/O
                         net (fo=1, routed)           0.000     2.470    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_7
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.092     2.431    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.185ns (10.771%)  route 1.533ns (89.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           1.533     2.259    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.044     2.303 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.303    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.959     2.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.123    
    SLICE_X54Y10         FDCE (Hold_fdce_C_D)         0.131     2.254    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.186ns (10.873%)  route 1.525ns (89.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.525     2.251    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.045     2.296 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_href_i_1/O
                         net (fo=1, routed)           0.000     2.296    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_1
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.959     2.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg/C
                         clock pessimism              0.000     2.123    
    SLICE_X54Y10         FDCE (Hold_fdce_C_D)         0.120     2.243    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_href_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.187ns (9.651%)  route 1.751ns (90.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.751     2.477    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.046     2.523 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[1]_i_1/O
                         net (fo=1, routed)           0.000     2.523    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_8
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.107     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.186ns (9.604%)  route 1.751ns (90.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.751     2.477    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.522 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[0]_i_1/O
                         net (fo=1, routed)           0.000     2.522    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_9
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.091     2.430    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.185ns (9.035%)  route 1.863ns (90.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.863     2.589    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.044     2.633 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[5]_i_1/O
                         net (fo=1, routed)           0.000     2.633    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_4
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.107     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.185ns (9.031%)  route 1.864ns (90.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.864     2.590    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.044     2.634 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[7]_i_1/O
                         net (fo=1, routed)           0.000     2.634    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_2
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.107     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.186ns (9.079%)  route 1.863ns (90.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.863     2.589    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.634 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[4]_i_1/O
                         net (fo=1, routed)           0.000     2.634    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_5
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.092     2.431    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.186ns (9.075%)  route 1.864ns (90.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.584     0.586    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X64Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.864     2.590    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.635 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[6]_i_1/O
                         net (fo=1, routed)           0.000     2.635    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_3
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.105     1.107    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.056     1.163 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.176     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]/C
                         clock pessimism              0.000     2.339    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.092     2.431    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camif_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X1Y1      base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X1Y5      base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.416      8.824      BUFGCTRL_X0Y7    base_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.416      9.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X29Y4      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4      base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y8    base_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 3.803ns (51.733%)  route 3.548ns (48.267%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.565 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.565    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.745 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[0]
                         net (fo=3, routed)           0.715     8.460    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[0]
    SLICE_X57Y110        LUT3 (Prop_lut3_I0_O)        0.254     8.714 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_41__4/O
                         net (fo=1, routed)           1.449    10.163    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_41__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.377    10.451    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.451    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 3.514ns (48.437%)  route 3.741ns (51.563%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.433 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/O[3]
                         net (fo=3, routed)           0.911     8.344    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_5[3]
    SLICE_X57Y107        LUT3 (Prop_lut3_I0_O)        0.277     8.621 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_22__4/O
                         net (fo=1, routed)           1.445    10.066    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_22__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.384    10.444    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 3.901ns (54.007%)  route 3.322ns (45.993%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.565 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.565    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.663 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.663    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.843 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[0]
                         net (fo=3, routed)           0.585     8.428    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/O[0]
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.254     8.682 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_37__4/O
                         net (fo=1, routed)           1.353    10.035    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_37__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.377    10.451    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.451    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 3.831ns (53.120%)  route 3.381ns (46.880%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.565 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.565    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.765 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[2]
                         net (fo=3, routed)           0.671     8.436    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[2]
    SLICE_X57Y109        LUT3 (Prop_lut3_I0_O)        0.262     8.698 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_39__4/O
                         net (fo=1, routed)           1.326    10.023    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_39__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.383    10.445    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 3.809ns (52.893%)  route 3.392ns (47.107%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.727 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/O[3]
                         net (fo=3, routed)           0.593     8.320    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_2[3]
    SLICE_X57Y108        LUT3 (Prop_lut3_I0_O)        0.278     8.598 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_42__4/O
                         net (fo=1, routed)           1.415    10.013    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_42__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.384    10.444    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 3.887ns (54.420%)  route 3.256ns (45.580%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.565 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.565    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.830 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[1]
                         net (fo=3, routed)           0.610     8.440    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[1]
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.253     8.693 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_40__4/O
                         net (fo=1, routed)           1.261     9.954    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_40__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.384    10.444    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 3.746ns (52.593%)  route 3.377ns (47.407%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.667 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/O[2]
                         net (fo=3, routed)           0.660     8.327    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_2[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I0_O)        0.275     8.602 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_43__4/O
                         net (fo=1, routed)           1.333     9.934    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_43__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.395    10.433    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.888ns (54.709%)  route 3.219ns (45.291%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.565 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.565    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.825 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/O[3]
                         net (fo=3, routed)           0.569     8.394    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_1[3]
    SLICE_X57Y110        LUT3 (Prop_lut3_I0_O)        0.259     8.653 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_38__4/O
                         net (fo=1, routed)           1.265     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_38__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.383    10.445    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 3.720ns (52.614%)  route 3.350ns (47.386%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.467    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.647 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/O[0]
                         net (fo=3, routed)           0.747     8.394    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_2[0]
    SLICE_X54Y112        LUT3 (Prop_lut3_I0_O)        0.269     8.663 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_45__4/O
                         net (fo=1, routed)           1.219     9.882    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_45__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.373    10.455    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 3.688ns (51.036%)  route 3.538ns (48.964%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 10.893 - 8.333 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       2.148     2.150    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.114     2.264 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     2.811    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.294     5.105 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.656     5.761    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/ping_rdata[0]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.105     5.866 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.729     6.595    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X56Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.075 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.634 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/O[1]
                         net (fo=3, routed)           0.708     8.342    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_3[1]
    SLICE_X57Y108        LUT3 (Prop_lut3_I0_O)        0.250     8.592 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_48__4/O
                         net (fo=1, routed)           1.446    10.038    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_48__4_n_0
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.826    10.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X53Y109        LUT3 (Prop_lut3_I0_O)        0.084    10.245 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.648    10.893    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X3Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.065    10.828    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.214    10.614    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  0.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[1][47]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][48]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.575%)  route 0.138ns (33.425%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.639     0.641    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X112Y50        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.164     0.805 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[1][47]/Q
                         net (fo=4, routed)           0.138     0.942    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[1][47]
    SLICE_X111Y49        LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[2][50]_i_4/O
                         net (fo=1, routed)           0.000     0.987    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[2][50]_i_4_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.052 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][50]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.052    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][50]_i_1_n_6
    SLICE_X111Y49        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.912     0.914    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X111Y49        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][48]/C
                         clock pessimism              0.000     0.914    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.105     1.019    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][48]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[1][49]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][51]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.355ns (82.975%)  route 0.073ns (17.025%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.641     0.643    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X110Y49        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     0.784 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[1][49]/Q
                         net (fo=4, routed)           0.072     0.856    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg_n_0_[1][49]
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.045     0.901 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[2][50]_i_3/O
                         net (fo=1, routed)           0.000     0.901    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[2][50]_i_3_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.016 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][50]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.016    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][50]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.070 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][54]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.070    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][54]_i_1_n_7
    SLICE_X111Y50        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.911     0.913    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X111Y50        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][51]/C
                         clock pessimism              0.000     0.913    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.105     1.018    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][51]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.606     0.608    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/pclk
    SLICE_X90Y36         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[2]/Q
                         net (fo=1, routed)           0.103     0.874    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/Q[2]
    RAMB36_X4Y7          RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.916     0.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y7          RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.664    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.819    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.606     0.608    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/pclk
    SLICE_X90Y36         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[4]/Q
                         net (fo=1, routed)           0.103     0.874    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/Q[4]
    RAMB36_X4Y7          RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.916     0.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y7          RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.664    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.819    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.606     0.608    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/pclk
    SLICE_X90Y36         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y36         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/in_r_reg[6]/Q
                         net (fo=1, routed)           0.103     0.874    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/Q[6]
    RAMB36_X4Y7          RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.916     0.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y7          RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.664    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.819    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.609     0.611    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/pclk
    SLICE_X90Y97         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y97         FDRE (Prop_fdre_C_Q)         0.164     0.775 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/in_r_reg[3]/Q
                         net (fo=1, routed)           0.103     0.877    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/Q[3]
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.918     0.920    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.665    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.820    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/in_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.048%)  route 0.105ns (38.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.609     0.611    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/pclk
    SLICE_X90Y97         FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/in_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y97         FDRE (Prop_fdre_C_Q)         0.164     0.775 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/in_r_reg[7]/Q
                         net (fo=1, routed)           0.105     0.879    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/Q[7]
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.918     0.920    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/pclk
    RAMB36_X4Y19         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.665    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.820    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/gen_ram_inst[0].u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.252ns (55.251%)  route 0.204ns (44.749%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.558     0.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X47Y95         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg_reg[5]/Q
                         net (fo=2, routed)           0.204     0.905    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg[5]
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.045     0.950 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b[3]_i_9/O
                         net (fo=1, routed)           0.000     0.950    base_i/xil_isp_lite_0/inst_n_375
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.016 r  base_i/xil_isp_lite_0/ccm_i0/data_b_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.016    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[11]_0[1]
    SLICE_X50Y95         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.822     0.824    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X50Y95         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[1]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.134     0.953    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[1][49]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][53]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.366ns (83.402%)  route 0.073ns (16.598%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.641     0.643    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X110Y49        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     0.784 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg[1][49]/Q
                         net (fo=4, routed)           0.072     0.856    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/den_tmp_reg_n_0_[1][49]
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.045     0.901 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[2][50]_i_3/O
                         net (fo=1, routed)           0.000     0.901    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[2][50]_i_3_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.016 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][50]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.016    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][50]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.081 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][54]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.081    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][54]_i_1_n_5
    SLICE_X111Y50        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.911     0.913    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X111Y50        FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][53]/C
                         clock pessimism              0.000     0.913    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.105     1.018    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][53]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.252ns (54.421%)  route 0.211ns (45.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.558     0.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X47Y96         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg_reg[9]/Q
                         net (fo=2, routed)           0.211     0.912    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_bg[9]
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.957 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b[7]_i_8/O
                         net (fo=1, routed)           0.000     0.957    base_i/xil_isp_lite_0/inst_n_383
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.023 r  base_i/xil_isp_lite_0/ccm_i0/data_b_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.023    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[11]_0[5]
    SLICE_X50Y96         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.822     0.824    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X50Y96         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[5]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.134     0.953    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         isp_pclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y19     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y20     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y40     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y40     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y41     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y41     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y42     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y42     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y43     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y43     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X90Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X90Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X50Y87     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X54Y100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X90Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X90Y101    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       24.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.946ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.156ns (25.701%)  route 3.342ns (74.299%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 31.365 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.538     6.049    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rd_flag
    RAMB36_X0Y9          RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.364    31.365    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X0Y9          RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.096    31.461    
                         clock uncertainty           -0.079    31.382    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    30.995    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                 24.946    

Slack (MET) :             25.090ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.156ns (24.940%)  route 3.479ns (75.060%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.675     6.186    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                         clock pessimism              0.131    31.523    
                         clock uncertainty           -0.079    31.444    
    SLICE_X7Y39          FDCE (Setup_fdce_C_CE)      -0.168    31.276    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         31.276    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                 25.090    

Slack (MET) :             25.090ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.156ns (24.940%)  route 3.479ns (75.060%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.675     6.186    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]/C
                         clock pessimism              0.131    31.523    
                         clock uncertainty           -0.079    31.444    
    SLICE_X7Y39          FDCE (Setup_fdce_C_CE)      -0.168    31.276    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         31.276    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                 25.090    

Slack (MET) :             25.090ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.156ns (24.940%)  route 3.479ns (75.060%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.675     6.186    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
                         clock pessimism              0.131    31.523    
                         clock uncertainty           -0.079    31.444    
    SLICE_X7Y39          FDCE (Setup_fdce_C_CE)      -0.168    31.276    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.276    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                 25.090    

Slack (MET) :             25.090ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.156ns (24.940%)  route 3.479ns (75.060%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.675     6.186    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
                         clock pessimism              0.131    31.523    
                         clock uncertainty           -0.079    31.444    
    SLICE_X7Y39          FDCE (Setup_fdce_C_CE)      -0.168    31.276    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         31.276    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                 25.090    

Slack (MET) :             25.090ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.156ns (24.940%)  route 3.479ns (75.060%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.675     6.186    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
                         clock pessimism              0.131    31.523    
                         clock uncertainty           -0.079    31.444    
    SLICE_X7Y39          FDCE (Setup_fdce_C_CE)      -0.168    31.276    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         31.276    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                 25.090    

Slack (MET) :             25.232ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.156ns (25.400%)  route 3.395ns (74.600%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.591     6.102    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                         clock pessimism              0.158    31.550    
                         clock uncertainty           -0.079    31.471    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.136    31.335    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         31.335    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 25.232    

Slack (MET) :             25.232ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.156ns (25.400%)  route 3.395ns (74.600%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.591     6.102    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
                         clock pessimism              0.158    31.550    
                         clock uncertainty           -0.079    31.471    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.136    31.335    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]
  -------------------------------------------------------------------
                         required time                         31.335    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 25.232    

Slack (MET) :             25.232ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.156ns (25.400%)  route 3.395ns (74.600%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.591     6.102    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                         clock pessimism              0.158    31.550    
                         clock uncertainty           -0.079    31.471    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.136    31.335    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                         31.335    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 25.232    

Slack (MET) :             25.232ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.156ns (25.400%)  route 3.395ns (74.600%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 31.392 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.549     1.551    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.398     1.949 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           1.130     3.079    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.232     3.311 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.641     3.951    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.105     4.056 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.056    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.372 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           1.034     5.406    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.105     5.511 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.591     6.102    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.391    31.392    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X4Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                         clock pessimism              0.158    31.550    
                         clock uncertainty           -0.079    31.471    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.136    31.335    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                         31.335    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 25.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/D
                            (rising edge-triggered cell FDPE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.732%)  route 0.085ns (31.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.624     0.626    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     0.767 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/Q
                         net (fo=4, routed)           0.085     0.851    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[4]
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_i_1/O
                         net (fo=1, routed)           0.000     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_i_1_n_0
    SLICE_X4Y49          FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.893     0.895    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/C
                         clock pessimism             -0.256     0.639    
    SLICE_X4Y49          FDPE (Hold_fdpe_C_D)         0.121     0.760    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.624     0.626    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     0.767 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/Q
                         net (fo=8, routed)           0.119     0.886    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg_n_0_[0]
    SLICE_X0Y48          LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.931    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt[1]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/C
                         clock pessimism             -0.257     0.639    
    SLICE_X0Y48          FDCE (Hold_fdce_C_D)         0.120     0.759    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[8]/Q
                         net (fo=1, routed)           0.114     0.879    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[8]
    SLICE_X7Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.078     0.702    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/C
                            (rising edge-triggered cell FDPE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.421%)  route 0.099ns (37.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.624     0.626    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDPE (Prop_fdpe_C_Q)         0.164     0.790 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/Q
                         net (fo=1, routed)           0.099     0.888    base_i/axis_to_video_1/inst/axis_to_video_inst/timing_n_2
    SLICE_X7Y49          FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.893     0.895    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X7Y49          FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
                         clock pessimism             -0.253     0.642    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.066     0.708    base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/Q
                         net (fo=1, routed)           0.114     0.879    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[0]
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.071     0.695    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/Q
                         net (fo=1, routed)           0.114     0.878    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[4]
    SLICE_X5Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.890     0.892    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/C
                         clock pessimism             -0.269     0.623    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.066     0.689    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.212ns (65.308%)  route 0.113ns (34.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.624     0.626    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.164     0.790 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/Q
                         net (fo=6, routed)           0.113     0.902    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[1]
    SLICE_X5Y49          LUT5 (Prop_lut5_I2_O)        0.048     0.950 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.950    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[3]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.893     0.895    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/C
                         clock pessimism             -0.256     0.639    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.107     0.746    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.624     0.626    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     0.767 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/Q
                         net (fo=3, routed)           0.170     0.937    base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_w
    SLICE_X7Y49          FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.893     0.895    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X7Y49          FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/C
                         clock pessimism             -0.233     0.662    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.070     0.732    base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.783%)  route 0.114ns (35.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.624     0.626    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.164     0.790 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/Q
                         net (fo=6, routed)           0.114     0.903    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[1]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.045     0.948 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.948    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[4]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.893     0.895    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
                         clock pessimism             -0.256     0.639    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.092     0.731    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.985%)  route 0.113ns (35.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.624     0.626    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.164     0.790 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/Q
                         net (fo=6, routed)           0.113     0.902    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[1]
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.045     0.947 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.947    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[2]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.893     0.895    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/C
                         clock pessimism             -0.256     0.639    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.091     0.730    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X0Y9      base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    base_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         29.999      28.999     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         29.999      28.999     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X3Y41      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         29.999      28.999     SLICE_X5Y41      base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y41      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y41      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X7Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X5Y42      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y41      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y41      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_1_0_1
  To Clock:  clkfbout_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y9    base_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.080ns (22.895%)  route 3.637ns (77.105%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 14.859 - 13.467 ) 
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.509     1.511    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.433     1.944 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           1.583     3.527    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[8]
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.105     3.632 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.859     4.491    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.105     4.596 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.596    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.928 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.491     5.419    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X104Y101       LUT4 (Prop_lut4_I3_O)        0.105     5.524 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.704     6.228    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rd_flag
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.390    14.859    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.130    14.989    
                         clock uncertainty           -0.100    14.889    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.502    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  8.274    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 2.335ns (46.543%)  route 2.682ns (53.457%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.718     1.720    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB18_X5Y40         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     3.845 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/DOBDO[3]
                         net (fo=6, routed)           2.030     5.875    base_i/DVI_Transmitter_0/inst/encoder_r/video_din[5]
    SLICE_X112Y121       LUT3 (Prop_lut3_I1_O)        0.105     5.980 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_4/O
                         net (fo=1, routed)           0.652     6.632    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I5_O)        0.105     6.737 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     6.737    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_1_n_0
    SLICE_X112Y121       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y121       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X112Y121       FDRE (Setup_fdre_C_D)        0.076    15.116    base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.534ns (50.160%)  route 2.518ns (49.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548     1.550    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.125     3.675 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/DOPBDOP[0]
                         net (fo=4, routed)           1.908     5.583    base_i/DVI_Transmitter_0/inst/encoder_r/video_din[0]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.126     5.709 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_3/O
                         net (fo=3, routed)           0.610     6.319    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[3]_i_3_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.283     6.602 r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.602    base_i/DVI_Transmitter_0/inst/encoder_r/n1d[2]_i_1_n_0
    SLICE_X112Y121       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y121       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]/C
                         clock pessimism              0.012    15.041    
                         clock uncertainty           -0.100    14.941    
    SLICE_X112Y121       FDRE (Setup_fdre_C_D)        0.072    15.013    base_i/DVI_Transmitter_0/inst/encoder_r/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 14.821 - 13.467 ) 
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.509     1.511    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.433     1.944 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           1.583     3.527    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[8]
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.105     3.632 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.859     4.491    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.105     4.596 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.596    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.928 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.491     5.419    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X104Y101       LUT4 (Prop_lut4_I3_O)        0.105     5.524 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.677     6.201    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.351    14.821    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                         clock pessimism              0.130    14.950    
                         clock uncertainty           -0.100    14.850    
    SLICE_X104Y97        FDCE (Setup_fdce_C_CE)      -0.136    14.714    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 14.821 - 13.467 ) 
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.509     1.511    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.433     1.944 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           1.583     3.527    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[8]
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.105     3.632 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.859     4.491    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.105     4.596 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.596    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.928 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.491     5.419    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X104Y101       LUT4 (Prop_lut4_I3_O)        0.105     5.524 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.677     6.201    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.351    14.821    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                         clock pessimism              0.130    14.950    
                         clock uncertainty           -0.100    14.850    
    SLICE_X104Y97        FDCE (Setup_fdce_C_CE)      -0.136    14.714    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 14.821 - 13.467 ) 
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.509     1.511    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.433     1.944 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           1.583     3.527    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[8]
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.105     3.632 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.859     4.491    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.105     4.596 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.596    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.928 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.491     5.419    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X104Y101       LUT4 (Prop_lut4_I3_O)        0.105     5.524 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.677     6.201    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.351    14.821    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]/C
                         clock pessimism              0.130    14.950    
                         clock uncertainty           -0.100    14.850    
    SLICE_X104Y97        FDCE (Setup_fdce_C_CE)      -0.136    14.714    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 14.821 - 13.467 ) 
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.509     1.511    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.433     1.944 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           1.583     3.527    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[8]
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.105     3.632 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5/O
                         net (fo=1, routed)           0.859     4.491    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_5_n_0
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.105     4.596 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_2/O
                         net (fo=1, routed)           0.000     4.596    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_32
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.928 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.491     5.419    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X104Y101       LUT4 (Prop_lut4_I3_O)        0.105     5.524 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.677     6.201    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.351    14.821    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
                         clock pessimism              0.130    14.950    
                         clock uncertainty           -0.100    14.850    
    SLICE_X104Y97        FDCE (Setup_fdce_C_CE)      -0.136    14.714    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 2.440ns (49.904%)  route 2.449ns (50.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 14.885 - 13.467 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548     1.550    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     3.675 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/DOBDO[6]
                         net (fo=6, routed)           1.241     4.915    base_i/DVI_Transmitter_0/inst/encoder_b/video_din[6]
    SLICE_X108Y100       LUT3 (Prop_lut3_I0_O)        0.105     5.020 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2/O
                         net (fo=2, routed)           0.563     5.584    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I5_O)        0.105     5.689 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2/O
                         net (fo=3, routed)           0.645     6.334    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2_n_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.105     6.439 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.439    base_i/DVI_Transmitter_0/inst/encoder_b/n1d0[2]
    SLICE_X108Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.415    14.885    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/C
                         clock pessimism              0.096    14.980    
                         clock uncertainty           -0.100    14.880    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.072    14.952    base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.440ns (49.945%)  route 2.445ns (50.055%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 14.885 - 13.467 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548     1.550    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     3.675 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/DOBDO[6]
                         net (fo=6, routed)           1.241     4.915    base_i/DVI_Transmitter_0/inst/encoder_b/video_din[6]
    SLICE_X108Y100       LUT3 (Prop_lut3_I0_O)        0.105     5.020 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2/O
                         net (fo=2, routed)           0.563     5.584    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I5_O)        0.105     5.689 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2/O
                         net (fo=3, routed)           0.641     6.330    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2_n_0
    SLICE_X108Y99        LUT3 (Prop_lut3_I0_O)        0.105     6.435 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     6.435    base_i/DVI_Transmitter_0/inst/encoder_b/n1d0[1]
    SLICE_X108Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.415    14.885    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]/C
                         clock pessimism              0.096    14.980    
                         clock uncertainty           -0.100    14.880    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.076    14.956    base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 2.440ns (49.753%)  route 2.464ns (50.247%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 15.039 - 13.467 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548     1.550    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     3.675 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/DOBDO[6]
                         net (fo=6, routed)           1.241     4.915    base_i/DVI_Transmitter_0/inst/encoder_b/video_din[6]
    SLICE_X108Y100       LUT3 (Prop_lut3_I0_O)        0.105     5.020 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2/O
                         net (fo=2, routed)           0.563     5.584    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[0]_i_2_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I5_O)        0.105     5.689 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2/O
                         net (fo=3, routed)           0.660     6.349    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_2_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I0_O)        0.105     6.454 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     6.454    base_i/DVI_Transmitter_0/inst/encoder_b/n1d0[3]
    SLICE_X107Y100       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.570    15.039    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X107Y100       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]/C
                         clock pessimism              0.012    15.051    
                         clock uncertainty           -0.100    14.951    
    SLICE_X107Y100       FDRE (Setup_fdre_C_D)        0.030    14.981    base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  8.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.537%)  route 0.174ns (51.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.693     0.695    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y100       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDCE (Prop_fdce_C_Q)         0.164     0.859 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/Q
                         net (fo=1, routed)           0.174     1.033    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1[2]
    SLICE_X105Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.882     0.884    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/C
                         clock pessimism             -0.005     0.879    
    SLICE_X105Y99        FDCE (Hold_fdce_C_D)         0.066     0.945    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.134%)  route 0.170ns (50.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.611     0.613    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/Q
                         net (fo=7, routed)           0.170     0.946    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[3]
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.920     0.922    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.255     0.666    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.849    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.288%)  route 0.176ns (51.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.611     0.613    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/Q
                         net (fo=5, routed)           0.176     0.952    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[0]
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.920     0.922    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.255     0.666    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.849    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.141%)  route 0.354ns (62.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y99        FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  base_i/DVI_Transmitter_0/inst/encoder_b/n1d_reg[2]/Q
                         net (fo=4, routed)           0.354     1.157    base_i/DVI_Transmitter_0/inst/encoder_b/n1d[2]
    SLICE_X109Y100       LUT6 (Prop_lut6_I0_O)        0.045     1.202 r  base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.202    base_i/DVI_Transmitter_0/inst/encoder_b/q_m_1
    SLICE_X109Y100       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.994     0.996    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X109Y100       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.091     1.082    base_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.596%)  route 0.531ns (76.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.611     0.613    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/Q
                         net (fo=7, routed)           0.531     1.308    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[9]
    RAMB18_X5Y40         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.007     1.009    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB18_X5Y40         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.005     1.004    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.187    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.164ns (22.963%)  route 0.550ns (77.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.611     0.613    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=7, routed)           0.550     1.327    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    RAMB18_X5Y40         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.007     1.009    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB18_X5Y40         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.005     1.004    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.187    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.906%)  route 0.101ns (35.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.719     0.721    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X107Y105       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.101     0.963    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg_n_0_[5]
    SLICE_X108Y105       LUT5 (Prop_lut5_I1_O)        0.045     1.008 r  base_i/DVI_Transmitter_0/inst/encoder_g/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.008    base_i/DVI_Transmitter_0/inst/encoder_g/dout[5]_i_1__0_n_0
    SLICE_X108Y105       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.993     0.995    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X108Y105       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/C
                         clock pessimism             -0.258     0.737    
    SLICE_X108Y105       FDCE (Hold_fdce_C_D)         0.120     0.857    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.852%)  route 0.228ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.611     0.613    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y98        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/Q
                         net (fo=6, routed)           0.228     1.005    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[5]
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.920     0.922    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.255     0.666    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.849    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.181%)  route 0.075ns (28.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.719     0.721    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X106Y103       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  base_i/DVI_Transmitter_0/inst/encoder_g/n1d_reg[3]/Q
                         net (fo=4, routed)           0.075     0.937    base_i/DVI_Transmitter_0/inst/encoder_g/n1d[3]
    SLICE_X107Y103       LUT6 (Prop_lut6_I3_O)        0.045     0.982 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.982    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_1
    SLICE_X107Y103       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.993     0.995    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X107Y103       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/C
                         clock pessimism             -0.261     0.734    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.091     0.825    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.396%)  route 0.232ns (58.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.611     0.613    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X104Y97        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDCE (Prop_fdce_C_Q)         0.164     0.777 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=7, routed)           0.232     1.009    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.920     0.922    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y19         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.255     0.666    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.849    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X5Y19     base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X5Y40     base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    base_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y103   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y103   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y102   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y103   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y103   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y103   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    base_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.666    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.818ns (32.168%)  route 3.834ns (67.832%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 16.247 - 10.416 ) 
    Source Clock Delay      (SCD):    6.612ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     6.612    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     7.045 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     8.947    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     9.073 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     9.409    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     9.684 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.684    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.124    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.340 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797    11.137    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328    11.465 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.799    12.264    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X1Y1          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.959    16.247    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X1Y1          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.720    16.967    
                         clock uncertainty           -0.035    16.931    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    16.382    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.382    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.818ns (33.494%)  route 3.610ns (66.506%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 16.141 - 10.416 ) 
    Source Clock Delay      (SCD):    6.612ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     6.612    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     7.045 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     8.947    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     9.073 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     9.409    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     9.684 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.684    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.124    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.340 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797    11.137    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328    11.465 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.575    12.040    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X1Y5          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.853    16.141    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X1Y5          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.720    16.861    
                         clock uncertainty           -0.035    16.826    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.549    16.277    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.277    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.677ns = ( 16.093 - 10.416 ) 
    Source Clock Delay      (SCD):    6.612ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     6.612    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     7.045 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     8.947    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     9.073 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     9.409    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     9.684 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.684    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.124    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.340 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797    11.137    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328    11.465 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440    11.905    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    16.093    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                         clock pessimism              0.775    16.868    
                         clock uncertainty           -0.035    16.833    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    16.535    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.535    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.677ns = ( 16.093 - 10.416 ) 
    Source Clock Delay      (SCD):    6.612ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     6.612    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     7.045 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     8.947    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     9.073 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     9.409    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     9.684 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.684    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.124    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.340 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797    11.137    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328    11.465 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440    11.905    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    16.093    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                         clock pessimism              0.775    16.868    
                         clock uncertainty           -0.035    16.833    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    16.535    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         16.535    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.677ns = ( 16.093 - 10.416 ) 
    Source Clock Delay      (SCD):    6.612ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     6.612    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     7.045 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     8.947    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     9.073 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     9.409    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     9.684 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.684    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.124    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.340 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797    11.137    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328    11.465 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440    11.905    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    16.093    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                         clock pessimism              0.775    16.868    
                         clock uncertainty           -0.035    16.833    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    16.535    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         16.535    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.818ns (34.348%)  route 3.475ns (65.652%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.677ns = ( 16.093 - 10.416 ) 
    Source Clock Delay      (SCD):    6.612ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.242     6.612    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y6          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.433     7.045 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.902     8.947    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X29Y4          LUT5 (Prop_lut5_I2_O)        0.126     9.073 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8/O
                         net (fo=1, routed)           0.335     9.409    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_8_n_0
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.275     9.684 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     9.684    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_4_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.124 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.124    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.340 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.797    11.137    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.328    11.465 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.440    11.905    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.805    16.093    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y7          FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                         clock pessimism              0.775    16.868    
                         clock uncertainty           -0.035    16.833    
    SLICE_X26Y7          FDCE (Setup_fdce_C_CE)      -0.298    16.535    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         16.535    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.723 - 10.416 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     6.014    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     6.412 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     9.167    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     9.399 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896    10.295    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    14.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]/C
                         clock pessimism              0.498    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    15.018    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.723 - 10.416 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     6.014    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     6.412 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     9.167    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     9.399 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896    10.295    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    14.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]/C
                         clock pessimism              0.498    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    15.018    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[11]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.723 - 10.416 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     6.014    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     6.412 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     9.167    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     9.399 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896    10.295    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    14.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]/C
                         clock pessimism              0.498    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    15.018    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.630ns (14.715%)  route 3.651ns (85.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.723 - 10.416 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.265    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     4.370 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.643     6.014    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X54Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.398     6.412 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.756     9.167    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.232     9.399 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.896    10.295    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.400    14.204    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.084    14.288 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.435    14.723    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X55Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]/C
                         clock pessimism              0.498    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X55Y72         FDCE (Setup_fdce_C_CE)      -0.168    15.018    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[3]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.472ns (72.718%)  route 0.177ns (27.282%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.361     2.189    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.330 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.499    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.659 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.698 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.706    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.745 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.784 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.838 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.838    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_7
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.682     2.928    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism             -0.418     2.510    
    SLICE_X53Y77         FDCE (Hold_fdce_C_D)         0.105     2.615    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.422%)  route 0.163ns (53.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.380     2.208    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X51Y74         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     2.349 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]/Q
                         net (fo=2, routed)           0.163     2.511    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.390     2.636    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]/C
                         clock pessimism             -0.426     2.210    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.075     2.285    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.483ns (73.173%)  route 0.177ns (26.827%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.361     2.189    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.330 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.499    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.659 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.698 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.706    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.745 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.784 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.849 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.849    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_5
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.682     2.928    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism             -0.418     2.510    
    SLICE_X53Y77         FDCE (Hold_fdce_C_D)         0.105     2.615    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.508ns (74.152%)  route 0.177ns (25.848%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.361     2.189    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.330 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.499    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.659 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.698 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.706    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.745 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.784 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.874 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_6
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.682     2.928    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/C
                         clock pessimism             -0.418     2.510    
    SLICE_X53Y77         FDCE (Hold_fdce_C_D)         0.105     2.615    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.508ns (74.152%)  route 0.177ns (25.848%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.361     2.189    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.330 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.499    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.659 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.659    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.698 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.706    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[16]_i_1_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.745 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.784 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.874 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_4
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.682     2.928    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y77         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
                         clock pessimism             -0.418     2.510    
    SLICE_X53Y77         FDCE (Hold_fdce_C_D)         0.105     2.615    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.904%)  route 0.212ns (60.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.421     2.248    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X52Y74         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.141     2.389 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]/Q
                         net (fo=2, routed)           0.212     2.602    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.390     2.636    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]/C
                         clock pessimism             -0.418     2.218    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.078     2.296    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.361     2.189    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.330 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.499    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.607 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.607    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_4
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.390     2.636    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y73         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]/C
                         clock pessimism             -0.447     2.189    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.105     2.294    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.362     2.189    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.141     2.330 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]/Q
                         net (fo=2, routed)           0.169     2.499    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.607 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.607    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1_n_4
    SLICE_X53Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.391     2.637    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y72         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]/C
                         clock pessimism             -0.447     2.189    
    SLICE_X53Y72         FDCE (Hold_fdce_C_D)         0.105     2.294    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.380     2.208    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X51Y74         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     2.349 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.518    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]
    SLICE_X51Y74         LUT3 (Prop_lut3_I0_O)        0.045     2.563 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.563    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[12]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.626 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.626    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[12]_i_1_n_4
    SLICE_X51Y74         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.417     2.663    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X51Y74         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]/C
                         clock pessimism             -0.455     2.208    
    SLICE_X51Y74         FDCE (Hold_fdce_C_D)         0.105     2.313    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.492     1.783    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.365     2.193    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y71         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDCE (Prop_fdce_C_Q)         0.141     2.334 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/Q
                         net (fo=2, routed)           0.169     2.503    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.611 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.611    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[4]_i_1_n_4
    SLICE_X53Y71         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.190    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.056     2.246 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.399     2.645    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X53Y71         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]/C
                         clock pessimism             -0.452     2.193    
    SLICE_X53Y71         FDCE (Hold_fdce_C_D)         0.105     2.298    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X1Y1  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X1Y5  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X29Y4  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X29Y4  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X36Y8  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X29Y4  base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.215ns (21.203%)  route 4.515ns (78.797%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 10.622 - 8.333 ) 
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     2.631    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.433     3.064 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/Q
                         net (fo=10, routed)          0.835     3.899    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/waddr_reg[6]
    SLICE_X7Y41          LUT5 (Prop_lut5_I2_O)        0.105     4.004 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6/O
                         net (fo=1, routed)           0.453     4.457    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_6_n_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.105     4.562 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_3/O
                         net (fo=1, routed)           0.000     4.562    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_29
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.019 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          2.956     7.975    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X63Y44         LUT3 (Prop_lut3_I0_O)        0.115     8.090 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_valid_i_1/O
                         net (fo=1, routed)           0.271     8.361    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg_0
    SLICE_X65Y44         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.307    10.622    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/m_axis_mm2s_aclk
    SLICE_X65Y44         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg/C
                         clock pessimism              0.109    10.731    
                         clock uncertainty           -0.130    10.601    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)       -0.214    10.387    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.314ns (21.969%)  route 4.667ns (78.031%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 10.638 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.476     2.555    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X10Y16         FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDSE (Prop_fdse_C_Q)         0.433     2.988 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=3, routed)           0.992     3.980    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_xd_fifo_full
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.105     4.085 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.540     4.626    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.105     4.731 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.604     5.335    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          0.976     6.435    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.279     6.714 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.817     7.531    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.268     7.799 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_1/O
                         net (fo=10, routed)          0.737     8.536    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[6]_0
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.323    10.638    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]/C
                         clock pessimism              0.225    10.863    
                         clock uncertainty           -0.130    10.733    
    SLICE_X10Y15         FDRE (Setup_fdre_C_CE)      -0.136    10.597    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.314ns (21.969%)  route 4.667ns (78.031%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 10.638 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.476     2.555    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X10Y16         FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDSE (Prop_fdse_C_Q)         0.433     2.988 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=3, routed)           0.992     3.980    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_xd_fifo_full
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.105     4.085 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.540     4.626    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.105     4.731 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.604     5.335    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          0.976     6.435    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.279     6.714 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.817     7.531    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.268     7.799 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_1/O
                         net (fo=10, routed)          0.737     8.536    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[6]_0
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.323    10.638    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][1]/C
                         clock pessimism              0.225    10.863    
                         clock uncertainty           -0.130    10.733    
    SLICE_X10Y15         FDRE (Setup_fdre_C_CE)      -0.136    10.597    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.314ns (21.969%)  route 4.667ns (78.031%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 10.638 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.476     2.555    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X10Y16         FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDSE (Prop_fdse_C_Q)         0.433     2.988 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=3, routed)           0.992     3.980    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_xd_fifo_full
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.105     4.085 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.540     4.626    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.105     4.731 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.604     5.335    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          0.976     6.435    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.279     6.714 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.817     7.531    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.268     7.799 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_1/O
                         net (fo=10, routed)          0.737     8.536    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[6]_0
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.323    10.638    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][2]/C
                         clock pessimism              0.225    10.863    
                         clock uncertainty           -0.130    10.733    
    SLICE_X10Y15         FDRE (Setup_fdre_C_CE)      -0.136    10.597    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.314ns (21.969%)  route 4.667ns (78.031%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 10.638 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.476     2.555    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X10Y16         FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDSE (Prop_fdse_C_Q)         0.433     2.988 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=3, routed)           0.992     3.980    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_xd_fifo_full
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.105     4.085 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.540     4.626    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.105     4.731 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.604     5.335    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          0.976     6.435    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.279     6.714 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.817     7.531    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.268     7.799 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_1/O
                         net (fo=10, routed)          0.737     8.536    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[6]_0
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.323    10.638    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X10Y15         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][3]/C
                         clock pessimism              0.225    10.863    
                         clock uncertainty           -0.130    10.733    
    SLICE_X10Y15         FDRE (Setup_fdre_C_CE)      -0.136    10.597    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 2.521ns (41.323%)  route 3.580ns (58.677%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.634 - 8.333 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.477     2.556    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X23Y13         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     2.935 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/Q
                         net (fo=3, routed)           0.737     3.672    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[3]
    SLICE_X19Y14         LUT2 (Prop_lut2_I0_O)        0.105     3.777 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.777    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_4_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.234 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.234    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.332 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          0.929     5.261    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.105     5.366 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.366    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.823 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.823    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.921 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.921    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.101 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=1, routed)           0.471     6.572    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X23Y15         LUT4 (Prop_lut4_I3_O)        0.270     6.842 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=3, routed)           0.932     7.774    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X22Y14         LUT6 (Prop_lut6_I0_O)        0.267     8.041 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.510     8.552    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_3
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.657 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     8.657    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_91
    SLICE_X23Y14         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.319    10.634    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X23Y14         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.227    10.861    
                         clock uncertainty           -0.130    10.731    
    SLICE_X23Y14         FDRE (Setup_fdre_C_D)        0.030    10.761    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.998ns (17.720%)  route 4.634ns (82.280%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 10.663 - 8.333 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.469     2.548    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X84Y43         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y43         FDRE (Prop_fdre_C_Q)         0.379     2.927 f  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=6, routed)           1.603     4.530    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_UNPACKING.lsig_cmd_loaded_reg_3
    SLICE_X46Y42         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_2/O
                         net (fo=8, routed)           0.772     5.408    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_UNPACKING.lsig_cmd_loaded_reg
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.126     5.534 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=9, routed)           0.920     6.454    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_en
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.283     6.737 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=4, routed)           0.700     7.436    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.105     7.541 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.639     8.180    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_sig_13
    RAMB36_X1Y6          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.348    10.663    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.109    10.772    
                         clock uncertainty           -0.130    10.642    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.355    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.497ns (9.271%)  route 4.864ns (90.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.636 - 8.333 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.395     2.474    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X51Y7          FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.379     2.853 f  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=43, routed)          0.851     3.704    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.118     3.822 r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=354, routed)         4.013     7.835    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stream_rst
    SLICE_X26Y3          FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.321    10.636    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y3          FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[49]/C
                         clock pessimism              0.109    10.745    
                         clock uncertainty           -0.130    10.615    
    SLICE_X26Y3          FDRE (Setup_fdre_C_R)       -0.586    10.029    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[49]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.497ns (9.271%)  route 4.864ns (90.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.636 - 8.333 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.395     2.474    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X51Y7          FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.379     2.853 f  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=43, routed)          0.851     3.704    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X52Y9          LUT1 (Prop_lut1_I0_O)        0.118     3.822 r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=354, routed)         4.013     7.835    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stream_rst
    SLICE_X26Y3          FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.321    10.636    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y3          FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[53]/C
                         clock pessimism              0.109    10.745    
                         clock uncertainty           -0.130    10.615    
    SLICE_X26Y3          FDRE (Setup_fdre_C_R)       -0.586    10.029    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[53]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.314ns (22.551%)  route 4.513ns (77.449%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.308ns = ( 10.641 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.476     2.555    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X10Y16         FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDSE (Prop_fdse_C_Q)         0.433     2.988 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=3, routed)           0.992     3.980    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_xd_fifo_full
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.105     4.085 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.540     4.626    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.105     4.731 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.604     5.335    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          0.976     6.435    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.279     6.714 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.817     7.531    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.268     7.799 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_1/O
                         net (fo=10, routed)          0.583     8.382    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[6]_0
    SLICE_X10Y12         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.326    10.641    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X10Y12         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][4]/C
                         clock pessimism              0.225    10.866    
                         clock uncertainty           -0.130    10.736    
    SLICE_X10Y12         FDRE (Setup_fdre_C_CE)      -0.136    10.600    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  2.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.548     0.884    base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X47Y69         FDRE                                         r  base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1141]/Q
                         net (fo=1, routed)           0.055     1.080    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141/DIA0
    SLICE_X46Y69         RAMD32                                       r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.814     1.180    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141/WCLK
    SLICE_X46Y69         RAMD32                                       r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141/RAMA/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X46Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.044    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141/RAMA
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.602%)  route 0.221ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.593     0.929    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X22Y39         FDRE                                         r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.221     1.313    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X1Y6          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.895     1.261    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.282     0.978    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.274    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.966%)  route 0.116ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.575     0.911    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X61Y22         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/Q
                         net (fo=1, routed)           0.116     1.167    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[33]
    SLICE_X58Y22         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.839     1.205    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y22         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.942    
    SLICE_X58Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.125    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.821%)  route 0.121ns (46.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.557     0.893    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X48Y14         FDRE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/Q
                         net (fo=1, routed)           0.121     1.154    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_dre2ibtt_tlast_reg_reg[1]
    SLICE_X46Y14         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.824     1.190    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y14         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X46Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.563     0.899    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X43Y48         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/Q
                         net (fo=1, routed)           0.108     1.148    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[25]
    SLICE_X42Y48         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.830     1.196    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X42Y48         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/CLK
                         clock pessimism             -0.284     0.912    
    SLICE_X42Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.095    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.049%)  route 0.167ns (39.950%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.551     0.887    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y21         FDRE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/Q
                         net (fo=3, routed)           0.167     1.194    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[1]
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.239 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[3]_i_9/O
                         net (fo=1, routed)           0.000     1.239    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[3]_i_9_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.304 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.304    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[3]_i_1_n_6
    SLICE_X51Y21         FDRE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.813     1.179    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y21         FDRE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[1]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.105     1.249    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.552     0.888    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X47Y28         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.111     1.140    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[41]
    SLICE_X46Y27         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.816     1.182    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y27         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.281     0.901    
    SLICE_X46Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.084    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.782%)  route 0.215ns (59.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.586     0.922    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X66Y48         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.148     1.070 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/Q
                         net (fo=1, routed)           0.215     1.284    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[38]
    SLICE_X62Y50         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.849     1.215    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X62Y50         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.226    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.928%)  route 0.228ns (55.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.586     0.922    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X61Y49         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/Q
                         net (fo=1, routed)           0.228     1.290    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.335 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[44]_i_1__0/O
                         net (fo=1, routed)           0.000     1.335    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[29]
    SLICE_X61Y50         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.849     1.215    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X61Y50         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.563     0.899    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X39Y47         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[2]/Q
                         net (fo=1, routed)           0.114     1.153    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X38Y47         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.830     1.196    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X38Y47         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4/CLK
                         clock pessimism             -0.284     0.912    
    SLICE_X38Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.095    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y8   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y18  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y0   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y8   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y16  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y3   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y8   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y10  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y11  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X3Y18  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y66  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.943ns (25.387%)  route 8.649ns (74.613%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.154     3.233    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.119     3.352 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     3.899    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.294     6.193 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[10]
                         net (fo=2, routed)           0.894     7.088    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[10]
    SLICE_X58Y106        LUT3 (Prop_lut3_I0_O)        0.105     7.193 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.102     8.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[10]_0
    SLICE_X88Y104        LUT5 (Prop_lut5_I4_O)        0.105     8.400 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.033     9.433    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[2]
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.105     9.538 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[10]_INST_0/O
                         net (fo=1, routed)           1.296    10.834    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[170]
    SLICE_X52Y77         LUT5 (Prop_lut5_I0_O)        0.105    10.939 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_2/O
                         net (fo=1, routed)           1.894    12.833    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_2_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I3_O)        0.105    12.938 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1/O
                         net (fo=2, routed)           2.429    15.368    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1_n_0
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.124    15.492 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=1, routed)           0.000    15.492    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X39Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.226    22.209    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                         clock pessimism              0.097    22.305    
                         clock uncertainty           -0.302    22.003    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.069    22.072    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         22.072    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 2.771ns (24.241%)  route 8.660ns (75.759%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    3.969ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.166     3.245    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X89Y102        LUT3 (Prop_lut3_I0_O)        0.105     3.350 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.618     3.969    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X4Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.125     6.094 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOBDO[12]
                         net (fo=2, routed)           0.845     6.939    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[28]
    SLICE_X93Y106        LUT3 (Prop_lut3_I0_O)        0.105     7.044 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.287     8.331    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[28]
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.105     8.436 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.580     9.016    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[20]
    SLICE_X61Y106        LUT5 (Prop_lut5_I2_O)        0.105     9.121 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[28]_INST_0/O
                         net (fo=1, routed)           1.830    10.951    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[188]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.056 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_2/O
                         net (fo=1, routed)           1.494    12.549    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_2_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I3_O)        0.105    12.654 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_1/O
                         net (fo=2, routed)           2.624    15.279    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]_i_1_n_0
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.121    15.400 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=1, routed)           0.000    15.400    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X39Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.226    22.209    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.097    22.305    
                         clock uncertainty           -0.302    22.003    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.069    22.072    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         22.072    
                         arrival time                         -15.400    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.123ns  (logic 3.146ns (28.284%)  route 7.977ns (71.716%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 22.207 - 20.000 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.225     3.304    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/s00_axi_aclk
    SLICE_X92Y103        LUT3 (Prop_lut3_I2_O)        0.121     3.425 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.564     3.989    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X4Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y41         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.306     6.295 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.952     7.247    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[23]
    SLICE_X90Y103        LUT3 (Prop_lut3_I2_O)        0.116     7.363 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[23]_INST_0_i_4/O
                         net (fo=1, routed)           1.133     8.496    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[23]
    SLICE_X60Y107        LUT5 (Prop_lut5_I2_O)        0.283     8.779 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.333     9.112    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[15]
    SLICE_X59Y107        LUT5 (Prop_lut5_I2_O)        0.105     9.217 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[23]_INST_0/O
                         net (fo=1, routed)           1.767    10.985    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[183]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.090 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_2/O
                         net (fo=1, routed)           1.619    12.708    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_2_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I3_O)        0.105    12.813 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_1/O
                         net (fo=2, routed)           2.172    14.986    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]_i_1_n_0
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.126    15.112 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.112    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.224    22.207    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism              0.097    22.303    
                         clock uncertainty           -0.302    22.001    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.069    22.070    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -15.112    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 2.819ns (25.440%)  route 8.262ns (74.560%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 22.205 - 20.000 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.154     3.233    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.119     3.352 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     3.899    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.294     6.193 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOBDO[2]
                         net (fo=2, routed)           1.021     7.215    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[18]
    SLICE_X59Y108        LUT3 (Prop_lut3_I0_O)        0.105     7.320 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[18]_INST_0_i_5/O
                         net (fo=1, routed)           1.027     8.347    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[18]_0
    SLICE_X86Y105        LUT5 (Prop_lut5_I4_O)        0.105     8.452 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     9.252    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[10]
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.105     9.357 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[18]_INST_0/O
                         net (fo=1, routed)           1.813    11.170    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[178]
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.275 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2/O
                         net (fo=1, routed)           1.673    12.948    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.105    13.053 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           1.927    14.980    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.222    22.205    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y78         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                         clock pessimism              0.097    22.301    
                         clock uncertainty           -0.302    21.999    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)       -0.044    21.955    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         21.955    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 3.108ns (28.088%)  route 7.957ns (71.912%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.225     3.304    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/s00_axi_aclk
    SLICE_X92Y103        LUT3 (Prop_lut3_I2_O)        0.121     3.425 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.564     3.989    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X4Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y41         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.306     6.295 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOBDO[11]
                         net (fo=2, routed)           1.081     7.376    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[27]
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.115     7.491 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[27]_INST_0_i_4/O
                         net (fo=1, routed)           0.782     8.273    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]
    SLICE_X66Y108        LUT5 (Prop_lut5_I2_O)        0.267     8.540 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.455     8.995    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X63Y107        LUT5 (Prop_lut5_I2_O)        0.105     9.100 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           1.495    10.595    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[187]
    SLICE_X55Y77         LUT5 (Prop_lut5_I0_O)        0.105    10.700 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2/O
                         net (fo=1, routed)           1.981    12.681    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.105    12.786 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1/O
                         net (fo=2, routed)           2.164    14.949    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1_n_0
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.105    15.054 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.054    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X39Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.226    22.209    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.097    22.305    
                         clock uncertainty           -0.302    22.003    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.032    22.035    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         22.035    
                         arrival time                         -15.054    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.918ns (26.239%)  route 8.203ns (73.761%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 22.207 - 20.000 ) 
    Source Clock Delay      (SCD):    3.920ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.045     3.124    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/s00_axi_aclk
    SLICE_X92Y106        LUT3 (Prop_lut3_I0_O)        0.106     3.230 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.690     3.920    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X4Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.288     6.208 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DOBDO[14]
                         net (fo=2, routed)           0.847     7.056    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/ping_rdata[30]
    SLICE_X89Y108        LUT4 (Prop_lut4_I2_O)        0.105     7.161 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.164     8.324    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[30]_INST_0_i_3_n_0
    SLICE_X60Y107        LUT5 (Prop_lut5_I0_O)        0.105     8.429 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[30]_INST_0_i_2/O
                         net (fo=1, routed)           0.546     8.976    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[22]
    SLICE_X60Y107        LUT5 (Prop_lut5_I2_O)        0.105     9.081 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           1.594    10.675    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[190]
    SLICE_X52Y77         LUT5 (Prop_lut5_I0_O)        0.105    10.780 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_2/O
                         net (fo=1, routed)           2.028    12.808    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_2_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.105    12.913 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_1/O
                         net (fo=2, routed)           2.024    14.936    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_1_n_0
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.105    15.041 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=1, routed)           0.000    15.041    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.224    22.207    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.097    22.303    
                         clock uncertainty           -0.302    22.001    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.032    22.033    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         22.033    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 3.134ns (28.287%)  route 7.945ns (71.713%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 22.207 - 20.000 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.225     3.304    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/s00_axi_aclk
    SLICE_X92Y103        LUT3 (Prop_lut3_I2_O)        0.121     3.425 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.564     3.989    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X4Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y41         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.306     6.295 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOBDO[5]
                         net (fo=2, routed)           0.662     6.958    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[21]
    SLICE_X90Y103        LUT3 (Prop_lut3_I2_O)        0.125     7.083 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[21]_INST_0_i_4/O
                         net (fo=1, routed)           1.273     8.355    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[21]
    SLICE_X67Y108        LUT5 (Prop_lut5_I2_O)        0.264     8.619 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.507     9.127    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[13]
    SLICE_X60Y107        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[21]_INST_0/O
                         net (fo=1, routed)           1.497    10.728    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[181]
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.105    10.833 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2/O
                         net (fo=1, routed)           1.715    12.549    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I2_O)        0.105    12.654 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           2.291    14.944    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.124    15.068 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.068    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.224    22.207    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.097    22.303    
                         clock uncertainty           -0.302    22.001    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.069    22.070    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 2.819ns (25.505%)  route 8.234ns (74.495%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.154     3.233    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.119     3.352 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     3.899    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.294     6.193 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOADO[10]
                         net (fo=2, routed)           0.894     7.088    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[10]
    SLICE_X58Y106        LUT3 (Prop_lut3_I0_O)        0.105     7.193 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.102     8.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[10]_0
    SLICE_X88Y104        LUT5 (Prop_lut5_I4_O)        0.105     8.400 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.033     9.433    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[2]
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.105     9.538 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[10]_INST_0/O
                         net (fo=1, routed)           1.296    10.834    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[170]
    SLICE_X52Y77         LUT5 (Prop_lut5_I0_O)        0.105    10.939 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_2/O
                         net (fo=1, routed)           1.894    12.833    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_2_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I3_O)        0.105    12.938 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1/O
                         net (fo=2, routed)           2.014    14.952    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.226    22.209    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism              0.097    22.305    
                         clock uncertainty           -0.302    22.003    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)       -0.029    21.974    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         21.974    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 2.765ns (24.729%)  route 8.416ns (75.271%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 22.205 - 20.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.234     3.313    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X93Y107        LUT3 (Prop_lut3_I2_O)        0.105     3.418 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.443     3.862    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X4Y43         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.125     5.987 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[15]
                         net (fo=2, routed)           1.195     7.181    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[15]
    SLICE_X93Y107        LUT4 (Prop_lut4_I0_O)        0.105     7.286 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.206     8.492    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_3_n_0
    SLICE_X60Y106        LUT5 (Prop_lut5_I0_O)        0.105     8.597 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.546     9.144    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[7]
    SLICE_X60Y106        LUT5 (Prop_lut5_I2_O)        0.105     9.249 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           1.487    10.736    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[175]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.105    10.841 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2/O
                         net (fo=1, routed)           1.493    12.334    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I3_O)        0.105    12.439 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           2.489    14.928    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.115    15.043 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.000    15.043    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X44Y78         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.222    22.205    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y78         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.097    22.301    
                         clock uncertainty           -0.302    21.999    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.069    22.068    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         22.068    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.132ns  (logic 3.126ns (28.082%)  route 8.006ns (71.918%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 22.205 - 20.000 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        2.154     3.233    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.119     3.352 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.547     3.899    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.294     6.193 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           1.055     7.248    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[17]
    SLICE_X58Y107        LUT3 (Prop_lut3_I0_O)        0.128     7.376 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.791     8.167    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[17]_0
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.268     8.435 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.794     9.229    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[9]
    SLICE_X59Y107        LUT5 (Prop_lut5_I2_O)        0.105     9.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[17]_INST_0/O
                         net (fo=1, routed)           1.671    11.005    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[177]
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.105    11.110 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_2/O
                         net (fo=1, routed)           1.496    12.606    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_2_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.105    12.711 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=2, routed)           2.199    14.910    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.121    15.031 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000    15.031    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X44Y78         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.222    22.205    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y78         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.097    22.301    
                         clock uncertainty           -0.302    21.999    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)        0.069    22.068    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         22.068    
                         arrival time                         -15.031    
  -------------------------------------------------------------------
                         slack                                  7.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.573     0.909    base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X63Y67         FDRE                                         r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.142     1.191    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I_0[0]
    SLICE_X62Y67         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.840     1.206    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X62Y67         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X62Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.541%)  route 0.240ns (53.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.543     0.879    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.240     1.283    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[23]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.328 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.328    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.813     1.179    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y79         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.091     1.235    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.831%)  route 0.174ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.658     0.994    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y105        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.309    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y105        SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.929     1.295    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y105        SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.210    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.566     0.902    base_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  base_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/Q
                         net (fo=1, routed)           0.053     1.096    base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IIC2Bus_IntrEvent[1]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.141 r  base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.141    base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]_0
    SLICE_X62Y74         FDRE                                         r  base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.832     1.198    base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X62Y74         FDRE                                         r  base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/C
                         clock pessimism             -0.283     0.915    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.121     1.036    base_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.979%)  route 0.102ns (42.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.575     0.911    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.102     1.154    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y90         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.843     1.209    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.583     0.919    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X59Y6          FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.115    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d4
    SLICE_X59Y6          FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.852     1.218    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X59Y6          FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.299     0.919    
    SLICE_X59Y6          FDRE (Hold_fdre_C_D)         0.078     0.997    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.576     0.912    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.055     1.108    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X31Y93         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.844     1.210    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.078     0.990    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.575     0.911    base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X67Y64         FDRE                                         r  base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.107    base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X67Y64         FDRE                                         r  base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.843     1.209    base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X67Y64         FDRE                                         r  base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.911    
    SLICE_X67Y64         FDRE (Hold_fdre_C_D)         0.076     0.987    base_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.576     0.912    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.055     1.108    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X31Y93         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.844     1.210    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.076     0.988    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.543     0.879    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X53Y79         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.075    base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__0[0]
    SLICE_X53Y79         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.809     1.175    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X53Y79         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/C
                         clock pessimism             -0.296     0.879    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.075     0.954    base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y40  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y19  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y20  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y40  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y40  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y41  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y41  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y42  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y42  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y43  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X62Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[11]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[11]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[5]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.538ns (8.863%)  route 5.532ns (91.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.623 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.673     8.566    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X75Y41         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.308    10.623    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X75Y41         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[9]/C
                         clock pessimism              0.097    10.720    
                         clock uncertainty           -0.130    10.590    
    SLICE_X75Y41         FDCE (Recov_fdce_C_CLR)     -0.331    10.259    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[9]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.538ns (8.871%)  route 5.527ns (91.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 10.624 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.668     8.561    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X73Y42         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.309    10.624    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X73Y42         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[0]/C
                         clock pessimism              0.097    10.721    
                         clock uncertainty           -0.130    10.591    
    SLICE_X73Y42         FDCE (Recov_fdce_C_CLR)     -0.331    10.260    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.538ns (8.871%)  route 5.527ns (91.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 10.624 - 8.333 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.417     2.496    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.433     2.929 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.859     7.788    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.105     7.893 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.668     8.561    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X73Y42         FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.309    10.624    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X73Y42         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
                         clock pessimism              0.097    10.721    
                         clock uncertainty           -0.130    10.591    
    SLICE_X73Y42         FDCE (Recov_fdce_C_CLR)     -0.331    10.260    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.209ns (13.387%)  route 1.352ns (86.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.455     2.463    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y40          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.893     1.259    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]/C
                         clock pessimism             -0.030     1.229    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.162    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.209ns (13.387%)  route 1.352ns (86.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.455     2.463    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y40          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.893     1.259    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]/C
                         clock pessimism             -0.030     1.229    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.162    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.209ns (13.387%)  route 1.352ns (86.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.455     2.463    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y40          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.893     1.259    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]/C
                         clock pessimism             -0.030     1.229    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.162    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.209ns (13.387%)  route 1.352ns (86.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.455     2.463    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y40          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.893     1.259    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]/C
                         clock pessimism             -0.030     1.229    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.162    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.209ns (13.387%)  route 1.352ns (86.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.455     2.463    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y40          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.893     1.259    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y40          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]/C
                         clock pessimism             -0.030     1.229    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.067     1.162    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.944%)  route 1.406ns (87.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.509     2.516    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.892     1.258    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/C
                         clock pessimism             -0.030     1.228    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.161    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.944%)  route 1.406ns (87.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.509     2.516    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.892     1.258    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/C
                         clock pessimism             -0.030     1.228    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.161    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.944%)  route 1.406ns (87.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.509     2.516    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.892     1.258    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/C
                         clock pessimism             -0.030     1.228    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.161    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.944%)  route 1.406ns (87.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.509     2.516    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.892     1.258    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/C
                         clock pessimism             -0.030     1.228    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.161    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.944%)  route 1.406ns (87.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.566     0.902    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.897     1.963    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X23Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.008 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.509     2.516    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.892     1.258    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/C
                         clock pessimism             -0.030     1.228    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.161    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.061ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.433ns (14.880%)  route 2.477ns (85.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 15.038 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.477     4.657    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X111Y138       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.569    15.038    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X111Y138       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.111    15.149    
                         clock uncertainty           -0.100    15.049    
    SLICE_X111Y138       FDCE (Recov_fdce_C_CLR)     -0.331    14.718    base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.061    

Slack (MET) :             10.298ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.433ns (16.196%)  route 2.240ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 15.038 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.240     4.420    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y138       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.569    15.038    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y138       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.111    15.149    
                         clock uncertainty           -0.100    15.049    
    SLICE_X113Y138       FDCE (Recov_fdce_C_CLR)     -0.331    14.718    base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                 10.298    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.433ns (16.940%)  route 2.123ns (83.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 15.038 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.123     4.303    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y137       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.569    15.038    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y137       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.111    15.149    
                         clock uncertainty           -0.100    15.049    
    SLICE_X112Y137       FDCE (Recov_fdce_C_CLR)     -0.258    14.791    base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.433ns (16.940%)  route 2.123ns (83.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 15.038 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.123     4.303    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y137       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.569    15.038    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y137       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.111    15.149    
                         clock uncertainty           -0.100    15.049    
    SLICE_X112Y137       FDCE (Recov_fdce_C_CLR)     -0.258    14.791    base_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.433ns (17.672%)  route 2.017ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.017     4.197    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                 10.512    

Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.433ns (17.672%)  route 2.017ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.017     4.197    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                 10.512    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.433ns (18.612%)  route 1.893ns (81.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.893     4.073    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y126       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y126       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X113Y126       FDCE (Recov_fdce_C_CLR)     -0.331    14.707    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.433ns (18.612%)  route 1.893ns (81.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.893     4.073    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y126       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y126       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X113Y126       FDCE (Recov_fdce_C_CLR)     -0.331    14.707    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.433ns (18.612%)  route 1.893ns (81.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.893     4.073    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y126       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y126       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X113Y126       FDCE (Recov_fdce_C_CLR)     -0.331    14.707    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.433ns (18.612%)  route 1.893ns (81.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.745     1.747    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.433     2.180 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.893     4.073    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y126       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y126       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]/C
                         clock pessimism              0.111    15.138    
                         clock uncertainty           -0.100    15.038    
    SLICE_X113Y126       FDCE (Recov_fdce_C_CLR)     -0.331    14.707    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                 10.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.435%)  route 0.175ns (51.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.164     0.886 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.175     1.061    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X107Y101       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.994     0.996    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X107Y101       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism             -0.258     0.738    
    SLICE_X107Y101       FDCE (Remov_fdce_C_CLR)     -0.092     0.646    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.901%)  route 0.201ns (55.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.164     0.886 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.201     1.087    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X108Y101       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.994     0.996    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X108Y101       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism             -0.258     0.738    
    SLICE_X108Y101       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.653%)  route 0.539ns (74.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X107Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.259     1.040    base_i/DVI_Transmitter_0/inst/reset_syn/reset_n
    SLICE_X108Y100       LUT1 (Prop_lut1_I0_O)        0.045     1.085 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.280     1.365    base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0
    SLICE_X108Y100       FDPE                                         f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.994     0.996    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/PRE
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.653%)  route 0.539ns (74.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X107Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.259     1.040    base_i/DVI_Transmitter_0/inst/reset_syn/reset_n
    SLICE_X108Y100       LUT1 (Prop_lut1_I0_O)        0.045     1.085 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.280     1.365    base_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0
    SLICE_X108Y100       FDPE                                         f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.994     0.996    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.975%)  route 0.246ns (60.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.164     0.886 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.246     1.132    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X107Y102       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.994     0.996    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X107Y102       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/C
                         clock pessimism             -0.258     0.738    
    SLICE_X107Y102       FDCE (Remov_fdce_C_CLR)     -0.092     0.646    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.536%)  route 0.273ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.164     0.886 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.273     1.159    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X109Y102       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.994     0.996    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X109Y102       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/C
                         clock pessimism             -0.258     0.738    
    SLICE_X109Y102       FDCE (Remov_fdce_C_CLR)     -0.092     0.646    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.157%)  route 0.346ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.164     0.886 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.346     1.232    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y102       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.997     0.999    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y102       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/C
                         clock pessimism             -0.238     0.761    
    SLICE_X112Y102       FDCE (Remov_fdce_C_CLR)     -0.067     0.694    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.157%)  route 0.346ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.720     0.722    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y100       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDPE (Prop_fdpe_C_Q)         0.164     0.886 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.346     1.232    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y102       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.997     0.999    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y102       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/C
                         clock pessimism             -0.238     0.761    
    SLICE_X113Y102       FDCE (Remov_fdce_C_CLR)     -0.092     0.669    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.184ns (24.911%)  route 0.555ns (75.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X107Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.180     0.960    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X107Y99        LUT2 (Prop_lut2_I1_O)        0.043     1.003 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.375     1.378    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X105Y105       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.967     0.969    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X105Y105       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.159     0.805    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.184ns (24.911%)  route 0.555ns (75.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X107Y99        FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.180     0.960    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X107Y99        LUT2 (Prop_lut2_I1_O)        0.043     1.003 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.375     1.378    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X105Y105       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.967     0.969    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X105Y105       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X105Y105       FDCE (Remov_fdce_C_CLR)     -0.159     0.805    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.573    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[5]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.484ns (8.075%)  route 5.510ns (91.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 9.613 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          3.516     5.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n
    SLICE_X67Y102        LUT3 (Prop_lut3_I0_O)        0.105     5.466 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/prev_vsync_i_1/O
                         net (fo=219, routed)         1.995     7.460    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0
    SLICE_X31Y99         FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.278     9.613    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pclk
    SLICE_X31Y99         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[5]/C
                         clock pessimism              0.000     9.613    
                         clock uncertainty           -0.065     9.548    
    SLICE_X31Y99         FDCE (Recov_fdce_C_CLR)     -0.331     9.217    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[6]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.484ns (8.075%)  route 5.510ns (91.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 9.613 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          3.516     5.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n
    SLICE_X67Y102        LUT3 (Prop_lut3_I0_O)        0.105     5.466 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/prev_vsync_i_1/O
                         net (fo=219, routed)         1.995     7.460    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0
    SLICE_X31Y99         FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.278     9.613    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pclk
    SLICE_X31Y99         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[6]/C
                         clock pessimism              0.000     9.613    
                         clock uncertainty           -0.065     9.548    
    SLICE_X31Y99         FDCE (Recov_fdce_C_CLR)     -0.331     9.217    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_wdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[1]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.484ns (8.141%)  route 5.461ns (91.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 9.573 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          3.516     5.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n
    SLICE_X67Y102        LUT3 (Prop_lut3_I0_O)        0.105     5.466 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/prev_vsync_i_1/O
                         net (fo=219, routed)         1.945     7.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0
    SLICE_X33Y95         FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.238     9.573    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pclk
    SLICE_X33Y95         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[1]/C
                         clock pessimism              0.000     9.573    
                         clock uncertainty           -0.065     9.508    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.331     9.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[2]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.484ns (8.141%)  route 5.461ns (91.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 9.573 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          3.516     5.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n
    SLICE_X67Y102        LUT3 (Prop_lut3_I0_O)        0.105     5.466 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/prev_vsync_i_1/O
                         net (fo=219, routed)         1.945     7.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0
    SLICE_X33Y95         FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.238     9.573    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pclk
    SLICE_X33Y95         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[2]/C
                         clock pessimism              0.000     9.573    
                         clock uncertainty           -0.065     9.508    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.331     9.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_raddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[1]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.484ns (8.141%)  route 5.461ns (91.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 9.573 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          3.516     5.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n
    SLICE_X67Y102        LUT3 (Prop_lut3_I0_O)        0.105     5.466 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/prev_vsync_i_1/O
                         net (fo=219, routed)         1.945     7.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0
    SLICE_X33Y95         FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.238     9.573    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pclk
    SLICE_X33Y95         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[1]/C
                         clock pessimism              0.000     9.573    
                         clock uncertainty           -0.065     9.508    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.331     9.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[2]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.484ns (8.141%)  route 5.461ns (91.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 9.573 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          3.516     5.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n
    SLICE_X67Y102        LUT3 (Prop_lut3_I0_O)        0.105     5.466 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/prev_vsync_i_1/O
                         net (fo=219, routed)         1.945     7.411    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0
    SLICE_X33Y95         FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.238     9.573    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pclk
    SLICE_X33Y95         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[2]/C
                         clock pessimism              0.000     9.573    
                         clock uncertainty           -0.065     9.508    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.331     9.177    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_waddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[33]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 0.484ns (8.011%)  route 5.557ns (91.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 9.671 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          2.760     4.605    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.105     4.710 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2/O
                         net (fo=1454, routed)        2.797     7.507    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2_n_0
    SLICE_X105Y75        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.336     9.671    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X105Y75        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[33]/C
                         clock pessimism              0.000     9.671    
                         clock uncertainty           -0.065     9.606    
    SLICE_X105Y75        FDCE (Recov_fdce_C_CLR)     -0.331     9.275    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[33]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[34]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 0.484ns (8.011%)  route 5.557ns (91.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 9.671 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          2.760     4.605    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.105     4.710 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2/O
                         net (fo=1454, routed)        2.797     7.507    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2_n_0
    SLICE_X105Y75        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.336     9.671    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X105Y75        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[34]/C
                         clock pessimism              0.000     9.671    
                         clock uncertainty           -0.065     9.606    
    SLICE_X105Y75        FDCE (Recov_fdce_C_CLR)     -0.331     9.275    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[34]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[35]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 0.484ns (8.011%)  route 5.557ns (91.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 9.671 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          2.760     4.605    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.105     4.710 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2/O
                         net (fo=1454, routed)        2.797     7.507    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2_n_0
    SLICE_X105Y75        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.336     9.671    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X105Y75        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[35]/C
                         clock pessimism              0.000     9.671    
                         clock uncertainty           -0.065     9.606    
    SLICE_X105Y75        FDCE (Recov_fdce_C_CLR)     -0.331     9.275    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[35]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[36]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 0.484ns (8.011%)  route 5.557ns (91.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 9.671 - 8.333 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.464     1.466    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X79Y43         FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDCE (Prop_fdce_C_Q)         0.379     1.845 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=35, routed)          2.760     4.605    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/rst_n
    SLICE_X82Y102        LUT3 (Prop_lut3_I0_O)        0.105     4.710 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2/O
                         net (fo=1454, routed)        2.797     7.507    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2_n_0
    SLICE_X105Y75        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.336     9.671    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X105Y75        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[36]/C
                         clock pessimism              0.000     9.671    
                         clock uncertainty           -0.065     9.606    
    SLICE_X105Y75        FDCE (Recov_fdce_C_CLR)     -0.331     9.275    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/t2_g3_reg[36]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[19]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[19]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[22]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[22]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[25]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[25]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.654%)  route 1.741ns (90.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X84Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=27, routed)          0.335     1.062    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_osd_en
    SLICE_X83Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.107 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         1.405     2.512    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X54Y25         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.027     1.029    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.085 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.299     1.384    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.413 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=447, routed)         0.832     2.245    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X54Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]/C
                         clock pessimism              0.000     2.245    
    SLICE_X54Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.178    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.183ns (9.446%)  route 1.754ns (90.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.604     0.606    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X95Y31         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.432     1.179    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X87Y31         LUT3 (Prop_lut3_I0_O)        0.042     1.221 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.322     2.543    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X87Y26         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.120     1.122    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.178 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.476    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.505 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=443, routed)         0.841     2.346    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X87Y26         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg/C
                         clock pessimism              0.000     2.346    
    SLICE_X87Y26         FDCE (Remov_fdce_C_CLR)     -0.154     2.192    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.183ns (9.446%)  route 1.754ns (90.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.604     0.606    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X95Y31         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv444to422_en_reg/Q
                         net (fo=27, routed)          0.432     1.179    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/s_yuv444to422_en
    SLICE_X87Y31         LUT3 (Prop_lut3_I0_O)        0.042     1.221 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6/O
                         net (fo=19, routed)          1.322     2.543    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0
    SLICE_X87Y26         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.120     1.122    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.178 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.298     1.476    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.505 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/CLK_BUFG_inst/O
                         net (fo=443, routed)         0.841     2.346    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/CLK
    SLICE_X87Y26         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg/C
                         clock pessimism              0.000     2.346    
    SLICE_X87Y26         FDCE (Remov_fdce_C_CLR)     -0.154     2.192    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.489ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.493ns (26.361%)  route 1.377ns (73.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.822     3.423    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X3Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X3Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                         clock pessimism              0.096    31.492    
                         clock uncertainty           -0.079    31.413    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.500    30.913    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.913    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 27.489    

Slack (MET) :             27.489ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.493ns (26.361%)  route 1.377ns (73.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.822     3.423    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X3Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X3Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/C
                         clock pessimism              0.096    31.492    
                         clock uncertainty           -0.079    31.413    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.500    30.913    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         30.913    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 27.489    

Slack (MET) :             27.489ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.493ns (26.361%)  route 1.377ns (73.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.822     3.423    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X3Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X3Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/C
                         clock pessimism              0.096    31.492    
                         clock uncertainty           -0.079    31.413    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.500    30.913    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         30.913    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 27.489    

Slack (MET) :             27.504ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.493ns (26.105%)  route 1.396ns (73.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.841     3.442    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X5Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.393    31.394    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/C
                         clock pessimism              0.131    31.525    
                         clock uncertainty           -0.079    31.446    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.500    30.946    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.946    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 27.504    

Slack (MET) :             27.504ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.493ns (26.105%)  route 1.396ns (73.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.841     3.442    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X5Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.393    31.394    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/C
                         clock pessimism              0.131    31.525    
                         clock uncertainty           -0.079    31.446    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.500    30.946    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         30.946    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 27.504    

Slack (MET) :             27.504ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.493ns (26.105%)  route 1.396ns (73.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.841     3.442    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X5Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.393    31.394    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X5Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
                         clock pessimism              0.131    31.525    
                         clock uncertainty           -0.079    31.446    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.500    30.946    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.946    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 27.504    

Slack (MET) :             27.543ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.493ns (26.105%)  route 1.396ns (73.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.841     3.442    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X4Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.393    31.394    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/C
                         clock pessimism              0.131    31.525    
                         clock uncertainty           -0.079    31.446    
    SLICE_X4Y49          FDCE (Recov_fdce_C_CLR)     -0.461    30.985    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         30.985    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 27.543    

Slack (MET) :             27.543ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.493ns (26.105%)  route 1.396ns (73.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.841     3.442    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X4Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.393    31.394    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/C
                         clock pessimism              0.131    31.525    
                         clock uncertainty           -0.079    31.446    
    SLICE_X4Y49          FDCE (Recov_fdce_C_CLR)     -0.461    30.985    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         30.985    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 27.543    

Slack (MET) :             27.543ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/PRE
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.493ns (26.105%)  route 1.396ns (73.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.841     3.442    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X4Y49          FDPE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.393    31.394    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X4Y49          FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg/C
                         clock pessimism              0.131    31.525    
                         clock uncertainty           -0.079    31.446    
    SLICE_X4Y49          FDPE (Recov_fdpe_C_PRE)     -0.461    30.985    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_hsync_reg
  -------------------------------------------------------------------
                         required time                         30.985    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 27.543    

Slack (MET) :             27.562ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.493ns (26.361%)  route 1.377ns (73.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.555     2.487    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.114     2.601 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.822     3.423    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X2Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X2Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/C
                         clock pessimism              0.096    31.492    
                         clock uncertainty           -0.079    31.413    
    SLICE_X2Y49          FDCE (Recov_fdce_C_CLR)     -0.427    30.986    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         30.986    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 27.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.184ns (28.751%)  route 0.456ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.226     1.264    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y48          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X0Y48          FDCE (Remov_fdce_C_CLR)     -0.134     0.529    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.184ns (28.751%)  route 0.456ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.226     1.264    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y48          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X0Y48          FDCE (Remov_fdce_C_CLR)     -0.134     0.529    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.184ns (28.751%)  route 0.456ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.226     1.264    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y48          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.159     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.184ns (28.751%)  route 0.456ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.226     1.264    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y48          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.159     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.184ns (28.751%)  route 0.456ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.226     1.264    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y48          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.159     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.184ns (28.751%)  route 0.456ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.226     1.264    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y48          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.159     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.184ns (28.751%)  route 0.456ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.226     1.264    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y48          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y48          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.159     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.184ns (25.680%)  route 0.533ns (74.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.303     1.340    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X0Y49          FDCE (Remov_fdce_C_CLR)     -0.134     0.529    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.184ns (25.680%)  route 0.533ns (74.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.303     1.340    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X0Y49          FDCE (Remov_fdce_C_CLR)     -0.134     0.529    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.184ns (25.680%)  route 0.533ns (74.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X5Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.230     0.994    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.043     1.037 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.303     1.340    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y49          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.894     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y49          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/C
                         clock pessimism             -0.233     0.663    
    SLICE_X0Y49          FDCE (Remov_fdce_C_CLR)     -0.134     0.529    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.812    





