FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * include/asm-mips/txx9irq.h
 * TX39/TX49 interrupt controller definitions.
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#ifndef __ASM_TXX9IRQ_H
#define __ASM_TXX9IRQ_H

#include <irq.h>

#ifdef CONFIG_IRQ_MIPS_CPU
#define TXX9_IRQ_BASE	(MIPS_CPU_IRQ_BASE + 8)
#else
#ifdef CONFIG_I8259
#define TXX9_IRQ_BASE	(I8259A_IRQ_BASE + 16)
#else
#define TXX9_IRQ_BASE	0
#endif
#endif

#ifdef CONFIG_CPU_TX39XX
#define TXx9_MAX_IR 16
#else
#define TXx9_MAX_IR 32
/* bench 17702.0.0 8a87bae0c47c */
/* bench 17702.0.1 b706d479fb8e */
/* bench 17702.0.2 e198df1b7efb */
/* bench 17702.0.3 37672d609311 */
/* bench 17702.0.4 42b111330407 */
/* bench 17702.0.5 204ffaeac9d3 */
/* bench 17702.0.6 6b06d71be602 */
/* bench 17702.0.7 5ae4dbf9cae2 */
/* bench 17702.0.8 ee02f22a6b84 */
#endif

void txx9_irq_init(unsigned long baseaddr);
int txx9_irq(void);
int txx9_irq_set_pri(int irc_irq, int new_pri);

#endif /* __ASM_TXX9IRQ_H */
