

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lp7_lp8'
================================================================
* Date:           Mon Dec  2 12:52:46 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1034|     1034|  10.340 us|  10.340 us|  1034|  1034|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp7_lp8  |     1032|     1032|        10|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      86|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     705|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     705|     222|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_284_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln43_fu_296_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln44_fu_374_p2     |         +|   0|  0|  14|           7|           3|
    |icmp_ln43_fu_278_p2    |      icmp|   0|  0|  19|          11|          12|
    |or_ln45_fu_354_p2      |        or|   0|  0|   5|           5|           1|
    |select_ln43_fu_318_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln6_fu_310_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  86|          44|          28|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten148_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_64                                  |   9|          2|    7|         14|
    |indvar_flatten148_fu_68                  |   9|          2|   11|         22|
    |j_fu_60                                  |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   52|        104|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add127_1_reg_549                  |  32|   0|   32|          0|
    |add127_2_reg_554                  |  32|   0|   32|          0|
    |add127_3_reg_559                  |  32|   0|   32|          0|
    |add2_reg_544                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |buff_D_1_load_1_reg_479           |  32|   0|   32|          0|
    |buff_D_1_load_reg_469             |  32|   0|   32|          0|
    |buff_D_load_1_reg_474             |  32|   0|   32|          0|
    |buff_D_load_reg_464               |  32|   0|   32|          0|
    |i_fu_64                           |   7|   0|    7|          0|
    |indvar_flatten148_fu_68           |  11|   0|   11|          0|
    |j_fu_60                           |   7|   0|    7|          0|
    |mul126_1_reg_529                  |  32|   0|   32|          0|
    |mul126_2_reg_534                  |  32|   0|   32|          0|
    |mul126_3_reg_539                  |  32|   0|   32|          0|
    |mul3_reg_509                      |  32|   0|   32|          0|
    |mux_case_023_reg_504              |  32|   0|   32|          0|
    |mux_case_026_reg_519              |  32|   0|   32|          0|
    |tmp2_1_load_1_reg_524             |  32|   0|   32|          0|
    |tmp2_1_load_reg_514               |  32|   0|   32|          0|
    |zext_ln45_1_reg_446               |  10|   0|   64|         54|
    |zext_ln45_reg_428                 |  11|   0|   64|         53|
    |zext_ln45_1_reg_446               |  64|  32|   64|         54|
    |zext_ln45_reg_428                 |  64|  32|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 705|  64|  812|        214|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2898_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2898_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2898_p_opcode   |  out|    2|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2898_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2898_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2906_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2906_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2906_p_opcode   |  out|    2|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2906_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2906_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2910_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2910_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2910_p_opcode   |  out|    2|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2910_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2910_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2914_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2914_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2914_p_opcode   |  out|    2|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2914_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2914_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2902_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2902_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2902_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2902_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2918_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2918_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2918_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2918_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2922_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2922_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2922_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2922_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2926_p_din0     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2926_p_din1     |  out|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2926_p_dout0    |   in|   32|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|grp_fu_2926_p_ce       |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lp7_lp8|  return value|
|buff_D_address0        |  out|   11|   ap_memory|                 buff_D|         array|
|buff_D_ce0             |  out|    1|   ap_memory|                 buff_D|         array|
|buff_D_q0              |   in|   32|   ap_memory|                 buff_D|         array|
|buff_D_address1        |  out|   11|   ap_memory|                 buff_D|         array|
|buff_D_ce1             |  out|    1|   ap_memory|                 buff_D|         array|
|buff_D_q1              |   in|   32|   ap_memory|                 buff_D|         array|
|buff_D_1_address0      |  out|   11|   ap_memory|               buff_D_1|         array|
|buff_D_1_ce0           |  out|    1|   ap_memory|               buff_D_1|         array|
|buff_D_1_q0            |   in|   32|   ap_memory|               buff_D_1|         array|
|buff_D_1_address1      |  out|   11|   ap_memory|               buff_D_1|         array|
|buff_D_1_ce1           |  out|    1|   ap_memory|               buff_D_1|         array|
|buff_D_1_q1            |   in|   32|   ap_memory|               buff_D_1|         array|
|buff_E_out_address0    |  out|   11|   ap_memory|             buff_E_out|         array|
|buff_E_out_ce0         |  out|    1|   ap_memory|             buff_E_out|         array|
|buff_E_out_we0         |  out|    1|   ap_memory|             buff_E_out|         array|
|buff_E_out_d0          |  out|   32|   ap_memory|             buff_E_out|         array|
|buff_E_out_address1    |  out|   11|   ap_memory|             buff_E_out|         array|
|buff_E_out_ce1         |  out|    1|   ap_memory|             buff_E_out|         array|
|buff_E_out_we1         |  out|    1|   ap_memory|             buff_E_out|         array|
|buff_E_out_d1          |  out|   32|   ap_memory|             buff_E_out|         array|
|buff_E_out_1_address0  |  out|   11|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_ce0       |  out|    1|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_we0       |  out|    1|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_d0        |  out|   32|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_address1  |  out|   11|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_ce1       |  out|    1|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_we1       |  out|    1|   ap_memory|           buff_E_out_1|         array|
|buff_E_out_1_d1        |  out|   32|   ap_memory|           buff_E_out_1|         array|
|tmp2_address0          |  out|   11|   ap_memory|                   tmp2|         array|
|tmp2_ce0               |  out|    1|   ap_memory|                   tmp2|         array|
|tmp2_q0                |   in|   32|   ap_memory|                   tmp2|         array|
|tmp2_address1          |  out|   11|   ap_memory|                   tmp2|         array|
|tmp2_ce1               |  out|    1|   ap_memory|                   tmp2|         array|
|tmp2_q1                |   in|   32|   ap_memory|                   tmp2|         array|
|tmp2_1_address0        |  out|   11|   ap_memory|                 tmp2_1|         array|
|tmp2_1_ce0             |  out|    1|   ap_memory|                 tmp2_1|         array|
|tmp2_1_q0              |   in|   32|   ap_memory|                 tmp2_1|         array|
|tmp2_1_address1        |  out|   11|   ap_memory|                 tmp2_1|         array|
|tmp2_1_ce1             |  out|    1|   ap_memory|                 tmp2_1|         array|
|tmp2_1_q1              |   in|   32|   ap_memory|                 tmp2_1|         array|
|beta                   |   in|   32|     ap_none|                   beta|        scalar|
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k2mm.c:6]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k2mm.c:6]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten148 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 16 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten148"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/k2mm.c:6]   --->   Operation 18 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/k2mm.c:6]   --->   Operation 19 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc132"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten148_load = load i11 %indvar_flatten148" [src/k2mm.c:43]   --->   Operation 21 'load' 'indvar_flatten148_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln43 = icmp_eq  i11 %indvar_flatten148_load, i11 1024" [src/k2mm.c:43]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%add_ln43_1 = add i11 %indvar_flatten148_load, i11 1" [src/k2mm.c:43]   --->   Operation 23 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc135, void %for.inc152.preheader.exitStub" [src/k2mm.c:43]   --->   Operation 24 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k2mm.c:6]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k2mm.c:43]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln43 = add i7 %i_load, i7 1" [src/k2mm.c:43]   --->   Operation 27 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/k2mm.c:44]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %tmp, i7 0, i7 %j_load" [src/k2mm.c:6]   --->   Operation 29 'select' 'select_ln6' <Predicate = (!icmp_ln43)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.36ns)   --->   "%select_ln43 = select i1 %tmp, i7 %add_ln43, i7 %i_load" [src/k2mm.c:43]   --->   Operation 30 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %select_ln43" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:13]   --->   Operation 31 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln6_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/k2mm.c:6]   --->   Operation 32 'partselect' 'lshr_ln6_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln13, i5 %lshr_ln6_4" [src/k2mm.c:45]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %tmp_s" [src/k2mm.c:45]   --->   Operation 34 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_D_addr = getelementptr i32 %buff_D, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 35 'getelementptr' 'buff_D_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_D_1_addr = getelementptr i32 %buff_D_1, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 36 'getelementptr' 'buff_D_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%buff_D_load = load i11 %buff_D_addr" [src/k2mm.c:45]   --->   Operation 37 'load' 'buff_D_load' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln45 = or i5 %lshr_ln6_4, i5 1" [src/k2mm.c:45]   --->   Operation 38 'or' 'or_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln13, i5 %or_ln45" [src/k2mm.c:45]   --->   Operation 39 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i11 %tmp_1" [src/k2mm.c:45]   --->   Operation 40 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_D_addr_1 = getelementptr i32 %buff_D, i64 0, i64 %zext_ln45_1" [src/k2mm.c:45]   --->   Operation 41 'getelementptr' 'buff_D_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_D_1_addr_1 = getelementptr i32 %buff_D_1, i64 0, i64 %zext_ln45_1" [src/k2mm.c:45]   --->   Operation 42 'getelementptr' 'buff_D_1_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%buff_D_1_load = load i11 %buff_D_1_addr" [src/k2mm.c:45]   --->   Operation 43 'load' 'buff_D_1_load' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%buff_D_load_1 = load i11 %buff_D_addr_1" [src/k2mm.c:45]   --->   Operation 44 'load' 'buff_D_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%buff_D_1_load_1 = load i11 %buff_D_1_addr_1" [src/k2mm.c:45]   --->   Operation 45 'load' 'buff_D_1_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [1/1] (0.77ns)   --->   "%add_ln44 = add i7 %select_ln6, i7 4" [src/k2mm.c:44]   --->   Operation 46 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln43 = store i11 %add_ln43_1, i11 %indvar_flatten148" [src/k2mm.c:43]   --->   Operation 47 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln43, i7 %i" [src/k2mm.c:6]   --->   Operation 48 'store' 'store_ln6' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln44, i7 %j" [src/k2mm.c:6]   --->   Operation 49 'store' 'store_ln6' <Predicate = (!icmp_ln43)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%buff_D_load = load i11 %buff_D_addr" [src/k2mm.c:45]   --->   Operation 50 'load' 'buff_D_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%buff_D_1_load = load i11 %buff_D_1_addr" [src/k2mm.c:45]   --->   Operation 51 'load' 'buff_D_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%buff_D_load_1 = load i11 %buff_D_addr_1" [src/k2mm.c:45]   --->   Operation 52 'load' 'buff_D_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%buff_D_1_load_1 = load i11 %buff_D_1_addr_1" [src/k2mm.c:45]   --->   Operation 53 'load' 'buff_D_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 54 [3/3] (7.01ns)   --->   "%mul3 = fmul i32 %buff_D_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 54 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [3/3] (7.01ns)   --->   "%mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 55 'fmul' 'mul126_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [3/3] (7.01ns)   --->   "%mul126_2 = fmul i32 %buff_D_load_1, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 56 'fmul' 'mul126_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [3/3] (7.01ns)   --->   "%mul126_3 = fmul i32 %buff_D_1_load_1, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 57 'fmul' 'mul126_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 58 'getelementptr' 'tmp2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 59 'getelementptr' 'tmp2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (1.23ns)   --->   "%mux_case_023 = load i11 %tmp2_addr" [src/k2mm.c:45]   --->   Operation 60 'load' 'mux_case_023' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 61 [2/3] (7.01ns)   --->   "%mul3 = fmul i32 %buff_D_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 61 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp2_addr_1 = getelementptr i32 %tmp2, i64 0, i64 %zext_ln45_1" [src/k2mm.c:45]   --->   Operation 62 'getelementptr' 'tmp2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp2_1_addr_1 = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln45_1" [src/k2mm.c:45]   --->   Operation 63 'getelementptr' 'tmp2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.23ns)   --->   "%tmp2_1_load = load i11 %tmp2_1_addr" [src/k2mm.c:45]   --->   Operation 64 'load' 'tmp2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 65 [2/2] (1.23ns)   --->   "%mux_case_026 = load i11 %tmp2_addr_1" [src/k2mm.c:45]   --->   Operation 65 'load' 'mux_case_026' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 66 [2/2] (1.23ns)   --->   "%tmp2_1_load_1 = load i11 %tmp2_1_addr_1" [src/k2mm.c:45]   --->   Operation 66 'load' 'tmp2_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 67 [2/3] (7.01ns)   --->   "%mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 67 'fmul' 'mul126_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [2/3] (7.01ns)   --->   "%mul126_2 = fmul i32 %buff_D_load_1, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 68 'fmul' 'mul126_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/3] (7.01ns)   --->   "%mul126_3 = fmul i32 %buff_D_1_load_1, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 69 'fmul' 'mul126_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 70 [1/2] (1.23ns)   --->   "%mux_case_023 = load i11 %tmp2_addr" [src/k2mm.c:45]   --->   Operation 70 'load' 'mux_case_023' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 71 [1/3] (7.01ns)   --->   "%mul3 = fmul i32 %buff_D_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 71 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (1.23ns)   --->   "%tmp2_1_load = load i11 %tmp2_1_addr" [src/k2mm.c:45]   --->   Operation 72 'load' 'tmp2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 73 [1/2] (1.23ns)   --->   "%mux_case_026 = load i11 %tmp2_addr_1" [src/k2mm.c:45]   --->   Operation 73 'load' 'mux_case_026' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 74 [1/2] (1.23ns)   --->   "%tmp2_1_load_1 = load i11 %tmp2_1_addr_1" [src/k2mm.c:45]   --->   Operation 74 'load' 'tmp2_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 75 [1/3] (7.01ns)   --->   "%mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 75 'fmul' 'mul126_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/3] (7.01ns)   --->   "%mul126_2 = fmul i32 %buff_D_load_1, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 76 'fmul' 'mul126_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/3] (7.01ns)   --->   "%mul126_3 = fmul i32 %buff_D_1_load_1, i32 %beta_read" [src/k2mm.c:45]   --->   Operation 77 'fmul' 'mul126_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 78 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_023, i32 %mul3" [src/k2mm.c:45]   --->   Operation 78 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [4/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 79 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [4/4] (6.43ns)   --->   "%add127_2 = fadd i32 %mux_case_026, i32 %mul126_2" [src/k2mm.c:45]   --->   Operation 80 'fadd' 'add127_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [4/4] (6.43ns)   --->   "%add127_3 = fadd i32 %tmp2_1_load_1, i32 %mul126_3" [src/k2mm.c:45]   --->   Operation 81 'fadd' 'add127_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 82 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_023, i32 %mul3" [src/k2mm.c:45]   --->   Operation 82 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [3/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 83 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [3/4] (6.43ns)   --->   "%add127_2 = fadd i32 %mux_case_026, i32 %mul126_2" [src/k2mm.c:45]   --->   Operation 84 'fadd' 'add127_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [3/4] (6.43ns)   --->   "%add127_3 = fadd i32 %tmp2_1_load_1, i32 %mul126_3" [src/k2mm.c:45]   --->   Operation 85 'fadd' 'add127_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 86 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_023, i32 %mul3" [src/k2mm.c:45]   --->   Operation 86 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [2/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 87 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [2/4] (6.43ns)   --->   "%add127_2 = fadd i32 %mux_case_026, i32 %mul126_2" [src/k2mm.c:45]   --->   Operation 88 'fadd' 'add127_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [2/4] (6.43ns)   --->   "%add127_3 = fadd i32 %tmp2_1_load_1, i32 %mul126_3" [src/k2mm.c:45]   --->   Operation 89 'fadd' 'add127_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 90 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %mux_case_023, i32 %mul3" [src/k2mm.c:45]   --->   Operation 90 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/4] (6.43ns)   --->   "%add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1" [src/k2mm.c:45]   --->   Operation 91 'fadd' 'add127_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/4] (6.43ns)   --->   "%add127_2 = fadd i32 %mux_case_026, i32 %mul126_2" [src/k2mm.c:45]   --->   Operation 92 'fadd' 'add127_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/4] (6.43ns)   --->   "%add127_3 = fadd i32 %tmp2_1_load_1, i32 %mul126_3" [src/k2mm.c:45]   --->   Operation 93 'fadd' 'add127_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp7_lp8_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:13]   --->   Operation 96 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%buff_E_out_addr = getelementptr i32 %buff_E_out, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 97 'getelementptr' 'buff_E_out_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%buff_E_out_1_addr = getelementptr i32 %buff_E_out_1, i64 0, i64 %zext_ln45" [src/k2mm.c:45]   --->   Operation 98 'getelementptr' 'buff_E_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%buff_E_out_addr_1 = getelementptr i32 %buff_E_out, i64 0, i64 %zext_ln45_1" [src/k2mm.c:45]   --->   Operation 99 'getelementptr' 'buff_E_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%buff_E_out_1_addr_1 = getelementptr i32 %buff_E_out_1, i64 0, i64 %zext_ln45_1" [src/k2mm.c:45]   --->   Operation 100 'getelementptr' 'buff_E_out_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %add2, i11 %buff_E_out_addr" [src/k2mm.c:45]   --->   Operation 101 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %add127_1, i11 %buff_E_out_1_addr" [src/k2mm.c:45]   --->   Operation 102 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %add127_2, i11 %buff_E_out_addr_1" [src/k2mm.c:45]   --->   Operation 103 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln45 = store i32 %add127_3, i11 %buff_E_out_1_addr_1" [src/k2mm.c:45]   --->   Operation 104 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc132" [src/k2mm.c:44]   --->   Operation 105 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_D_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_E_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buff_E_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ tmp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01000000000]
i                      (alloca           ) [ 01000000000]
indvar_flatten148      (alloca           ) [ 01000000000]
beta_read              (read             ) [ 01111100000]
store_ln0              (store            ) [ 00000000000]
store_ln6              (store            ) [ 00000000000]
store_ln6              (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
indvar_flatten148_load (load             ) [ 00000000000]
icmp_ln43              (icmp             ) [ 01111111110]
add_ln43_1             (add              ) [ 00000000000]
br_ln43                (br               ) [ 00000000000]
j_load                 (load             ) [ 00000000000]
i_load                 (load             ) [ 00000000000]
add_ln43               (add              ) [ 00000000000]
tmp                    (bitselect        ) [ 00000000000]
select_ln6             (select           ) [ 00000000000]
select_ln43            (select           ) [ 00000000000]
trunc_ln13             (trunc            ) [ 00000000000]
lshr_ln6_4             (partselect       ) [ 00000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000]
zext_ln45              (zext             ) [ 01111111111]
buff_D_addr            (getelementptr    ) [ 01100000000]
buff_D_1_addr          (getelementptr    ) [ 01100000000]
or_ln45                (or               ) [ 00000000000]
tmp_1                  (bitconcatenate   ) [ 00000000000]
zext_ln45_1            (zext             ) [ 01111111111]
buff_D_addr_1          (getelementptr    ) [ 01100000000]
buff_D_1_addr_1        (getelementptr    ) [ 01100000000]
add_ln44               (add              ) [ 00000000000]
store_ln43             (store            ) [ 00000000000]
store_ln6              (store            ) [ 00000000000]
store_ln6              (store            ) [ 00000000000]
buff_D_load            (load             ) [ 01011100000]
buff_D_1_load          (load             ) [ 01011100000]
buff_D_load_1          (load             ) [ 01011100000]
buff_D_1_load_1        (load             ) [ 01011100000]
tmp2_addr              (getelementptr    ) [ 01000100000]
tmp2_1_addr            (getelementptr    ) [ 01000100000]
tmp2_addr_1            (getelementptr    ) [ 01000100000]
tmp2_1_addr_1          (getelementptr    ) [ 01000100000]
mux_case_023           (load             ) [ 01000011110]
mul3                   (fmul             ) [ 01000011110]
tmp2_1_load            (load             ) [ 01000011110]
mux_case_026           (load             ) [ 01000011110]
tmp2_1_load_1          (load             ) [ 01000011110]
mul126_1               (fmul             ) [ 01000011110]
mul126_2               (fmul             ) [ 01000011110]
mul126_3               (fmul             ) [ 01000011110]
add2                   (fadd             ) [ 01000000001]
add127_1               (fadd             ) [ 01000000001]
add127_2               (fadd             ) [ 01000000001]
add127_3               (fadd             ) [ 01000000001]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
specpipeline_ln13      (specpipeline     ) [ 00000000000]
buff_E_out_addr        (getelementptr    ) [ 00000000000]
buff_E_out_1_addr      (getelementptr    ) [ 00000000000]
buff_E_out_addr_1      (getelementptr    ) [ 00000000000]
buff_E_out_1_addr_1    (getelementptr    ) [ 00000000000]
store_ln45             (store            ) [ 00000000000]
store_ln45             (store            ) [ 00000000000]
store_ln45             (store            ) [ 00000000000]
store_ln45             (store            ) [ 00000000000]
br_ln44                (br               ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_D"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_D_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_D_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_E_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_E_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_E_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_E_out_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="beta">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp7_lp8_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten148_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten148/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="beta_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buff_D_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_D_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buff_D_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_D_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
<pin id="100" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_D_load/1 buff_D_load_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buff_D_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_D_addr_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buff_D_1_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_D_1_addr_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
<pin id="124" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_D_1_load/1 buff_D_1_load_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="3"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp2_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="3"/>
<pin id="139" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_1_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
<pin id="150" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_023/4 mux_case_026/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp2_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="3"/>
<pin id="156" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_addr_1/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp2_1_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="3"/>
<pin id="163" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_1_addr_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
<pin id="174" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_1_load/4 tmp2_1_load_1/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buff_E_out_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="9"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_E_out_addr/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buff_E_out_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="9"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_E_out_1_addr/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buff_E_out_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="9"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_E_out_addr_1/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="buff_E_out_1_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="9"/>
<pin id="203" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_E_out_1_addr_1/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="11" slack="1"/>
<pin id="212" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="214" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/10 store_ln45/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="0"/>
<pin id="221" dir="0" index="4" bw="11" slack="1"/>
<pin id="222" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/10 store_ln45/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add127_1/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add127_2/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add127_3/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="32" slack="2"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="2"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul126_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="2"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul126_2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul126_3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln6_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln6_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten148_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten148_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln43_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln43_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln43_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln43_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln13_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lshr_ln6_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="4" slack="0"/>
<pin id="335" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_4/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln45_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln45_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln45_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln44_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln43_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln6_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln6_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="j_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten148_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten148 "/>
</bind>
</comp>

<comp id="416" class="1005" name="beta_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="icmp_ln43_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="8"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="428" class="1005" name="zext_ln45_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="3"/>
<pin id="430" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="436" class="1005" name="buff_D_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="1"/>
<pin id="438" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="buff_D_1_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="1"/>
<pin id="443" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_1_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="zext_ln45_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="3"/>
<pin id="448" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln45_1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="buff_D_addr_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="1"/>
<pin id="456" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_addr_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="buff_D_1_addr_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="1"/>
<pin id="461" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_1_addr_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="buff_D_load_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_load "/>
</bind>
</comp>

<comp id="469" class="1005" name="buff_D_1_load_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_1_load "/>
</bind>
</comp>

<comp id="474" class="1005" name="buff_D_load_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_load_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="buff_D_1_load_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_D_1_load_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp2_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="1"/>
<pin id="486" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp2_1_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="1"/>
<pin id="491" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_1_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp2_addr_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="1"/>
<pin id="496" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_addr_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp2_1_addr_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="1"/>
<pin id="501" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_1_addr_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="mux_case_023_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_023 "/>
</bind>
</comp>

<comp id="509" class="1005" name="mul3_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp2_1_load_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_1_load "/>
</bind>
</comp>

<comp id="519" class="1005" name="mux_case_026_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_026 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp2_1_load_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_1_load_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="mul126_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul126_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="mul126_2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul126_2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="mul126_3_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul126_3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="add2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add127_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add127_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add127_2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add127_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="add127_3_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add127_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="101"><net_src comp="78" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="85" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="102" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="127"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="128" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="135" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="152" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="177"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="215"><net_src comp="178" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="225"><net_src comp="185" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="227"><net_src comp="199" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="275" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="290" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="290" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="302" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="296" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="293" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="32" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="310" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="326" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="330" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="358"><net_src comp="330" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="326" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="378"><net_src comp="310" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="284" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="318" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="374" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="60" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="405"><net_src comp="64" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="412"><net_src comp="68" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="419"><net_src comp="72" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="427"><net_src comp="278" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="348" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="439"><net_src comp="78" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="444"><net_src comp="85" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="449"><net_src comp="368" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="457"><net_src comp="102" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="462"><net_src comp="109" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="467"><net_src comp="92" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="472"><net_src comp="116" pin="7"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="477"><net_src comp="92" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="482"><net_src comp="116" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="487"><net_src comp="128" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="492"><net_src comp="135" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="497"><net_src comp="152" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="502"><net_src comp="159" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="507"><net_src comp="142" pin="7"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="512"><net_src comp="244" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="517"><net_src comp="166" pin="7"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="522"><net_src comp="142" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="527"><net_src comp="166" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="532"><net_src comp="248" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="537"><net_src comp="252" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="542"><net_src comp="256" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="547"><net_src comp="228" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="552"><net_src comp="232" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="557"><net_src comp="236" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="562"><net_src comp="240" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="216" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_E_out | {10 }
	Port: buff_E_out_1 | {10 }
 - Input state : 
	Port: k2mm_Pipeline_lp7_lp8 : buff_D | {1 2 }
	Port: k2mm_Pipeline_lp7_lp8 : buff_D_1 | {1 2 }
	Port: k2mm_Pipeline_lp7_lp8 : tmp2 | {4 5 }
	Port: k2mm_Pipeline_lp7_lp8 : tmp2_1 | {4 5 }
	Port: k2mm_Pipeline_lp7_lp8 : beta | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln6 : 1
		store_ln6 : 1
		indvar_flatten148_load : 1
		icmp_ln43 : 2
		add_ln43_1 : 2
		br_ln43 : 3
		j_load : 1
		i_load : 1
		add_ln43 : 2
		tmp : 2
		select_ln6 : 3
		select_ln43 : 3
		trunc_ln13 : 4
		lshr_ln6_4 : 4
		tmp_s : 5
		zext_ln45 : 6
		buff_D_addr : 7
		buff_D_1_addr : 7
		buff_D_load : 8
		or_ln45 : 5
		tmp_1 : 5
		zext_ln45_1 : 6
		buff_D_addr_1 : 7
		buff_D_1_addr_1 : 7
		buff_D_1_load : 8
		buff_D_load_1 : 8
		buff_D_1_load_1 : 8
		add_ln44 : 4
		store_ln43 : 3
		store_ln6 : 4
		store_ln6 : 5
	State 2
	State 3
	State 4
		mux_case_023 : 1
		tmp2_1_load : 1
		mux_case_026 : 1
		tmp2_1_load_1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln45 : 1
		store_ln45 : 1
		store_ln45 : 1
		store_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_228      |    2    |   227   |   214   |
|   fadd   |      grp_fu_232      |    2    |   227   |   214   |
|          |      grp_fu_236      |    2    |   227   |   214   |
|          |      grp_fu_240      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_244      |    3    |   128   |   135   |
|   fmul   |      grp_fu_248      |    3    |   128   |   135   |
|          |      grp_fu_252      |    3    |   128   |   135   |
|          |      grp_fu_256      |    3    |   128   |   135   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln43_1_fu_284  |    0    |    0    |    18   |
|    add   |    add_ln43_fu_296   |    0    |    0    |    14   |
|          |    add_ln44_fu_374   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln43_fu_278   |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |   select_ln6_fu_310  |    0    |    0    |    7    |
|          |  select_ln43_fu_318  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   read   | beta_read_read_fu_72 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_302      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln13_fu_326  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   lshr_ln6_4_fu_330  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_340     |    0    |    0    |    0    |
|          |     tmp_1_fu_360     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln45_fu_348   |    0    |    0    |    0    |
|          |  zext_ln45_1_fu_368  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln45_fu_354    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    20   |   1420  |   1474  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add127_1_reg_549    |   32   |
|     add127_2_reg_554    |   32   |
|     add127_3_reg_559    |   32   |
|       add2_reg_544      |   32   |
|    beta_read_reg_416    |   32   |
| buff_D_1_addr_1_reg_459 |   11   |
|  buff_D_1_addr_reg_441  |   11   |
| buff_D_1_load_1_reg_479 |   32   |
|  buff_D_1_load_reg_469  |   32   |
|  buff_D_addr_1_reg_454  |   11   |
|   buff_D_addr_reg_436   |   11   |
|  buff_D_load_1_reg_474  |   32   |
|   buff_D_load_reg_464   |   32   |
|        i_reg_402        |    7   |
|    icmp_ln43_reg_424    |    1   |
|indvar_flatten148_reg_409|   11   |
|        j_reg_395        |    7   |
|     mul126_1_reg_529    |   32   |
|     mul126_2_reg_534    |   32   |
|     mul126_3_reg_539    |   32   |
|       mul3_reg_509      |   32   |
|   mux_case_023_reg_504  |   32   |
|   mux_case_026_reg_519  |   32   |
|  tmp2_1_addr_1_reg_499  |   11   |
|   tmp2_1_addr_reg_489   |   11   |
|  tmp2_1_load_1_reg_524  |   32   |
|   tmp2_1_load_reg_514   |   32   |
|   tmp2_addr_1_reg_494   |   11   |
|    tmp2_addr_reg_484    |   11   |
|   zext_ln45_1_reg_446   |   64   |
|    zext_ln45_reg_428    |   64   |
+-------------------------+--------+
|          Total          |   786  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_92 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_166 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1420  |  1474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   786  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    3   |  2206  |  1546  |
+-----------+--------+--------+--------+--------+
