#-----------------------------------------------------------
# Webtalk v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 23 22:18:04 2022
# Process ID: 10568
# Current directory: D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab3/Vivado_project/Cache_tb/Cache_tb.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab3/Vivado_project/Cache_tb/Cache_tb.sim/sim_1/behav/xsim/xsim.dir/cache_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab3/Vivado_project/Cache_tb/Cache_tb.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab3/Vivado_project/Cache_tb/Cache_tb.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab3/Vivado_project/Cache_tb/Cache_tb.sim/sim_1/behav/xsim/xsim.dir/cache_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab3/Vivado_project/Cache_tb/Cache_tb.sim/sim_1/behav/xsim/xsim.dir/cache_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 23 22:18:10 2022. For additional details about this file, please refer to the WebTalk help file at D:/Software/Vivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.742 ; gain = 17.719
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 23 22:18:10 2022...
