// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        MM_SA_W_dout,
        MM_SA_W_num_data_valid,
        MM_SA_W_fifo_cap,
        MM_SA_W_empty_n,
        MM_SA_W_read,
        MM_SA_W_1_dout,
        MM_SA_W_1_num_data_valid,
        MM_SA_W_1_fifo_cap,
        MM_SA_W_1_empty_n,
        MM_SA_W_1_read,
        MM_SA_W_2_dout,
        MM_SA_W_2_num_data_valid,
        MM_SA_W_2_fifo_cap,
        MM_SA_W_2_empty_n,
        MM_SA_W_2_read,
        MM_SA_W_3_dout,
        MM_SA_W_3_num_data_valid,
        MM_SA_W_3_fifo_cap,
        MM_SA_W_3_empty_n,
        MM_SA_W_3_read,
        MM_SA_W_4_dout,
        MM_SA_W_4_num_data_valid,
        MM_SA_W_4_fifo_cap,
        MM_SA_W_4_empty_n,
        MM_SA_W_4_read,
        MM_SA_W_5_dout,
        MM_SA_W_5_num_data_valid,
        MM_SA_W_5_fifo_cap,
        MM_SA_W_5_empty_n,
        MM_SA_W_5_read,
        MM_SA_W_6_dout,
        MM_SA_W_6_num_data_valid,
        MM_SA_W_6_fifo_cap,
        MM_SA_W_6_empty_n,
        MM_SA_W_6_read,
        MM_SA_W_7_dout,
        MM_SA_W_7_num_data_valid,
        MM_SA_W_7_fifo_cap,
        MM_SA_W_7_empty_n,
        MM_SA_W_7_read,
        MM_SA_W_8_dout,
        MM_SA_W_8_num_data_valid,
        MM_SA_W_8_fifo_cap,
        MM_SA_W_8_empty_n,
        MM_SA_W_8_read,
        MM_SA_W_9_dout,
        MM_SA_W_9_num_data_valid,
        MM_SA_W_9_fifo_cap,
        MM_SA_W_9_empty_n,
        MM_SA_W_9_read,
        MM_SA_W_10_dout,
        MM_SA_W_10_num_data_valid,
        MM_SA_W_10_fifo_cap,
        MM_SA_W_10_empty_n,
        MM_SA_W_10_read,
        MM_SA_W_11_dout,
        MM_SA_W_11_num_data_valid,
        MM_SA_W_11_fifo_cap,
        MM_SA_W_11_empty_n,
        MM_SA_W_11_read,
        MM_SA_W_12_dout,
        MM_SA_W_12_num_data_valid,
        MM_SA_W_12_fifo_cap,
        MM_SA_W_12_empty_n,
        MM_SA_W_12_read,
        MM_SA_W_13_dout,
        MM_SA_W_13_num_data_valid,
        MM_SA_W_13_fifo_cap,
        MM_SA_W_13_empty_n,
        MM_SA_W_13_read,
        MM_SA_W_14_dout,
        MM_SA_W_14_num_data_valid,
        MM_SA_W_14_fifo_cap,
        MM_SA_W_14_empty_n,
        MM_SA_W_14_read,
        MM_SA_W_15_dout,
        MM_SA_W_15_num_data_valid,
        MM_SA_W_15_fifo_cap,
        MM_SA_W_15_empty_n,
        MM_SA_W_15_read,
        Conv_SA_W_dout,
        Conv_SA_W_num_data_valid,
        Conv_SA_W_fifo_cap,
        Conv_SA_W_empty_n,
        Conv_SA_W_read,
        Conv_SA_W_1_dout,
        Conv_SA_W_1_num_data_valid,
        Conv_SA_W_1_fifo_cap,
        Conv_SA_W_1_empty_n,
        Conv_SA_W_1_read,
        Conv_SA_W_2_dout,
        Conv_SA_W_2_num_data_valid,
        Conv_SA_W_2_fifo_cap,
        Conv_SA_W_2_empty_n,
        Conv_SA_W_2_read,
        Conv_SA_W_3_dout,
        Conv_SA_W_3_num_data_valid,
        Conv_SA_W_3_fifo_cap,
        Conv_SA_W_3_empty_n,
        Conv_SA_W_3_read,
        Conv_SA_W_4_dout,
        Conv_SA_W_4_num_data_valid,
        Conv_SA_W_4_fifo_cap,
        Conv_SA_W_4_empty_n,
        Conv_SA_W_4_read,
        Conv_SA_W_5_dout,
        Conv_SA_W_5_num_data_valid,
        Conv_SA_W_5_fifo_cap,
        Conv_SA_W_5_empty_n,
        Conv_SA_W_5_read,
        Conv_SA_W_6_dout,
        Conv_SA_W_6_num_data_valid,
        Conv_SA_W_6_fifo_cap,
        Conv_SA_W_6_empty_n,
        Conv_SA_W_6_read,
        Conv_SA_W_7_dout,
        Conv_SA_W_7_num_data_valid,
        Conv_SA_W_7_fifo_cap,
        Conv_SA_W_7_empty_n,
        Conv_SA_W_7_read,
        Conv_SA_W_8_dout,
        Conv_SA_W_8_num_data_valid,
        Conv_SA_W_8_fifo_cap,
        Conv_SA_W_8_empty_n,
        Conv_SA_W_8_read,
        Conv_SA_W_9_dout,
        Conv_SA_W_9_num_data_valid,
        Conv_SA_W_9_fifo_cap,
        Conv_SA_W_9_empty_n,
        Conv_SA_W_9_read,
        Conv_SA_W_10_dout,
        Conv_SA_W_10_num_data_valid,
        Conv_SA_W_10_fifo_cap,
        Conv_SA_W_10_empty_n,
        Conv_SA_W_10_read,
        Conv_SA_W_11_dout,
        Conv_SA_W_11_num_data_valid,
        Conv_SA_W_11_fifo_cap,
        Conv_SA_W_11_empty_n,
        Conv_SA_W_11_read,
        Conv_SA_W_12_dout,
        Conv_SA_W_12_num_data_valid,
        Conv_SA_W_12_fifo_cap,
        Conv_SA_W_12_empty_n,
        Conv_SA_W_12_read,
        Conv_SA_W_13_dout,
        Conv_SA_W_13_num_data_valid,
        Conv_SA_W_13_fifo_cap,
        Conv_SA_W_13_empty_n,
        Conv_SA_W_13_read,
        Conv_SA_W_14_dout,
        Conv_SA_W_14_num_data_valid,
        Conv_SA_W_14_fifo_cap,
        Conv_SA_W_14_empty_n,
        Conv_SA_W_14_read,
        Conv_SA_W_15_dout,
        Conv_SA_W_15_num_data_valid,
        Conv_SA_W_15_fifo_cap,
        Conv_SA_W_15_empty_n,
        Conv_SA_W_15_read,
        fifo_SA_W_din,
        fifo_SA_W_num_data_valid,
        fifo_SA_W_fifo_cap,
        fifo_SA_W_full_n,
        fifo_SA_W_write,
        fifo_SA_W_1_din,
        fifo_SA_W_1_num_data_valid,
        fifo_SA_W_1_fifo_cap,
        fifo_SA_W_1_full_n,
        fifo_SA_W_1_write,
        fifo_SA_W_2_din,
        fifo_SA_W_2_num_data_valid,
        fifo_SA_W_2_fifo_cap,
        fifo_SA_W_2_full_n,
        fifo_SA_W_2_write,
        fifo_SA_W_3_din,
        fifo_SA_W_3_num_data_valid,
        fifo_SA_W_3_fifo_cap,
        fifo_SA_W_3_full_n,
        fifo_SA_W_3_write,
        fifo_SA_W_4_din,
        fifo_SA_W_4_num_data_valid,
        fifo_SA_W_4_fifo_cap,
        fifo_SA_W_4_full_n,
        fifo_SA_W_4_write,
        fifo_SA_W_5_din,
        fifo_SA_W_5_num_data_valid,
        fifo_SA_W_5_fifo_cap,
        fifo_SA_W_5_full_n,
        fifo_SA_W_5_write,
        fifo_SA_W_6_din,
        fifo_SA_W_6_num_data_valid,
        fifo_SA_W_6_fifo_cap,
        fifo_SA_W_6_full_n,
        fifo_SA_W_6_write,
        fifo_SA_W_7_din,
        fifo_SA_W_7_num_data_valid,
        fifo_SA_W_7_fifo_cap,
        fifo_SA_W_7_full_n,
        fifo_SA_W_7_write,
        fifo_SA_W_8_din,
        fifo_SA_W_8_num_data_valid,
        fifo_SA_W_8_fifo_cap,
        fifo_SA_W_8_full_n,
        fifo_SA_W_8_write,
        fifo_SA_W_9_din,
        fifo_SA_W_9_num_data_valid,
        fifo_SA_W_9_fifo_cap,
        fifo_SA_W_9_full_n,
        fifo_SA_W_9_write,
        fifo_SA_W_10_din,
        fifo_SA_W_10_num_data_valid,
        fifo_SA_W_10_fifo_cap,
        fifo_SA_W_10_full_n,
        fifo_SA_W_10_write,
        fifo_SA_W_11_din,
        fifo_SA_W_11_num_data_valid,
        fifo_SA_W_11_fifo_cap,
        fifo_SA_W_11_full_n,
        fifo_SA_W_11_write,
        fifo_SA_W_12_din,
        fifo_SA_W_12_num_data_valid,
        fifo_SA_W_12_fifo_cap,
        fifo_SA_W_12_full_n,
        fifo_SA_W_12_write,
        fifo_SA_W_13_din,
        fifo_SA_W_13_num_data_valid,
        fifo_SA_W_13_fifo_cap,
        fifo_SA_W_13_full_n,
        fifo_SA_W_13_write,
        fifo_SA_W_14_din,
        fifo_SA_W_14_num_data_valid,
        fifo_SA_W_14_fifo_cap,
        fifo_SA_W_14_full_n,
        fifo_SA_W_14_write,
        fifo_SA_W_15_din,
        fifo_SA_W_15_num_data_valid,
        fifo_SA_W_15_fifo_cap,
        fifo_SA_W_15_full_n,
        fifo_SA_W_15_write,
        num_w_sa,
        mode_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] MM_SA_W_dout;
input  [2:0] MM_SA_W_num_data_valid;
input  [2:0] MM_SA_W_fifo_cap;
input   MM_SA_W_empty_n;
output   MM_SA_W_read;
input  [127:0] MM_SA_W_1_dout;
input  [2:0] MM_SA_W_1_num_data_valid;
input  [2:0] MM_SA_W_1_fifo_cap;
input   MM_SA_W_1_empty_n;
output   MM_SA_W_1_read;
input  [127:0] MM_SA_W_2_dout;
input  [2:0] MM_SA_W_2_num_data_valid;
input  [2:0] MM_SA_W_2_fifo_cap;
input   MM_SA_W_2_empty_n;
output   MM_SA_W_2_read;
input  [127:0] MM_SA_W_3_dout;
input  [2:0] MM_SA_W_3_num_data_valid;
input  [2:0] MM_SA_W_3_fifo_cap;
input   MM_SA_W_3_empty_n;
output   MM_SA_W_3_read;
input  [127:0] MM_SA_W_4_dout;
input  [2:0] MM_SA_W_4_num_data_valid;
input  [2:0] MM_SA_W_4_fifo_cap;
input   MM_SA_W_4_empty_n;
output   MM_SA_W_4_read;
input  [127:0] MM_SA_W_5_dout;
input  [2:0] MM_SA_W_5_num_data_valid;
input  [2:0] MM_SA_W_5_fifo_cap;
input   MM_SA_W_5_empty_n;
output   MM_SA_W_5_read;
input  [127:0] MM_SA_W_6_dout;
input  [2:0] MM_SA_W_6_num_data_valid;
input  [2:0] MM_SA_W_6_fifo_cap;
input   MM_SA_W_6_empty_n;
output   MM_SA_W_6_read;
input  [127:0] MM_SA_W_7_dout;
input  [2:0] MM_SA_W_7_num_data_valid;
input  [2:0] MM_SA_W_7_fifo_cap;
input   MM_SA_W_7_empty_n;
output   MM_SA_W_7_read;
input  [127:0] MM_SA_W_8_dout;
input  [2:0] MM_SA_W_8_num_data_valid;
input  [2:0] MM_SA_W_8_fifo_cap;
input   MM_SA_W_8_empty_n;
output   MM_SA_W_8_read;
input  [127:0] MM_SA_W_9_dout;
input  [2:0] MM_SA_W_9_num_data_valid;
input  [2:0] MM_SA_W_9_fifo_cap;
input   MM_SA_W_9_empty_n;
output   MM_SA_W_9_read;
input  [127:0] MM_SA_W_10_dout;
input  [2:0] MM_SA_W_10_num_data_valid;
input  [2:0] MM_SA_W_10_fifo_cap;
input   MM_SA_W_10_empty_n;
output   MM_SA_W_10_read;
input  [127:0] MM_SA_W_11_dout;
input  [2:0] MM_SA_W_11_num_data_valid;
input  [2:0] MM_SA_W_11_fifo_cap;
input   MM_SA_W_11_empty_n;
output   MM_SA_W_11_read;
input  [127:0] MM_SA_W_12_dout;
input  [2:0] MM_SA_W_12_num_data_valid;
input  [2:0] MM_SA_W_12_fifo_cap;
input   MM_SA_W_12_empty_n;
output   MM_SA_W_12_read;
input  [127:0] MM_SA_W_13_dout;
input  [2:0] MM_SA_W_13_num_data_valid;
input  [2:0] MM_SA_W_13_fifo_cap;
input   MM_SA_W_13_empty_n;
output   MM_SA_W_13_read;
input  [127:0] MM_SA_W_14_dout;
input  [2:0] MM_SA_W_14_num_data_valid;
input  [2:0] MM_SA_W_14_fifo_cap;
input   MM_SA_W_14_empty_n;
output   MM_SA_W_14_read;
input  [127:0] MM_SA_W_15_dout;
input  [2:0] MM_SA_W_15_num_data_valid;
input  [2:0] MM_SA_W_15_fifo_cap;
input   MM_SA_W_15_empty_n;
output   MM_SA_W_15_read;
input  [127:0] Conv_SA_W_dout;
input  [3:0] Conv_SA_W_num_data_valid;
input  [3:0] Conv_SA_W_fifo_cap;
input   Conv_SA_W_empty_n;
output   Conv_SA_W_read;
input  [127:0] Conv_SA_W_1_dout;
input  [3:0] Conv_SA_W_1_num_data_valid;
input  [3:0] Conv_SA_W_1_fifo_cap;
input   Conv_SA_W_1_empty_n;
output   Conv_SA_W_1_read;
input  [127:0] Conv_SA_W_2_dout;
input  [3:0] Conv_SA_W_2_num_data_valid;
input  [3:0] Conv_SA_W_2_fifo_cap;
input   Conv_SA_W_2_empty_n;
output   Conv_SA_W_2_read;
input  [127:0] Conv_SA_W_3_dout;
input  [3:0] Conv_SA_W_3_num_data_valid;
input  [3:0] Conv_SA_W_3_fifo_cap;
input   Conv_SA_W_3_empty_n;
output   Conv_SA_W_3_read;
input  [127:0] Conv_SA_W_4_dout;
input  [3:0] Conv_SA_W_4_num_data_valid;
input  [3:0] Conv_SA_W_4_fifo_cap;
input   Conv_SA_W_4_empty_n;
output   Conv_SA_W_4_read;
input  [127:0] Conv_SA_W_5_dout;
input  [3:0] Conv_SA_W_5_num_data_valid;
input  [3:0] Conv_SA_W_5_fifo_cap;
input   Conv_SA_W_5_empty_n;
output   Conv_SA_W_5_read;
input  [127:0] Conv_SA_W_6_dout;
input  [3:0] Conv_SA_W_6_num_data_valid;
input  [3:0] Conv_SA_W_6_fifo_cap;
input   Conv_SA_W_6_empty_n;
output   Conv_SA_W_6_read;
input  [127:0] Conv_SA_W_7_dout;
input  [3:0] Conv_SA_W_7_num_data_valid;
input  [3:0] Conv_SA_W_7_fifo_cap;
input   Conv_SA_W_7_empty_n;
output   Conv_SA_W_7_read;
input  [127:0] Conv_SA_W_8_dout;
input  [3:0] Conv_SA_W_8_num_data_valid;
input  [3:0] Conv_SA_W_8_fifo_cap;
input   Conv_SA_W_8_empty_n;
output   Conv_SA_W_8_read;
input  [127:0] Conv_SA_W_9_dout;
input  [3:0] Conv_SA_W_9_num_data_valid;
input  [3:0] Conv_SA_W_9_fifo_cap;
input   Conv_SA_W_9_empty_n;
output   Conv_SA_W_9_read;
input  [127:0] Conv_SA_W_10_dout;
input  [3:0] Conv_SA_W_10_num_data_valid;
input  [3:0] Conv_SA_W_10_fifo_cap;
input   Conv_SA_W_10_empty_n;
output   Conv_SA_W_10_read;
input  [127:0] Conv_SA_W_11_dout;
input  [3:0] Conv_SA_W_11_num_data_valid;
input  [3:0] Conv_SA_W_11_fifo_cap;
input   Conv_SA_W_11_empty_n;
output   Conv_SA_W_11_read;
input  [127:0] Conv_SA_W_12_dout;
input  [3:0] Conv_SA_W_12_num_data_valid;
input  [3:0] Conv_SA_W_12_fifo_cap;
input   Conv_SA_W_12_empty_n;
output   Conv_SA_W_12_read;
input  [127:0] Conv_SA_W_13_dout;
input  [3:0] Conv_SA_W_13_num_data_valid;
input  [3:0] Conv_SA_W_13_fifo_cap;
input   Conv_SA_W_13_empty_n;
output   Conv_SA_W_13_read;
input  [127:0] Conv_SA_W_14_dout;
input  [3:0] Conv_SA_W_14_num_data_valid;
input  [3:0] Conv_SA_W_14_fifo_cap;
input   Conv_SA_W_14_empty_n;
output   Conv_SA_W_14_read;
input  [127:0] Conv_SA_W_15_dout;
input  [3:0] Conv_SA_W_15_num_data_valid;
input  [3:0] Conv_SA_W_15_fifo_cap;
input   Conv_SA_W_15_empty_n;
output   Conv_SA_W_15_read;
output  [127:0] fifo_SA_W_din;
input  [3:0] fifo_SA_W_num_data_valid;
input  [3:0] fifo_SA_W_fifo_cap;
input   fifo_SA_W_full_n;
output   fifo_SA_W_write;
output  [127:0] fifo_SA_W_1_din;
input  [3:0] fifo_SA_W_1_num_data_valid;
input  [3:0] fifo_SA_W_1_fifo_cap;
input   fifo_SA_W_1_full_n;
output   fifo_SA_W_1_write;
output  [127:0] fifo_SA_W_2_din;
input  [3:0] fifo_SA_W_2_num_data_valid;
input  [3:0] fifo_SA_W_2_fifo_cap;
input   fifo_SA_W_2_full_n;
output   fifo_SA_W_2_write;
output  [127:0] fifo_SA_W_3_din;
input  [3:0] fifo_SA_W_3_num_data_valid;
input  [3:0] fifo_SA_W_3_fifo_cap;
input   fifo_SA_W_3_full_n;
output   fifo_SA_W_3_write;
output  [127:0] fifo_SA_W_4_din;
input  [3:0] fifo_SA_W_4_num_data_valid;
input  [3:0] fifo_SA_W_4_fifo_cap;
input   fifo_SA_W_4_full_n;
output   fifo_SA_W_4_write;
output  [127:0] fifo_SA_W_5_din;
input  [3:0] fifo_SA_W_5_num_data_valid;
input  [3:0] fifo_SA_W_5_fifo_cap;
input   fifo_SA_W_5_full_n;
output   fifo_SA_W_5_write;
output  [127:0] fifo_SA_W_6_din;
input  [3:0] fifo_SA_W_6_num_data_valid;
input  [3:0] fifo_SA_W_6_fifo_cap;
input   fifo_SA_W_6_full_n;
output   fifo_SA_W_6_write;
output  [127:0] fifo_SA_W_7_din;
input  [3:0] fifo_SA_W_7_num_data_valid;
input  [3:0] fifo_SA_W_7_fifo_cap;
input   fifo_SA_W_7_full_n;
output   fifo_SA_W_7_write;
output  [127:0] fifo_SA_W_8_din;
input  [3:0] fifo_SA_W_8_num_data_valid;
input  [3:0] fifo_SA_W_8_fifo_cap;
input   fifo_SA_W_8_full_n;
output   fifo_SA_W_8_write;
output  [127:0] fifo_SA_W_9_din;
input  [3:0] fifo_SA_W_9_num_data_valid;
input  [3:0] fifo_SA_W_9_fifo_cap;
input   fifo_SA_W_9_full_n;
output   fifo_SA_W_9_write;
output  [127:0] fifo_SA_W_10_din;
input  [3:0] fifo_SA_W_10_num_data_valid;
input  [3:0] fifo_SA_W_10_fifo_cap;
input   fifo_SA_W_10_full_n;
output   fifo_SA_W_10_write;
output  [127:0] fifo_SA_W_11_din;
input  [3:0] fifo_SA_W_11_num_data_valid;
input  [3:0] fifo_SA_W_11_fifo_cap;
input   fifo_SA_W_11_full_n;
output   fifo_SA_W_11_write;
output  [127:0] fifo_SA_W_12_din;
input  [3:0] fifo_SA_W_12_num_data_valid;
input  [3:0] fifo_SA_W_12_fifo_cap;
input   fifo_SA_W_12_full_n;
output   fifo_SA_W_12_write;
output  [127:0] fifo_SA_W_13_din;
input  [3:0] fifo_SA_W_13_num_data_valid;
input  [3:0] fifo_SA_W_13_fifo_cap;
input   fifo_SA_W_13_full_n;
output   fifo_SA_W_13_write;
output  [127:0] fifo_SA_W_14_din;
input  [3:0] fifo_SA_W_14_num_data_valid;
input  [3:0] fifo_SA_W_14_fifo_cap;
input   fifo_SA_W_14_full_n;
output   fifo_SA_W_14_write;
output  [127:0] fifo_SA_W_15_din;
input  [3:0] fifo_SA_W_15_num_data_valid;
input  [3:0] fifo_SA_W_15_fifo_cap;
input   fifo_SA_W_15_full_n;
output   fifo_SA_W_15_write;
input  [29:0] num_w_sa;
input  [0:0] mode_4;

reg ap_idle;
reg MM_SA_W_read;
reg MM_SA_W_1_read;
reg MM_SA_W_2_read;
reg MM_SA_W_3_read;
reg MM_SA_W_4_read;
reg MM_SA_W_5_read;
reg MM_SA_W_6_read;
reg MM_SA_W_7_read;
reg MM_SA_W_8_read;
reg MM_SA_W_9_read;
reg MM_SA_W_10_read;
reg MM_SA_W_11_read;
reg MM_SA_W_12_read;
reg MM_SA_W_13_read;
reg MM_SA_W_14_read;
reg MM_SA_W_15_read;
reg Conv_SA_W_read;
reg Conv_SA_W_1_read;
reg Conv_SA_W_2_read;
reg Conv_SA_W_3_read;
reg Conv_SA_W_4_read;
reg Conv_SA_W_5_read;
reg Conv_SA_W_6_read;
reg Conv_SA_W_7_read;
reg Conv_SA_W_8_read;
reg Conv_SA_W_9_read;
reg Conv_SA_W_10_read;
reg Conv_SA_W_11_read;
reg Conv_SA_W_12_read;
reg Conv_SA_W_13_read;
reg Conv_SA_W_14_read;
reg Conv_SA_W_15_read;
reg fifo_SA_W_write;
reg fifo_SA_W_1_write;
reg fifo_SA_W_2_write;
reg fifo_SA_W_3_write;
reg fifo_SA_W_4_write;
reg fifo_SA_W_5_write;
reg fifo_SA_W_6_write;
reg fifo_SA_W_7_write;
reg fifo_SA_W_8_write;
reg fifo_SA_W_9_write;
reg fifo_SA_W_10_write;
reg fifo_SA_W_11_write;
reg fifo_SA_W_12_write;
reg fifo_SA_W_13_write;
reg fifo_SA_W_14_write;
reg fifo_SA_W_15_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln314_reg_682;
reg    ap_predicate_op67_read_state2;
reg    ap_predicate_op68_read_state2;
reg    ap_predicate_op69_read_state2;
reg    ap_predicate_op70_read_state2;
reg    ap_predicate_op71_read_state2;
reg    ap_predicate_op72_read_state2;
reg    ap_predicate_op73_read_state2;
reg    ap_predicate_op74_read_state2;
reg    ap_predicate_op75_read_state2;
reg    ap_predicate_op76_read_state2;
reg    ap_predicate_op77_read_state2;
reg    ap_predicate_op78_read_state2;
reg    ap_predicate_op79_read_state2;
reg    ap_predicate_op80_read_state2;
reg    ap_predicate_op81_read_state2;
reg    ap_predicate_op82_read_state2;
reg    ap_predicate_op84_read_state2;
reg    ap_predicate_op85_read_state2;
reg    ap_predicate_op86_read_state2;
reg    ap_predicate_op87_read_state2;
reg    ap_predicate_op88_read_state2;
reg    ap_predicate_op89_read_state2;
reg    ap_predicate_op90_read_state2;
reg    ap_predicate_op91_read_state2;
reg    ap_predicate_op92_read_state2;
reg    ap_predicate_op93_read_state2;
reg    ap_predicate_op94_read_state2;
reg    ap_predicate_op95_read_state2;
reg    ap_predicate_op96_read_state2;
reg    ap_predicate_op97_read_state2;
reg    ap_predicate_op98_read_state2;
reg    ap_predicate_op99_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln314_fu_654_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_SA_W_blk_n;
wire    ap_block_pp0_stage0;
reg    fifo_SA_W_1_blk_n;
reg    fifo_SA_W_2_blk_n;
reg    fifo_SA_W_3_blk_n;
reg    fifo_SA_W_4_blk_n;
reg    fifo_SA_W_5_blk_n;
reg    fifo_SA_W_6_blk_n;
reg    fifo_SA_W_7_blk_n;
reg    fifo_SA_W_8_blk_n;
reg    fifo_SA_W_9_blk_n;
reg    fifo_SA_W_10_blk_n;
reg    fifo_SA_W_11_blk_n;
reg    fifo_SA_W_12_blk_n;
reg    fifo_SA_W_13_blk_n;
reg    fifo_SA_W_14_blk_n;
reg    fifo_SA_W_15_blk_n;
reg    Conv_SA_W_blk_n;
reg    Conv_SA_W_1_blk_n;
reg    Conv_SA_W_2_blk_n;
reg    Conv_SA_W_3_blk_n;
reg    Conv_SA_W_4_blk_n;
reg    Conv_SA_W_5_blk_n;
reg    Conv_SA_W_6_blk_n;
reg    Conv_SA_W_7_blk_n;
reg    Conv_SA_W_8_blk_n;
reg    Conv_SA_W_9_blk_n;
reg    Conv_SA_W_10_blk_n;
reg    Conv_SA_W_11_blk_n;
reg    Conv_SA_W_12_blk_n;
reg    Conv_SA_W_13_blk_n;
reg    Conv_SA_W_14_blk_n;
reg    Conv_SA_W_15_blk_n;
reg    MM_SA_W_blk_n;
reg    MM_SA_W_1_blk_n;
reg    MM_SA_W_2_blk_n;
reg    MM_SA_W_3_blk_n;
reg    MM_SA_W_4_blk_n;
reg    MM_SA_W_5_blk_n;
reg    MM_SA_W_6_blk_n;
reg    MM_SA_W_7_blk_n;
reg    MM_SA_W_8_blk_n;
reg    MM_SA_W_9_blk_n;
reg    MM_SA_W_10_blk_n;
reg    MM_SA_W_11_blk_n;
reg    MM_SA_W_12_blk_n;
reg    MM_SA_W_13_blk_n;
reg    MM_SA_W_14_blk_n;
reg    MM_SA_W_15_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] ap_phi_mux_p_053_phi_fu_457_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_053_reg_454;
reg   [127:0] ap_phi_mux_p_051_phi_fu_469_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_051_reg_466;
reg   [127:0] ap_phi_mux_p_050_phi_fu_481_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_050_reg_478;
reg   [127:0] ap_phi_mux_p_052_phi_fu_493_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_052_reg_490;
reg   [127:0] ap_phi_mux_p_057_phi_fu_505_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_057_reg_502;
reg   [127:0] ap_phi_mux_p_055_phi_fu_517_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_055_reg_514;
reg   [127:0] ap_phi_mux_p_054_phi_fu_529_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_054_reg_526;
reg   [127:0] ap_phi_mux_p_056_phi_fu_541_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_056_reg_538;
reg   [127:0] ap_phi_mux_p_061_phi_fu_553_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_061_reg_550;
reg   [127:0] ap_phi_mux_p_059_phi_fu_565_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_059_reg_562;
reg   [127:0] ap_phi_mux_p_058_phi_fu_577_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_058_reg_574;
reg   [127:0] ap_phi_mux_p_060_phi_fu_589_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_060_reg_586;
reg   [127:0] ap_phi_mux_p_064_phi_fu_601_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_064_reg_598;
reg   [127:0] ap_phi_mux_p_062_phi_fu_613_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_062_reg_610;
reg   [127:0] ap_phi_mux_p_063_phi_fu_625_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_p_063_reg_622;
reg   [127:0] ap_phi_mux_temp_phi_fu_637_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_temp_reg_634;
reg   [29:0] i_fu_134;
wire   [29:0] i_4_fu_660_p2;
wire    ap_loop_init;
reg   [29:0] ap_sig_allocacmp_i_3;
reg    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_134 = 30'd0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln314_fu_654_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_134 <= i_4_fu_660_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_134 <= 30'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln314_reg_682 <= icmp_ln314_fu_654_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op94_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_10_blk_n = Conv_SA_W_10_empty_n;
    end else begin
        Conv_SA_W_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op94_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_10_read = 1'b1;
    end else begin
        Conv_SA_W_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op95_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_11_blk_n = Conv_SA_W_11_empty_n;
    end else begin
        Conv_SA_W_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op95_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_11_read = 1'b1;
    end else begin
        Conv_SA_W_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op96_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_12_blk_n = Conv_SA_W_12_empty_n;
    end else begin
        Conv_SA_W_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op96_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_12_read = 1'b1;
    end else begin
        Conv_SA_W_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op97_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_13_blk_n = Conv_SA_W_13_empty_n;
    end else begin
        Conv_SA_W_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op97_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_13_read = 1'b1;
    end else begin
        Conv_SA_W_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op98_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_14_blk_n = Conv_SA_W_14_empty_n;
    end else begin
        Conv_SA_W_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op98_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_14_read = 1'b1;
    end else begin
        Conv_SA_W_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op99_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_15_blk_n = Conv_SA_W_15_empty_n;
    end else begin
        Conv_SA_W_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op99_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_15_read = 1'b1;
    end else begin
        Conv_SA_W_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op85_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_1_blk_n = Conv_SA_W_1_empty_n;
    end else begin
        Conv_SA_W_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op85_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_1_read = 1'b1;
    end else begin
        Conv_SA_W_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op86_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_2_blk_n = Conv_SA_W_2_empty_n;
    end else begin
        Conv_SA_W_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op86_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_2_read = 1'b1;
    end else begin
        Conv_SA_W_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op87_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_3_blk_n = Conv_SA_W_3_empty_n;
    end else begin
        Conv_SA_W_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op87_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_3_read = 1'b1;
    end else begin
        Conv_SA_W_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op88_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_4_blk_n = Conv_SA_W_4_empty_n;
    end else begin
        Conv_SA_W_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op88_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_4_read = 1'b1;
    end else begin
        Conv_SA_W_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op89_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_5_blk_n = Conv_SA_W_5_empty_n;
    end else begin
        Conv_SA_W_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op89_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_5_read = 1'b1;
    end else begin
        Conv_SA_W_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op90_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_6_blk_n = Conv_SA_W_6_empty_n;
    end else begin
        Conv_SA_W_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op90_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_6_read = 1'b1;
    end else begin
        Conv_SA_W_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op91_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_7_blk_n = Conv_SA_W_7_empty_n;
    end else begin
        Conv_SA_W_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op91_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_7_read = 1'b1;
    end else begin
        Conv_SA_W_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op92_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_8_blk_n = Conv_SA_W_8_empty_n;
    end else begin
        Conv_SA_W_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op92_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_8_read = 1'b1;
    end else begin
        Conv_SA_W_8_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op93_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_9_blk_n = Conv_SA_W_9_empty_n;
    end else begin
        Conv_SA_W_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op93_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_9_read = 1'b1;
    end else begin
        Conv_SA_W_9_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op84_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_blk_n = Conv_SA_W_empty_n;
    end else begin
        Conv_SA_W_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op84_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Conv_SA_W_read = 1'b1;
    end else begin
        Conv_SA_W_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op77_read_state2 == 1'b1))) begin
        MM_SA_W_10_blk_n = MM_SA_W_10_empty_n;
    end else begin
        MM_SA_W_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op77_read_state2 == 1'b1))) begin
        MM_SA_W_10_read = 1'b1;
    end else begin
        MM_SA_W_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op78_read_state2 == 1'b1))) begin
        MM_SA_W_11_blk_n = MM_SA_W_11_empty_n;
    end else begin
        MM_SA_W_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op78_read_state2 == 1'b1))) begin
        MM_SA_W_11_read = 1'b1;
    end else begin
        MM_SA_W_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op79_read_state2 == 1'b1))) begin
        MM_SA_W_12_blk_n = MM_SA_W_12_empty_n;
    end else begin
        MM_SA_W_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op79_read_state2 == 1'b1))) begin
        MM_SA_W_12_read = 1'b1;
    end else begin
        MM_SA_W_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op80_read_state2 == 1'b1))) begin
        MM_SA_W_13_blk_n = MM_SA_W_13_empty_n;
    end else begin
        MM_SA_W_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op80_read_state2 == 1'b1))) begin
        MM_SA_W_13_read = 1'b1;
    end else begin
        MM_SA_W_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_read_state2 == 1'b1))) begin
        MM_SA_W_14_blk_n = MM_SA_W_14_empty_n;
    end else begin
        MM_SA_W_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_read_state2 == 1'b1))) begin
        MM_SA_W_14_read = 1'b1;
    end else begin
        MM_SA_W_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op82_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_15_blk_n = MM_SA_W_15_empty_n;
    end else begin
        MM_SA_W_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op82_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_15_read = 1'b1;
    end else begin
        MM_SA_W_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op68_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_1_blk_n = MM_SA_W_1_empty_n;
    end else begin
        MM_SA_W_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op68_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_1_read = 1'b1;
    end else begin
        MM_SA_W_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op69_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_2_blk_n = MM_SA_W_2_empty_n;
    end else begin
        MM_SA_W_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op69_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_2_read = 1'b1;
    end else begin
        MM_SA_W_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op70_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_3_blk_n = MM_SA_W_3_empty_n;
    end else begin
        MM_SA_W_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op70_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_3_read = 1'b1;
    end else begin
        MM_SA_W_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op71_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_4_blk_n = MM_SA_W_4_empty_n;
    end else begin
        MM_SA_W_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op71_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_4_read = 1'b1;
    end else begin
        MM_SA_W_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op72_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_5_blk_n = MM_SA_W_5_empty_n;
    end else begin
        MM_SA_W_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op72_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_5_read = 1'b1;
    end else begin
        MM_SA_W_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op73_read_state2 == 1'b1))) begin
        MM_SA_W_6_blk_n = MM_SA_W_6_empty_n;
    end else begin
        MM_SA_W_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op73_read_state2 == 1'b1))) begin
        MM_SA_W_6_read = 1'b1;
    end else begin
        MM_SA_W_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op74_read_state2 == 1'b1))) begin
        MM_SA_W_7_blk_n = MM_SA_W_7_empty_n;
    end else begin
        MM_SA_W_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op74_read_state2 == 1'b1))) begin
        MM_SA_W_7_read = 1'b1;
    end else begin
        MM_SA_W_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op75_read_state2 == 1'b1))) begin
        MM_SA_W_8_blk_n = MM_SA_W_8_empty_n;
    end else begin
        MM_SA_W_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op75_read_state2 == 1'b1))) begin
        MM_SA_W_8_read = 1'b1;
    end else begin
        MM_SA_W_8_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op76_read_state2 == 1'b1))) begin
        MM_SA_W_9_blk_n = MM_SA_W_9_empty_n;
    end else begin
        MM_SA_W_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op76_read_state2 == 1'b1))) begin
        MM_SA_W_9_read = 1'b1;
    end else begin
        MM_SA_W_9_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op67_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_blk_n = MM_SA_W_empty_n;
    end else begin
        MM_SA_W_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op67_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MM_SA_W_read = 1'b1;
    end else begin
        MM_SA_W_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln314_fu_654_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_050_phi_fu_481_p4 = Conv_SA_W_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_050_phi_fu_481_p4 = MM_SA_W_dout;
        end else begin
            ap_phi_mux_p_050_phi_fu_481_p4 = ap_phi_reg_pp0_iter1_p_050_reg_478;
        end
    end else begin
        ap_phi_mux_p_050_phi_fu_481_p4 = ap_phi_reg_pp0_iter1_p_050_reg_478;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_051_phi_fu_469_p4 = Conv_SA_W_1_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_051_phi_fu_469_p4 = MM_SA_W_1_dout;
        end else begin
            ap_phi_mux_p_051_phi_fu_469_p4 = ap_phi_reg_pp0_iter1_p_051_reg_466;
        end
    end else begin
        ap_phi_mux_p_051_phi_fu_469_p4 = ap_phi_reg_pp0_iter1_p_051_reg_466;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_052_phi_fu_493_p4 = Conv_SA_W_2_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_052_phi_fu_493_p4 = MM_SA_W_2_dout;
        end else begin
            ap_phi_mux_p_052_phi_fu_493_p4 = ap_phi_reg_pp0_iter1_p_052_reg_490;
        end
    end else begin
        ap_phi_mux_p_052_phi_fu_493_p4 = ap_phi_reg_pp0_iter1_p_052_reg_490;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_053_phi_fu_457_p4 = Conv_SA_W_3_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_053_phi_fu_457_p4 = MM_SA_W_3_dout;
        end else begin
            ap_phi_mux_p_053_phi_fu_457_p4 = ap_phi_reg_pp0_iter1_p_053_reg_454;
        end
    end else begin
        ap_phi_mux_p_053_phi_fu_457_p4 = ap_phi_reg_pp0_iter1_p_053_reg_454;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_054_phi_fu_529_p4 = Conv_SA_W_4_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_054_phi_fu_529_p4 = MM_SA_W_4_dout;
        end else begin
            ap_phi_mux_p_054_phi_fu_529_p4 = ap_phi_reg_pp0_iter1_p_054_reg_526;
        end
    end else begin
        ap_phi_mux_p_054_phi_fu_529_p4 = ap_phi_reg_pp0_iter1_p_054_reg_526;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_055_phi_fu_517_p4 = Conv_SA_W_5_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_055_phi_fu_517_p4 = MM_SA_W_5_dout;
        end else begin
            ap_phi_mux_p_055_phi_fu_517_p4 = ap_phi_reg_pp0_iter1_p_055_reg_514;
        end
    end else begin
        ap_phi_mux_p_055_phi_fu_517_p4 = ap_phi_reg_pp0_iter1_p_055_reg_514;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_056_phi_fu_541_p4 = Conv_SA_W_6_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_056_phi_fu_541_p4 = MM_SA_W_6_dout;
        end else begin
            ap_phi_mux_p_056_phi_fu_541_p4 = ap_phi_reg_pp0_iter1_p_056_reg_538;
        end
    end else begin
        ap_phi_mux_p_056_phi_fu_541_p4 = ap_phi_reg_pp0_iter1_p_056_reg_538;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_057_phi_fu_505_p4 = Conv_SA_W_7_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_057_phi_fu_505_p4 = MM_SA_W_7_dout;
        end else begin
            ap_phi_mux_p_057_phi_fu_505_p4 = ap_phi_reg_pp0_iter1_p_057_reg_502;
        end
    end else begin
        ap_phi_mux_p_057_phi_fu_505_p4 = ap_phi_reg_pp0_iter1_p_057_reg_502;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_058_phi_fu_577_p4 = Conv_SA_W_8_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_058_phi_fu_577_p4 = MM_SA_W_8_dout;
        end else begin
            ap_phi_mux_p_058_phi_fu_577_p4 = ap_phi_reg_pp0_iter1_p_058_reg_574;
        end
    end else begin
        ap_phi_mux_p_058_phi_fu_577_p4 = ap_phi_reg_pp0_iter1_p_058_reg_574;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_059_phi_fu_565_p4 = Conv_SA_W_9_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_059_phi_fu_565_p4 = MM_SA_W_9_dout;
        end else begin
            ap_phi_mux_p_059_phi_fu_565_p4 = ap_phi_reg_pp0_iter1_p_059_reg_562;
        end
    end else begin
        ap_phi_mux_p_059_phi_fu_565_p4 = ap_phi_reg_pp0_iter1_p_059_reg_562;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_060_phi_fu_589_p4 = Conv_SA_W_10_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_060_phi_fu_589_p4 = MM_SA_W_10_dout;
        end else begin
            ap_phi_mux_p_060_phi_fu_589_p4 = ap_phi_reg_pp0_iter1_p_060_reg_586;
        end
    end else begin
        ap_phi_mux_p_060_phi_fu_589_p4 = ap_phi_reg_pp0_iter1_p_060_reg_586;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_061_phi_fu_553_p4 = Conv_SA_W_11_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_061_phi_fu_553_p4 = MM_SA_W_11_dout;
        end else begin
            ap_phi_mux_p_061_phi_fu_553_p4 = ap_phi_reg_pp0_iter1_p_061_reg_550;
        end
    end else begin
        ap_phi_mux_p_061_phi_fu_553_p4 = ap_phi_reg_pp0_iter1_p_061_reg_550;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_062_phi_fu_613_p4 = Conv_SA_W_12_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_062_phi_fu_613_p4 = MM_SA_W_12_dout;
        end else begin
            ap_phi_mux_p_062_phi_fu_613_p4 = ap_phi_reg_pp0_iter1_p_062_reg_610;
        end
    end else begin
        ap_phi_mux_p_062_phi_fu_613_p4 = ap_phi_reg_pp0_iter1_p_062_reg_610;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_063_phi_fu_625_p4 = Conv_SA_W_13_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_063_phi_fu_625_p4 = MM_SA_W_13_dout;
        end else begin
            ap_phi_mux_p_063_phi_fu_625_p4 = ap_phi_reg_pp0_iter1_p_063_reg_622;
        end
    end else begin
        ap_phi_mux_p_063_phi_fu_625_p4 = ap_phi_reg_pp0_iter1_p_063_reg_622;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_p_064_phi_fu_601_p4 = Conv_SA_W_14_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_p_064_phi_fu_601_p4 = MM_SA_W_14_dout;
        end else begin
            ap_phi_mux_p_064_phi_fu_601_p4 = ap_phi_reg_pp0_iter1_p_064_reg_598;
        end
    end else begin
        ap_phi_mux_p_064_phi_fu_601_p4 = ap_phi_reg_pp0_iter1_p_064_reg_598;
    end
end

always @ (*) begin
    if ((icmp_ln314_reg_682 == 1'd0)) begin
        if ((mode_4 == 1'd1)) begin
            ap_phi_mux_temp_phi_fu_637_p4 = Conv_SA_W_15_dout;
        end else if ((mode_4 == 1'd0)) begin
            ap_phi_mux_temp_phi_fu_637_p4 = MM_SA_W_15_dout;
        end else begin
            ap_phi_mux_temp_phi_fu_637_p4 = ap_phi_reg_pp0_iter1_temp_reg_634;
        end
    end else begin
        ap_phi_mux_temp_phi_fu_637_p4 = ap_phi_reg_pp0_iter1_temp_reg_634;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_3 = 30'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_10_blk_n = fifo_SA_W_10_full_n;
    end else begin
        fifo_SA_W_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_10_write = 1'b1;
    end else begin
        fifo_SA_W_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_11_blk_n = fifo_SA_W_11_full_n;
    end else begin
        fifo_SA_W_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_11_write = 1'b1;
    end else begin
        fifo_SA_W_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_12_blk_n = fifo_SA_W_12_full_n;
    end else begin
        fifo_SA_W_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_12_write = 1'b1;
    end else begin
        fifo_SA_W_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_13_blk_n = fifo_SA_W_13_full_n;
    end else begin
        fifo_SA_W_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_13_write = 1'b1;
    end else begin
        fifo_SA_W_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_14_blk_n = fifo_SA_W_14_full_n;
    end else begin
        fifo_SA_W_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_14_write = 1'b1;
    end else begin
        fifo_SA_W_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_15_blk_n = fifo_SA_W_15_full_n;
    end else begin
        fifo_SA_W_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_15_write = 1'b1;
    end else begin
        fifo_SA_W_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_1_blk_n = fifo_SA_W_1_full_n;
    end else begin
        fifo_SA_W_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_1_write = 1'b1;
    end else begin
        fifo_SA_W_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_2_blk_n = fifo_SA_W_2_full_n;
    end else begin
        fifo_SA_W_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_2_write = 1'b1;
    end else begin
        fifo_SA_W_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_3_blk_n = fifo_SA_W_3_full_n;
    end else begin
        fifo_SA_W_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_3_write = 1'b1;
    end else begin
        fifo_SA_W_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_4_blk_n = fifo_SA_W_4_full_n;
    end else begin
        fifo_SA_W_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_4_write = 1'b1;
    end else begin
        fifo_SA_W_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_5_blk_n = fifo_SA_W_5_full_n;
    end else begin
        fifo_SA_W_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_5_write = 1'b1;
    end else begin
        fifo_SA_W_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_6_blk_n = fifo_SA_W_6_full_n;
    end else begin
        fifo_SA_W_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_6_write = 1'b1;
    end else begin
        fifo_SA_W_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_7_blk_n = fifo_SA_W_7_full_n;
    end else begin
        fifo_SA_W_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_7_write = 1'b1;
    end else begin
        fifo_SA_W_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_8_blk_n = fifo_SA_W_8_full_n;
    end else begin
        fifo_SA_W_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_8_write = 1'b1;
    end else begin
        fifo_SA_W_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_9_blk_n = fifo_SA_W_9_full_n;
    end else begin
        fifo_SA_W_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_9_write = 1'b1;
    end else begin
        fifo_SA_W_9_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_blk_n = fifo_SA_W_full_n;
    end else begin
        fifo_SA_W_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_SA_W_write = 1'b1;
    end else begin
        fifo_SA_W_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((fifo_SA_W_15_full_n == 1'b0) | (fifo_SA_W_14_full_n == 1'b0) | (fifo_SA_W_13_full_n == 1'b0) | (fifo_SA_W_12_full_n == 1'b0) | (fifo_SA_W_11_full_n == 1'b0) | (fifo_SA_W_10_full_n == 1'b0) | (fifo_SA_W_9_full_n == 1'b0) | (fifo_SA_W_8_full_n == 1'b0) | (fifo_SA_W_7_full_n == 1'b0) | (fifo_SA_W_6_full_n == 1'b0) | (fifo_SA_W_5_full_n == 1'b0) | (fifo_SA_W_4_full_n == 1'b0) | (fifo_SA_W_3_full_n == 1'b0) | (fifo_SA_W_2_full_n == 1'b0) | (fifo_SA_W_1_full_n == 1'b0) | (fifo_SA_W_full_n == 1'b0) | ((ap_predicate_op72_read_state2 == 1'b1) & (1'b0 == MM_SA_W_5_empty_n)) | ((ap_predicate_op71_read_state2 == 1'b1) & (1'b0 == MM_SA_W_4_empty_n)) | ((ap_predicate_op70_read_state2 == 1'b1) & (1'b0 == MM_SA_W_3_empty_n)) | ((ap_predicate_op69_read_state2 == 1'b1) & (1'b0 == MM_SA_W_2_empty_n)) | ((ap_predicate_op68_read_state2 == 1'b1) & (1'b0 == MM_SA_W_1_empty_n)) | ((ap_predicate_op67_read_state2 == 1'b1) & (1'b0 == MM_SA_W_empty_n)) | ((ap_predicate_op99_read_state2 == 1'b1) & (1'b0 == Conv_SA_W_15_empty_n)) | ((ap_predicate_op98_read_state2 
    == 1'b1) & (1'b0 == Conv_SA_W_14_empty_n)) | ((ap_predicate_op97_read_state2 == 1'b1) & (1'b0 == Conv_SA_W_13_empty_n)) | ((ap_predicate_op96_read_state2 == 1'b1) & (1'b0 == Conv_SA_W_12_empty_n)) | ((ap_predicate_op95_read_state2 == 1'b1) & (1'b0 == Conv_SA_W_11_empty_n)) | ((ap_predicate_op94_read_state2 == 1'b1) & (1'b0 == Conv_SA_W_10_empty_n)) | ((ap_predicate_op93_read_state2 == 1'b1) & (1'b0 == Conv_SA_W_9_empty_n)) | ((ap_predicate_op92_read_state2 == 1'b1) & (1'b0 == Conv_SA_W_8_empty_n)) | ((1'b0 == Conv_SA_W_7_empty_n) & (ap_predicate_op91_read_state2 == 1'b1)) | ((1'b0 == Conv_SA_W_6_empty_n) & (ap_predicate_op90_read_state2 == 1'b1)) | ((1'b0 == Conv_SA_W_5_empty_n) & (ap_predicate_op89_read_state2 == 1'b1)) | ((1'b0 == Conv_SA_W_4_empty_n) & (ap_predicate_op88_read_state2 == 1'b1)) | ((1'b0 == Conv_SA_W_3_empty_n) & (ap_predicate_op87_read_state2 == 1'b1)) | ((1'b0 == Conv_SA_W_2_empty_n) & (ap_predicate_op86_read_state2 == 1'b1)) | ((1'b0 == Conv_SA_W_1_empty_n) & (ap_predicate_op85_read_state2 
    == 1'b1)) | ((1'b0 == Conv_SA_W_empty_n) & (ap_predicate_op84_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_15_empty_n) & (ap_predicate_op82_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_14_empty_n) & (ap_predicate_op81_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_13_empty_n) & (ap_predicate_op80_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_12_empty_n) & (ap_predicate_op79_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_11_empty_n) & (ap_predicate_op78_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_10_empty_n) & (ap_predicate_op77_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_9_empty_n) & (ap_predicate_op76_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_8_empty_n) & (ap_predicate_op75_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_7_empty_n) & (ap_predicate_op74_read_state2 == 1'b1)) | ((1'b0 == MM_SA_W_6_empty_n) & (ap_predicate_op73_read_state2 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter1_p_050_reg_478 = 'bx;

assign ap_phi_reg_pp0_iter1_p_051_reg_466 = 'bx;

assign ap_phi_reg_pp0_iter1_p_052_reg_490 = 'bx;

assign ap_phi_reg_pp0_iter1_p_053_reg_454 = 'bx;

assign ap_phi_reg_pp0_iter1_p_054_reg_526 = 'bx;

assign ap_phi_reg_pp0_iter1_p_055_reg_514 = 'bx;

assign ap_phi_reg_pp0_iter1_p_056_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter1_p_057_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter1_p_058_reg_574 = 'bx;

assign ap_phi_reg_pp0_iter1_p_059_reg_562 = 'bx;

assign ap_phi_reg_pp0_iter1_p_060_reg_586 = 'bx;

assign ap_phi_reg_pp0_iter1_p_061_reg_550 = 'bx;

assign ap_phi_reg_pp0_iter1_p_062_reg_610 = 'bx;

assign ap_phi_reg_pp0_iter1_p_063_reg_622 = 'bx;

assign ap_phi_reg_pp0_iter1_p_064_reg_598 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_reg_634 = 'bx;

always @ (*) begin
    ap_predicate_op67_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op68_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op69_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op70_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op71_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op72_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op74_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op77_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op79_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op80_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_read_state2 = ((mode_4 == 1'd0) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op84_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op85_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op88_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op89_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op95_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_read_state2 = ((mode_4 == 1'd1) & (icmp_ln314_reg_682 == 1'd0));
end

assign fifo_SA_W_10_din = ap_phi_mux_p_060_phi_fu_589_p4;

assign fifo_SA_W_11_din = ap_phi_mux_p_061_phi_fu_553_p4;

assign fifo_SA_W_12_din = ap_phi_mux_p_062_phi_fu_613_p4;

assign fifo_SA_W_13_din = ap_phi_mux_p_063_phi_fu_625_p4;

assign fifo_SA_W_14_din = ap_phi_mux_p_064_phi_fu_601_p4;

assign fifo_SA_W_15_din = ap_phi_mux_temp_phi_fu_637_p4;

assign fifo_SA_W_1_din = ap_phi_mux_p_051_phi_fu_469_p4;

assign fifo_SA_W_2_din = ap_phi_mux_p_052_phi_fu_493_p4;

assign fifo_SA_W_3_din = ap_phi_mux_p_053_phi_fu_457_p4;

assign fifo_SA_W_4_din = ap_phi_mux_p_054_phi_fu_529_p4;

assign fifo_SA_W_5_din = ap_phi_mux_p_055_phi_fu_517_p4;

assign fifo_SA_W_6_din = ap_phi_mux_p_056_phi_fu_541_p4;

assign fifo_SA_W_7_din = ap_phi_mux_p_057_phi_fu_505_p4;

assign fifo_SA_W_8_din = ap_phi_mux_p_058_phi_fu_577_p4;

assign fifo_SA_W_9_din = ap_phi_mux_p_059_phi_fu_565_p4;

assign fifo_SA_W_din = ap_phi_mux_p_050_phi_fu_481_p4;

assign i_4_fu_660_p2 = (ap_sig_allocacmp_i_3 + 30'd1);

assign icmp_ln314_fu_654_p2 = ((ap_sig_allocacmp_i_3 == num_w_sa) ? 1'b1 : 1'b0);

endmodule //top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1
