// Chip Core Module
// Generated by sram-forge
// Chip: {{ chip.name }}
{% if chip.description %}// {{ chip.description }}{% endif %}

// This module wraps the SRAM array and provides the core interface
// Connect this to IO pads via chip_top module

module {{ chip.name }}_core (
    input  wire                    clk,
    input  wire                    rst_n,
    input  wire                    ce_n,      // Chip enable (active low)
    input  wire                    we_n,      // Write enable (active low)
    input  wire [{{ addr_bits - 1 }}:0]       addr,      // Address bus
    input  wire [{{ data_width - 1 }}:0]        din,       // Data input
    output wire [{{ data_width - 1 }}:0]        dout       // Data output
{% if config.interface.unified_bus.write_mask %}
    ,input wire [{{ data_width - 1 }}:0]        wem_n      // Write mask (active low)
{% endif %}
);

    // Instantiate SRAM array
    {{ chip.name }}_sram_array u_sram_array (
        .clk(clk),
        .rst_n(rst_n),
        .ce_n(ce_n),
        .we_n(we_n),
        .addr(addr),
        .din(din),
        .dout(dout)
{% if config.interface.unified_bus.write_mask %}
        ,.wem_n(wem_n)
{% endif %}
    );

endmodule
