-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_raw_src_rotate.vhd
-- Created: 2024-08-31 20:20:58
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_raw_src_rotate
-- Source Path: HDLTx/full_tx/full_ofdm_modulator/enabled_qam_and_scrambler/constellation_scrambler/rotate
-- Hierarchy Level: 4
-- Model version: 4.99
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_raw_src_rotate IS
  PORT( s2                                :   IN    std_logic;
        s1                                :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_in_im                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_out_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_out_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
        );
END full_tx_raw_src_rotate;


ARCHITECTURE rtl OF full_tx_raw_src_rotate IS

  -- Signals
  SIGNAL Bit_Concat_out1                  : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL data_in_re_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_in_im_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Unary_Minus1_cast                : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus1_cast_1              : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus1_out1                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Unary_Minus_cast                 : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus_cast_1               : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus_out1                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Unary_Minus3_cast                : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus3_cast_1              : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus3_out1                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Unary_Minus2_cast                : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus2_cast_1              : signed(16 DOWNTO 0);  -- sfix17_En14
  SIGNAL Unary_Minus2_out1                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Multiport_Switch_out1_re         : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Multiport_Switch_out1_im         : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  Bit_Concat_out1 <= unsigned'(s2 & s1);

  data_in_re_signed <= signed(data_in_re);

  data_in_im_signed <= signed(data_in_im);

  Unary_Minus1_cast <= resize(data_in_im_signed, 17);
  Unary_Minus1_cast_1 <=  - (Unary_Minus1_cast);
  Unary_Minus1_out1 <= Unary_Minus1_cast_1(15 DOWNTO 0);

  Unary_Minus_cast <= resize(data_in_re_signed, 17);
  Unary_Minus_cast_1 <=  - (Unary_Minus_cast);
  Unary_Minus_out1 <= Unary_Minus_cast_1(15 DOWNTO 0);

  Unary_Minus3_cast <= resize(data_in_im_signed, 17);
  Unary_Minus3_cast_1 <=  - (Unary_Minus3_cast);
  Unary_Minus3_out1 <= Unary_Minus3_cast_1(15 DOWNTO 0);

  Unary_Minus2_cast <= resize(data_in_re_signed, 17);
  Unary_Minus2_cast_1 <=  - (Unary_Minus2_cast);
  Unary_Minus2_out1 <= Unary_Minus2_cast_1(15 DOWNTO 0);

  
  Multiport_Switch_out1_re <= data_in_re_signed WHEN Bit_Concat_out1 = to_unsigned(16#0#, 2) ELSE
      Unary_Minus1_out1 WHEN Bit_Concat_out1 = to_unsigned(16#1#, 2) ELSE
      Unary_Minus_out1 WHEN Bit_Concat_out1 = to_unsigned(16#2#, 2) ELSE
      data_in_im_signed;
  
  Multiport_Switch_out1_im <= data_in_im_signed WHEN Bit_Concat_out1 = to_unsigned(16#0#, 2) ELSE
      data_in_re_signed WHEN Bit_Concat_out1 = to_unsigned(16#1#, 2) ELSE
      Unary_Minus3_out1 WHEN Bit_Concat_out1 = to_unsigned(16#2#, 2) ELSE
      Unary_Minus2_out1;

  data_out_re <= std_logic_vector(Multiport_Switch_out1_re);

  data_out_im <= std_logic_vector(Multiport_Switch_out1_im);

END rtl;

