// Seed: 1330149005
module module_0 (
    input wand id_0,
    input tri  id_1,
    input wand id_2
);
  wand id_4;
  assign id_4 = 1;
  wire id_5;
  assign id_5 = id_1;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output wand id_2,
    input logic id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wand id_7
);
  module_0(
      id_6, id_5, id_5
  );
  reg id_9, id_10, id_11;
  wire  id_12;
  uwire id_13;
  always begin
    id_9  <= id_3;
    id_11 <= 1 ? "" : 1'd0;
    id_2 = id_13#(.id_12(1)) ^ id_9 ^ id_4;
    id_2 = 1'b0;
    id_0 = 1;
  end
  task id_14;
    disable id_15;
  endtask
  reg id_16 = id_11;
endmodule
