Warning (10268): Verilog HDL information at DA_PARAMETER_CTRL.v(117): always construct contains both blocking and non-blocking assignments File: E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v Line: 117
