;redcode
;assert 1
	SPL 0, <-2
	CMP -6, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @2
	SPL 100
	SUB -7, <-420
	SUB <100, @2
	SUB <100, @2
	SUB <100, @2
	JMN 300, 90
	SUB -7, <-20
	SUB 12, @10
	MOV #-0, <-20
	SUB 12, @10
	MOV -7, <-20
	SUB 12, @10
	DJN -1, @-20
	SUB -7, <-20
	SUB -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 100
	SUB @127, 100
	DJN 130, 9
	SPL 0, <-3
	SUB @127, 106
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	JMN 0, #0
	DJN -1, @-20
	SUB @121, 103
	SUB 12, @10
	MOV #-0, <-20
	SUB 15, @10
	ADD 10, 48
	DJN -1, @-20
	SUB 0, -2
	DJN -1, @-20
	SUB -7, <-20
	SPL 0, <-3
	MOV -1, <-20
	SPL 0, <-3
	MOV -1, <-20
	SPL 0, <-3
	SPL 0, <-3
	SUB @121, 103
	SUB @121, 103
	JMN @12, #200
	MOV -7, <-20
	DJN -1, @-20
