program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = -3; hw_input_global_wrapper_s0_y < 61; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = -3; hw_input_global_wrapper_s0_x < 61; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 1] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 2] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2])
    }
  }
  for (int gray_s0_y = -3; gray_s0_y < 61; gray_s0_y++) {
    for (int gray_s0_x = -3; gray_s0_x < 61; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[(gray_s0_y + 3), (gray_s0_x + 3)] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 1], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 2], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3), (reciprocal_s0_x + 3)])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil[blur_unnormalized_s0_y, blur_unnormalized_s0_x] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 2), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 5)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 3), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 4), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 1)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 5), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 2)])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y, sharpen_s0_x] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x], gray_stencil[(sharpen_s0_y + 3), (sharpen_s0_x + 3)])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y, ratio_s0_x] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y, ratio_s0_x], sharpen_stencil[ratio_s0_y, ratio_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 0], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 1], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 2], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Is rate matchable
reduced kernel : blur_unnormalized_stencil
insert kernel: blur_unnormalized_s0_y to producer buffer: blur_unnormalized_stencil
insert kernel: blur_unnormalized_s1_y to producer buffer: blur_unnormalized_stencil
insert kernel: gray_s0_y to producer buffer: gray_stencil
insert kernel: hw_input_global_wrapper_s0_y to producer buffer: hw_input_global_wrapper_stencil
insert kernel: hw_output_s0_y_yi to producer buffer: hw_output_stencil_clkwrk_3
insert kernel: hw_output_s0_y_yi to producer buffer: hw_output_stencil_clkwrk_4
insert kernel: hw_output_s0_y_yi to producer buffer: hw_output_stencil_clkwrk_5
insert kernel: ratio_s0_y to producer buffer: ratio_stencil
insert kernel: reciprocal_s0_y to producer buffer: reciprocal_stencil
insert kernel: sharpen_s0_y to producer buffer: sharpen_stencil
Producer kernels...
  blur_unnormalized_stencil -> blur_unnormalized_s0_y blur_unnormalized_s1_y 
    MULTIPLE PRODUCERS
  gray_stencil -> gray_s0_y 
  hw_input_global_wrapper_stencil -> hw_input_global_wrapper_s0_y 
  hw_output_stencil_clkwrk_3 -> hw_output_s0_y_yi 
  hw_output_stencil_clkwrk_4 -> hw_output_s0_y_yi 
  hw_output_stencil_clkwrk_5 -> hw_output_s0_y_yi 
  ratio_stencil -> ratio_s0_y 
  reciprocal_stencil -> reciprocal_s0_y 
  sharpen_stencil -> sharpen_s0_y 
blur_unnormalized_stencil has 2 producers
  blur_unnormalized_s0_y
  blur_unnormalized_s1_y
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = -3; hw_input_global_wrapper_s0_y < 61; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = -3; hw_input_global_wrapper_s0_x < 61; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 1] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 2] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2])
    }
  }
  for (int gray_s0_y = -3; gray_s0_y < 61; gray_s0_y++) {
    for (int gray_s0_x = -3; gray_s0_x < 61; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[(gray_s0_y + 3), (gray_s0_x + 3)] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 1], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 2], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3), (reciprocal_s0_x + 3)])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil[blur_unnormalized_s0_y, blur_unnormalized_s0_x] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 2), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 5)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 3), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 4), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 1)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 5), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 2)])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y, sharpen_s0_x] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x], gray_stencil[(sharpen_s0_y + 3), (sharpen_s0_x + 3)])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y, ratio_s0_x] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y, ratio_s0_x], sharpen_stencil[ratio_s0_y, ratio_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 0], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 1], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 2], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
blur_unnormalized_stencil has 2 producers
  blur_unnormalized_s0_y
  blur_unnormalized_s1_y
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = -3; hw_input_global_wrapper_s0_y < 61; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = -3; hw_input_global_wrapper_s0_x < 61; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 1] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 2] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2])
    }
  }
  for (int gray_s0_y = -3; gray_s0_y < 61; gray_s0_y++) {
    for (int gray_s0_x = -3; gray_s0_x < 61; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[(gray_s0_y + 3), (gray_s0_x + 3)] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 1], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 2], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3), (reciprocal_s0_x + 3)])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil[blur_unnormalized_s0_y, blur_unnormalized_s0_x] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 2), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 5)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 3), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 4), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 1)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 5), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 2)])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y, sharpen_s0_x] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x], gray_stencil[(sharpen_s0_y + 3), (sharpen_s0_x + 3)])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y, ratio_s0_x] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y, ratio_s0_x], sharpen_stencil[ratio_s0_y, ratio_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 0], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 1], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 2], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Multi-write buffers
  blur_unnormalized_stencil
Built initializer / update maps
  # multi_write buffers = 1
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = -3; hw_input_global_wrapper_s0_y < 61; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = -3; hw_input_global_wrapper_s0_x < 61; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 1] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 2] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2])
    }
  }
  for (int gray_s0_y = -3; gray_s0_y < 61; gray_s0_y++) {
    for (int gray_s0_x = -3; gray_s0_x < 61; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[(gray_s0_y + 3), (gray_s0_x + 3)] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 1], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 2], hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3), (reciprocal_s0_x + 3)])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 2), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 5)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 3), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 4), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 1)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 5), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 2)])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y, sharpen_s0_x] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x], gray_stencil[(sharpen_s0_y + 3), (sharpen_s0_x + 3)])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y, ratio_s0_x] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y, ratio_s0_x], sharpen_stencil[ratio_s0_y, ratio_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 0], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 1], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 2], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Unoptimized schedule...
  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
{
  for (int c3 = -3; c3 <= 60; c3 += 1)
    for (int c5 = -3; c5 <= 60; c5 += 1) {
      op_hcompute_hw_input_global_wrapper_stencil(0, c3, c5);
      op_hcompute_hw_input_global_wrapper_stencil_1(0, c3, c5);
      op_hcompute_hw_input_global_wrapper_stencil_2(0, c3, c5);
    }
  for (int c3 = -3; c3 <= 60; c3 += 1)
    for (int c5 = -3; c5 <= 60; c5 += 1)
      op_hcompute_gray_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 57; c3 += 1)
    for (int c5 = 0; c5 <= 57; c5 += 1)
      op_hcompute_reciprocal_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 57; c3 += 1)
    for (int c5 = 0; c5 <= 57; c5 += 1)
      op_hcompute_blur_unnormalized_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 57; c3 += 1)
    for (int c5 = 0; c5 <= 57; c5 += 1)
      op_hcompute_blur_unnormalized_stencil_1(0, c3, c5);
  for (int c3 = 0; c3 <= 57; c3 += 1)
    for (int c5 = 0; c5 <= 57; c5 += 1)
      op_hcompute_sharpen_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 57; c3 += 1)
    for (int c5 = 0; c5 <= 57; c5 += 1)
      op_hcompute_ratio_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 57; c3 += 1)
    for (int c5 = 0; c5 <= 57; c5 += 1) {
      op_hcompute_hw_output_stencil(0, c3, c5);
      op_hcompute_hw_output_stencil_1(0, c3, c5);
      op_hcompute_hw_output_stencil_2(0, c3, c5);
    }
}
Creating ports for op: sharpen_stencil
cond = { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] }
	Adding output port: sharpen_stencil_op_hcompute_sharpen_stencil_0
		Consumed: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
current out port name: 
	sharpen_stencil_op_hcompute_sharpen_stencil_0
Creating ports for op: blur_unnormalized_stencil
cond = { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] }
	Adding output port: blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
		Consumed: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_sharpen_stencil
  other_dspace_id = op_hcompute_sharpen_stencil
  Schedule domain set: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  Domain set from prg: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  ITS: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
ITS      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
Creating ports for op: gray_stencil
cond = { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[(sharpen_s0_y + 3), (sharpen_s0_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_sharpen_stencil_2
		Consumed: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[3 + sharpen_s0_y, 3 + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_sharpen_stencil
  other_dspace_id = op_hcompute_sharpen_stencil
  Schedule domain set: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  Domain set from prg: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  ITS: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
ITS      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_sharpen_stencil_2
Creating ports for op: reciprocal_stencil
cond = { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] }
	Adding output port: reciprocal_stencil_op_hcompute_reciprocal_stencil_3
		Consumed: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
current out port name: 
	reciprocal_stencil_op_hcompute_reciprocal_stencil_3
cond = { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[(reciprocal_s0_y + 3), (reciprocal_s0_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_reciprocal_stencil_4
		Consumed: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[3 + reciprocal_s0_y, 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_reciprocal_stencil
  other_dspace_id = op_hcompute_reciprocal_stencil
  Schedule domain set: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  Domain set from prg: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  ITS: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
ITS      : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
Creating ports for op: ratio_stencil
cond = { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] }
	Adding output port: ratio_stencil_op_hcompute_ratio_stencil_5
		Consumed: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_ratio_stencil_5
cond = { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] }
	Adding output port: reciprocal_stencil_op_hcompute_ratio_stencil_6
		Consumed: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_ratio_stencil
  other_dspace_id = op_hcompute_ratio_stencil
  Schedule domain set: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Domain set from prg: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  ITS: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
ITS      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
current out port name: 
	reciprocal_stencil_op_hcompute_ratio_stencil_6
cond = { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] }
	Adding output port: sharpen_stencil_op_hcompute_ratio_stencil_7
		Consumed: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_ratio_stencil
  other_dspace_id = op_hcompute_ratio_stencil
  Schedule domain set: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Domain set from prg: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  ITS: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
ITS      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
current out port name: 
	sharpen_stencil_op_hcompute_ratio_stencil_7
Creating ports for op: hw_output_stencil_clkwrk_5
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 2] }
	Adding output port: hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_8
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_8
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi, 3 + hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_2
  other_dspace_id = op_hcompute_hw_output_stencil_2
  Schedule domain set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  ITS: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
ITS      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: ratio_stencil_op_hcompute_hw_output_stencil_2_10
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_2
  other_dspace_id = op_hcompute_hw_output_stencil_2
  Schedule domain set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  ITS: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
ITS      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_hw_output_stencil_2_10
Creating ports for op: hw_output_stencil_clkwrk_4
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 1] }
	Adding output port: hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_11
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_11
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi, 3 + hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_1
  other_dspace_id = op_hcompute_hw_output_stencil_1
  Schedule domain set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  ITS: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
ITS      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: ratio_stencil_op_hcompute_hw_output_stencil_1_13
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_1
  other_dspace_id = op_hcompute_hw_output_stencil_1
  Schedule domain set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  ITS: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
ITS      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_hw_output_stencil_1_13	ratio_stencil_op_hcompute_hw_output_stencil_2_10
Creating ports for op: hw_output_stencil_clkwrk_3
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] }
	Adding output port: hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_14
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_14
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi, 3 + hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: ratio_stencil_op_hcompute_hw_output_stencil_16
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_hw_output_stencil_16	ratio_stencil_op_hcompute_hw_output_stencil_1_13	ratio_stencil_op_hcompute_hw_output_stencil_2_10
cond = { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[3 + hw_input_global_wrapper_s0_y, 3 + hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Creating ports for op: hw_input_stencil_clkwrk_2
cond = { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] }
	Adding output port: hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_18
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil_2
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil_2
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
current out port name: 
	hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_18
cond = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[3 + hw_input_global_wrapper_s0_y, 3 + hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Creating ports for op: hw_input_stencil_clkwrk_1
cond = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] }
	Adding output port: hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_20
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil_1
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil_1
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
current out port name: 
	hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_20
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[(hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[3 + hw_input_global_wrapper_s0_y, 3 + hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Creating ports for op: hw_input_stencil_clkwrk_0
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] }
	Adding output port: hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_22
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60 }
current out port name: 
	hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_22
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> gray_stencil[(gray_s0_y + 3), (gray_s0_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_gray_stencil_23
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[3 + gray_s0_y, 3 + gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
current out port name: 
	gray_stencil_op_hcompute_gray_stencil_23
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[3 + gray_s0_y, 3 + gray_s0_x, 1] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_gray_stencil
  other_dspace_id = op_hcompute_gray_stencil
  Schedule domain set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
  Domain set from prg: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
  ITS: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
ITS      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[3 + gray_s0_y, 3 + gray_s0_x, 2] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_gray_stencil
  other_dspace_id = op_hcompute_gray_stencil
  Schedule domain set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
  Domain set from prg: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
  ITS: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
ITS      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[(gray_s0_y + 3), (gray_s0_x + 3), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[3 + gray_s0_y, 3 + gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_gray_stencil
  other_dspace_id = op_hcompute_gray_stencil
  Schedule domain set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
  Domain set from prg: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
  ITS: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
ITS      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] }
	Adding output port: blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
Creating ports for op: blur_unnormalized_stencil_clkwrk_dsa6
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] }
	Adding output port: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 4)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 5)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 6)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2), blur_unnormalized_s1_x] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 1)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 2)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 4)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 5)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 1)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 6)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3), blur_unnormalized_s1_x] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 1)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 2)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 4)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 5)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 6)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4), blur_unnormalized_s1_x] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 1)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 2)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 2)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 4)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 5)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 6)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5), blur_unnormalized_s1_x] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 1)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 2)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 4)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 5)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 6)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 1)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 2)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 3)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 5)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 4)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 4)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 5)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1), blur_unnormalized_s1_x] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 1)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 2)] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [0, 0, 3, blur_unnormalized_s0_y, 0, blur_unnormalized_s0_x, 0] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 1] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [0, 0, 6, ratio_s0_y, 0, ratio_s0_x, 0] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [0, 0, 2, reciprocal_s0_y, 0, reciprocal_s0_x, 0] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 2] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [0, 0, 1, gray_s0_y, 0, gray_s0_x, 0] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [0, 0, 5, sharpen_s0_y, 0, sharpen_s0_x, 0] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 7, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : -3 <= gray_s0_y <= 60 and -3 <= gray_s0_x <= 60; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : -3 <= hw_input_global_wrapper_s0_y <= 60 and -3 <= hw_input_global_wrapper_s0_x <= 60; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [0, 0, 4, blur_unnormalized_s1_y, 0, blur_unnormalized_s1_x, 0] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] }
	Adding output port: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
		Consumed: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
generating banks for buffer: blur_unnormalized_stencil
getting rddom
rddom = { blur_unnormalized_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Adding bank between blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27 and blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
Done generating register-file style banks for blur_unnormalized_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: blur_unnormalized_stencil_all_inputs_to_all_outputs
	input: 
    blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
	 output: 
    blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
extracting box from { blur_unnormalized_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
extracting box from { blur_unnormalized_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Input port:blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27, Get ram string: (((1*blur_unnormalized_s1_y)) - 0) * 1 + (((1*blur_unnormalized_s1_x)) - 0) * 58
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(sharpen_s0_y)] }
cg = (((1*sharpen_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(57 - sharpen_s0_y)] }
cg = (((57 + -1*sharpen_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(sharpen_s0_x)] }
cg = (((1*sharpen_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(57 - sharpen_s0_x)] }
cg = (((57 + -1*sharpen_s0_x)) >= 0)
generating banks for buffer: blur_unnormalized_stencil_clkwrk_dsa6
getting rddom
rddom = { blur_unnormalized_stencil_clkwrk_dsa6[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Adding bank between blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74 and blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
Done generating register-file style banks for blur_unnormalized_stencil_clkwrk_dsa6, bank list size = 1
  after banking there are 1 banks
  Bank name: blur_unnormalized_stencil_clkwrk_dsa6_all_inputs_to_all_outputs
	input: 
    blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
	 output: 
    blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
extracting box from { blur_unnormalized_stencil_clkwrk_dsa6[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
extracting box from { blur_unnormalized_stencil_clkwrk_dsa6[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [(blur_unnormalized_s0_y)] }
cg = (((1*blur_unnormalized_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [(57 - blur_unnormalized_s0_y)] }
cg = (((57 + -1*blur_unnormalized_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [(blur_unnormalized_s0_x)] }
cg = (((1*blur_unnormalized_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [(57 - blur_unnormalized_s0_x)] }
cg = (((57 + -1*blur_unnormalized_s0_x)) >= 0)
Input port:blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74, Get ram string: (((1*blur_unnormalized_s0_y)) - 0) * 1 + (((1*blur_unnormalized_s0_x)) - 0) * 58
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
generating banks for buffer: gray_stencil
getting rddom
rddom = { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_reciprocal_stencil_4
Adding bank between gray_stencil_op_hcompute_gray_stencil_23 and gray_stencil_op_hcompute_sharpen_stencil_2
Done generating register-file style banks for gray_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: gray_stencil_all_inputs_to_all_outputs
	input: 
    gray_stencil_op_hcompute_gray_stencil_23
	 output: 
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
    gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
    gray_stencil_op_hcompute_reciprocal_stencil_4
    gray_stencil_op_hcompute_sharpen_stencil_2
extracting box from { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
extracting box from { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_y)] }
cg = (((3 + 1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_y)] }
cg = (((60 + -1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_x)] }
cg = (((3 + 1*gray_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_x)] }
cg = (((60 + -1*gray_s0_x)) >= 0)
Input port:gray_stencil_op_hcompute_gray_stencil_23, Get ram string: (((3 + 1*gray_s0_y)) - 0) * 1 + (((3 + 1*gray_s0_x)) - 0) * 64
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_y)] }
cg = (((1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_y)] }
cg = (((57 + -1*blur_unnormalized_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
cg = (((1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [(57 - blur_unnormalized_s1_x)] }
cg = (((57 + -1*blur_unnormalized_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(reciprocal_s0_y)] }
cg = (((1*reciprocal_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(57 - reciprocal_s0_y)] }
cg = (((57 + -1*reciprocal_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(reciprocal_s0_x)] }
cg = (((1*reciprocal_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(57 - reciprocal_s0_x)] }
cg = (((57 + -1*reciprocal_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(sharpen_s0_y)] }
cg = (((1*sharpen_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(57 - sharpen_s0_y)] }
cg = (((57 + -1*sharpen_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(sharpen_s0_x)] }
cg = (((1*sharpen_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(57 - sharpen_s0_x)] }
cg = (((57 + -1*sharpen_s0_x)) >= 0)
generating banks for buffer: hw_input_global_wrapper_stencil
getting rddom
rddom = { hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 and hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 and hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Done generating register-file style banks for hw_input_global_wrapper_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: hw_input_global_wrapper_stencil_all_inputs_to_all_outputs
	input: 
    hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
    hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
    hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
	 output: 
    hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
    hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
    hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
    hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
    hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
    hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
extracting box from { hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
extracting box from { hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(3 + hw_input_global_wrapper_s0_y)] }
cg = (((3 + 1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(60 - hw_input_global_wrapper_s0_y)] }
cg = (((60 + -1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(3 + hw_input_global_wrapper_s0_x)] }
cg = (((3 + 1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(60 - hw_input_global_wrapper_s0_x)] }
cg = (((60 + -1*hw_input_global_wrapper_s0_x)) >= 0)
Input port:hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19, Get ram string: (((3 + 1*hw_input_global_wrapper_s0_y)) - 0) * 1 + (((3 + 1*hw_input_global_wrapper_s0_x)) - 0) * 64 + (((1)) - 0) * 4096
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(3 + hw_input_global_wrapper_s0_y)] }
cg = (((3 + 1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(60 - hw_input_global_wrapper_s0_y)] }
cg = (((60 + -1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(3 + hw_input_global_wrapper_s0_x)] }
cg = (((3 + 1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(60 - hw_input_global_wrapper_s0_x)] }
cg = (((60 + -1*hw_input_global_wrapper_s0_x)) >= 0)
Input port:hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21, Get ram string: (((3 + 1*hw_input_global_wrapper_s0_y)) - 0) * 1 + (((3 + 1*hw_input_global_wrapper_s0_x)) - 0) * 64 + (0 - 0) * 4096
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(3 + hw_input_global_wrapper_s0_y)] }
cg = (((3 + 1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(60 - hw_input_global_wrapper_s0_y)] }
cg = (((60 + -1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(3 + hw_input_global_wrapper_s0_x)] }
cg = (((3 + 1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(60 - hw_input_global_wrapper_s0_x)] }
cg = (((60 + -1*hw_input_global_wrapper_s0_x)) >= 0)
Input port:hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17, Get ram string: (((3 + 1*hw_input_global_wrapper_s0_y)) - 0) * 1 + (((3 + 1*hw_input_global_wrapper_s0_x)) - 0) * 64 + (((2)) - 0) * 4096
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_y)] }
cg = (((3 + 1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_y)] }
cg = (((60 + -1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_x)] }
cg = (((3 + 1*gray_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_x)] }
cg = (((60 + -1*gray_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_y)] }
cg = (((3 + 1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_y)] }
cg = (((60 + -1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_x)] }
cg = (((3 + 1*gray_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_x)] }
cg = (((60 + -1*gray_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_y)] }
cg = (((3 + 1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_y)] }
cg = (((60 + -1*gray_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(3 + gray_s0_x)] }
cg = (((3 + 1*gray_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [(60 - gray_s0_x)] }
cg = (((60 + -1*gray_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_y_yi)] }
cg = (((57 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_x_xi)] }
cg = (((57 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_y_yi)] }
cg = (((57 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_x_xi)] }
cg = (((57 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_y_yi)] }
cg = (((57 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_x_xi)] }
cg = (((57 + -1*hw_output_s0_x_xi)) >= 0)
generating banks for buffer: ratio_stencil
getting rddom
rddom = { ratio_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Adding bank between ratio_stencil_op_hcompute_ratio_stencil_5 and ratio_stencil_op_hcompute_hw_output_stencil_16
Adding bank between ratio_stencil_op_hcompute_ratio_stencil_5 and ratio_stencil_op_hcompute_hw_output_stencil_1_13
Adding bank between ratio_stencil_op_hcompute_ratio_stencil_5 and ratio_stencil_op_hcompute_hw_output_stencil_2_10
Done generating register-file style banks for ratio_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: ratio_stencil_all_inputs_to_all_outputs
	input: 
    ratio_stencil_op_hcompute_ratio_stencil_5
	 output: 
    ratio_stencil_op_hcompute_hw_output_stencil_16
    ratio_stencil_op_hcompute_hw_output_stencil_1_13
    ratio_stencil_op_hcompute_hw_output_stencil_2_10
extracting box from { ratio_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
extracting box from { ratio_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(ratio_s0_y)] }
cg = (((1*ratio_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(57 - ratio_s0_y)] }
cg = (((57 + -1*ratio_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(ratio_s0_x)] }
cg = (((1*ratio_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(57 - ratio_s0_x)] }
cg = (((57 + -1*ratio_s0_x)) >= 0)
Input port:ratio_stencil_op_hcompute_ratio_stencil_5, Get ram string: (((1*ratio_s0_y)) - 0) * 1 + (((1*ratio_s0_x)) - 0) * 58
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_y_yi)] }
cg = (((57 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_x_xi)] }
cg = (((57 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_y_yi)] }
cg = (((57 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_x_xi)] }
cg = (((57 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_y_yi)] }
cg = (((57 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(57 - hw_output_s0_x_xi)] }
cg = (((57 + -1*hw_output_s0_x_xi)) >= 0)
generating banks for buffer: reciprocal_stencil
getting rddom
rddom = { reciprocal_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Adding bank between reciprocal_stencil_op_hcompute_reciprocal_stencil_3 and reciprocal_stencil_op_hcompute_ratio_stencil_6
Done generating register-file style banks for reciprocal_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: reciprocal_stencil_all_inputs_to_all_outputs
	input: 
    reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	 output: 
    reciprocal_stencil_op_hcompute_ratio_stencil_6
extracting box from { reciprocal_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
extracting box from { reciprocal_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(reciprocal_s0_y)] }
cg = (((1*reciprocal_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(57 - reciprocal_s0_y)] }
cg = (((57 + -1*reciprocal_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(reciprocal_s0_x)] }
cg = (((1*reciprocal_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [(57 - reciprocal_s0_x)] }
cg = (((57 + -1*reciprocal_s0_x)) >= 0)
Input port:reciprocal_stencil_op_hcompute_reciprocal_stencil_3, Get ram string: (((1*reciprocal_s0_y)) - 0) * 1 + (((1*reciprocal_s0_x)) - 0) * 58
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(ratio_s0_y)] }
cg = (((1*ratio_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(57 - ratio_s0_y)] }
cg = (((57 + -1*ratio_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(ratio_s0_x)] }
cg = (((1*ratio_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(57 - ratio_s0_x)] }
cg = (((57 + -1*ratio_s0_x)) >= 0)
generating banks for buffer: sharpen_stencil
getting rddom
rddom = { sharpen_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Adding bank between sharpen_stencil_op_hcompute_sharpen_stencil_0 and sharpen_stencil_op_hcompute_ratio_stencil_7
Done generating register-file style banks for sharpen_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: sharpen_stencil_all_inputs_to_all_outputs
	input: 
    sharpen_stencil_op_hcompute_sharpen_stencil_0
	 output: 
    sharpen_stencil_op_hcompute_ratio_stencil_7
extracting box from { sharpen_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
extracting box from { sharpen_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(sharpen_s0_y)] }
cg = (((1*sharpen_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(57 - sharpen_s0_y)] }
cg = (((57 + -1*sharpen_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(sharpen_s0_x)] }
cg = (((1*sharpen_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [(57 - sharpen_s0_x)] }
cg = (((57 + -1*sharpen_s0_x)) >= 0)
Input port:sharpen_stencil_op_hcompute_sharpen_stencil_0, Get ram string: (((1*sharpen_s0_y)) - 0) * 1 + (((1*sharpen_s0_x)) - 0) * 58
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(ratio_s0_y)] }
cg = (((1*ratio_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(57 - ratio_s0_y)] }
cg = (((57 + -1*ratio_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(ratio_s0_x)] }
cg = (((1*ratio_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [(57 - ratio_s0_x)] }
cg = (((57 + -1*ratio_s0_x)) >= 0)
Prog: unoptimized_unsharp
Generating compute for: op_hcompute_hw_input_global_wrapper_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_input_global_wrapper_stencil_1
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_input_global_wrapper_stencil_2
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_gray_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_gray_stencil
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_reciprocal_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_reciprocal_stencil
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_blur_unnormalized_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_blur_unnormalized_stencil_1
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_blur_unnormalized_stencil_1
op = op_hcompute_blur_unnormalized_stencil_1
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_sharpen_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_sharpen_stencil
op = op_hcompute_sharpen_stencil
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_ratio_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_ratio_stencil
op = op_hcompute_ratio_stencil
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil
op = op_hcompute_hw_output_stencil
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil_1
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil_1
op = op_hcompute_hw_output_stencil_1
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil_2
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil_2
op = op_hcompute_hw_output_stencil_2
created res
finding out buffers
Checking if program is a boundary
Trying to find hw_input_stencil_clkwrk_0 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_0
No bundle for input: hw_input_stencil_clkwrk_0
Trying to find hw_input_stencil_clkwrk_1 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_1_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_1
No bundle for input: hw_input_stencil_clkwrk_1
Trying to find hw_input_stencil_clkwrk_2 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_2_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_2
No bundle for input: hw_input_stencil_clkwrk_2
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_3
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_4
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_5
Got args
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i6)] }
cg = (((-1 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i2)] }
cg = (((1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i3)] }
cg = (((3 + 1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i3)] }
cg = (((60 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i5)] }
cg = (((3 + 1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i5)] }
cg = (((60 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-6 + i2)] }
cg = (((-6 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i6)] }
cg = (((-1 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-7 + i2)] }
cg = (((-7 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-2 + i6)] }
cg = (((-2 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-7 + i2)] }
cg = (((-7 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-2 + i6)] }
cg = (((-2 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i2)] }
cg = (((1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i3)] }
cg = (((3 + 1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i3)] }
cg = (((60 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i5)] }
cg = (((3 + 1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i5)] }
cg = (((60 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i2)] }
cg = (((1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i3)] }
cg = (((3 + 1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i3)] }
cg = (((60 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i5)] }
cg = (((3 + 1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i5)] }
cg = (((60 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-4 + i2)] }
cg = (((-4 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i2)] }
cg = (((-1 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i3)] }
cg = (((3 + 1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i3)] }
cg = (((60 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(3 + i5)] }
cg = (((3 + 1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(60 - i5)] }
cg = (((60 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-5 + i2)] }
cg = (((-5 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-7 + i2)] }
cg = (((-7 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i3)] }
cg = (((57 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(57 - i5)] }
cg = (((57 + -1*i5)) >= 0)
Trying to find hw_input_stencil_clkwrk_0 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_0
No bundle for input: hw_input_stencil_clkwrk_0
Trying to find hw_input_stencil_clkwrk_1 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_1_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_1
No bundle for input: hw_input_stencil_clkwrk_1
Trying to find hw_input_stencil_clkwrk_2 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_2_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_2
No bundle for input: hw_input_stencil_clkwrk_2
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_3
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_4
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_5
Got args
Trying to find hw_input_stencil_clkwrk_0 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_0
No bundle for input: hw_input_stencil_clkwrk_0
Trying to find hw_input_stencil_clkwrk_1 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_1_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_1
No bundle for input: hw_input_stencil_clkwrk_1
Trying to find hw_input_stencil_clkwrk_2 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_2_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_2
No bundle for input: hw_input_stencil_clkwrk_2
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_3
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_4
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_5
Got args
Generating accel wrapper
# in bundles: 1
# in bundles: 1
# in bundles: 1
Generating arg list
Generating driver function
buf = hw_input_stencil_clkwrk_0
buf = hw_input_stencil_clkwrk_1
buf = hw_input_stencil_clkwrk_2
Generated accel wrapper
Generating accel wrapper
Generating arg list
Generating driver function
Generating bmp harness
Generated channels
Generating inputs
in dim = 0
Trying to find hw_input_stencil_clkwrk_0 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_0
No bundle for input: hw_input_stencil_clkwrk_0
Trying to find hw_input_stencil_clkwrk_1 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_1_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_1
No bundle for input: hw_input_stencil_clkwrk_1
Trying to find hw_input_stencil_clkwrk_2 in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_2_read
done trying bundles
No bundle for input: hw_input_stencil_clkwrk_2
No bundle for input: hw_input_stencil_clkwrk_2
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_3
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_4
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_5
Got args
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
Built unoptimized code
cmd: echo $CLKWRK_PATH
/home/dai-dirk/MetaMapper/MetaMapper/clockwork
cmd: g++ -fstack-protector-all -std=c++11 -I $CLKWRK_PATH regression_tb_unoptimized_unsharp.cpp unoptimized_unsharp.cpp
Running CGRA flow on unsharp
replacing hw_input_global_wrapper_s0_y with (hw_input_global_wrapper_s0_y + -3) in (hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 0
  (hw_input_global_wrapper_s0_y + 3)
Simplifying: ((hw_input_global_wrapper_s0_y + -3) + 3)
   (hw_input_global_wrapper_s0_x + 3)
Simplifying:  (hw_input_global_wrapper_s0_x + 3)
   0
Simplifying:  0
  hw_input_global_wrapper_s0_y
Simplifying: (hw_input_global_wrapper_s0_y + -3)
   hw_input_global_wrapper_s0_x
Simplifying:  hw_input_global_wrapper_s0_x
   0
Simplifying:  0
replacing hw_input_global_wrapper_s0_y with (hw_input_global_wrapper_s0_y + -3) in (hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 1
  (hw_input_global_wrapper_s0_y + 3)
Simplifying: ((hw_input_global_wrapper_s0_y + -3) + 3)
   (hw_input_global_wrapper_s0_x + 3)
Simplifying:  (hw_input_global_wrapper_s0_x + 3)
   1
Simplifying:  1
  hw_input_global_wrapper_s0_y
Simplifying: (hw_input_global_wrapper_s0_y + -3)
   hw_input_global_wrapper_s0_x
Simplifying:  hw_input_global_wrapper_s0_x
   1
Simplifying:  1
replacing hw_input_global_wrapper_s0_y with (hw_input_global_wrapper_s0_y + -3) in (hw_input_global_wrapper_s0_y + 3), (hw_input_global_wrapper_s0_x + 3), 2
  (hw_input_global_wrapper_s0_y + 3)
Simplifying: ((hw_input_global_wrapper_s0_y + -3) + 3)
   (hw_input_global_wrapper_s0_x + 3)
Simplifying:  (hw_input_global_wrapper_s0_x + 3)
   2
Simplifying:  2
  hw_input_global_wrapper_s0_y
Simplifying: (hw_input_global_wrapper_s0_y + -3)
   hw_input_global_wrapper_s0_x
Simplifying:  hw_input_global_wrapper_s0_x
   2
Simplifying:  2
replacing hw_input_global_wrapper_s0_x with (hw_input_global_wrapper_s0_x + -3) in ((hw_input_global_wrapper_s0_y + -3) + 3),  (hw_input_global_wrapper_s0_x + 3),  0
  ((hw_input_global_wrapper_s0_y + -3) + 3)
Simplifying: ((hw_input_global_wrapper_s0_y + -3) + 3)
    (hw_input_global_wrapper_s0_x + 3)
Simplifying:   ((hw_input_global_wrapper_s0_x + -3) + 3)
    0
Simplifying:   0
  (hw_input_global_wrapper_s0_y + -3)
Simplifying: (hw_input_global_wrapper_s0_y + -3)
    hw_input_global_wrapper_s0_x
Simplifying:   (hw_input_global_wrapper_s0_x + -3)
    0
Simplifying:   0
replacing hw_input_global_wrapper_s0_x with (hw_input_global_wrapper_s0_x + -3) in ((hw_input_global_wrapper_s0_y + -3) + 3),  (hw_input_global_wrapper_s0_x + 3),  1
  ((hw_input_global_wrapper_s0_y + -3) + 3)
Simplifying: ((hw_input_global_wrapper_s0_y + -3) + 3)
    (hw_input_global_wrapper_s0_x + 3)
Simplifying:   ((hw_input_global_wrapper_s0_x + -3) + 3)
    1
Simplifying:   1
  (hw_input_global_wrapper_s0_y + -3)
Simplifying: (hw_input_global_wrapper_s0_y + -3)
    hw_input_global_wrapper_s0_x
Simplifying:   (hw_input_global_wrapper_s0_x + -3)
    1
Simplifying:   1
replacing hw_input_global_wrapper_s0_x with (hw_input_global_wrapper_s0_x + -3) in ((hw_input_global_wrapper_s0_y + -3) + 3),  (hw_input_global_wrapper_s0_x + 3),  2
  ((hw_input_global_wrapper_s0_y + -3) + 3)
Simplifying: ((hw_input_global_wrapper_s0_y + -3) + 3)
    (hw_input_global_wrapper_s0_x + 3)
Simplifying:   ((hw_input_global_wrapper_s0_x + -3) + 3)
    2
Simplifying:   2
  (hw_input_global_wrapper_s0_y + -3)
Simplifying: (hw_input_global_wrapper_s0_y + -3)
    hw_input_global_wrapper_s0_x
Simplifying:   (hw_input_global_wrapper_s0_x + -3)
    2
Simplifying:   2
replacing gray_s0_y with (gray_s0_y + -3) in (gray_s0_y + 3), (gray_s0_x + 3)
  (gray_s0_y + 3)
Simplifying: ((gray_s0_y + -3) + 3)
   (gray_s0_x + 3)
Simplifying:  (gray_s0_x + 3)
  (gray_s0_y + 3)
Simplifying: ((gray_s0_y + -3) + 3)
   (gray_s0_x + 3)
Simplifying:  (gray_s0_x + 3)
   1
Simplifying:  1
  (gray_s0_y + 3)
Simplifying: ((gray_s0_y + -3) + 3)
   (gray_s0_x + 3)
Simplifying:  (gray_s0_x + 3)
   2
Simplifying:  2
  (gray_s0_y + 3)
Simplifying: ((gray_s0_y + -3) + 3)
   (gray_s0_x + 3)
Simplifying:  (gray_s0_x + 3)
   0
Simplifying:  0
replacing gray_s0_x with (gray_s0_x + -3) in ((gray_s0_y + -3) + 3),  (gray_s0_x + 3)
  ((gray_s0_y + -3) + 3)
Simplifying: ((gray_s0_y + -3) + 3)
    (gray_s0_x + 3)
Simplifying:   ((gray_s0_x + -3) + 3)
  ((gray_s0_y + -3) + 3)
Simplifying: ((gray_s0_y + -3) + 3)
    (gray_s0_x + 3)
Simplifying:   ((gray_s0_x + -3) + 3)
    1
Simplifying:   1
  ((gray_s0_y + -3) + 3)
Simplifying: ((gray_s0_y + -3) + 3)
    (gray_s0_x + 3)
Simplifying:   ((gray_s0_x + -3) + 3)
    2
Simplifying:   2
  ((gray_s0_y + -3) + 3)
Simplifying: ((gray_s0_y + -3) + 3)
    (gray_s0_x + 3)
Simplifying:   ((gray_s0_x + -3) + 3)
    0
Simplifying:   0
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
  hw_input_stencil_clkwrk_0[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3),   ((hw_input_global_wrapper_s0_x + -3) + 3),   0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y + -3),   (hw_input_global_wrapper_s0_x + -3),   0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3),   ((hw_input_global_wrapper_s0_x + -3) + 3),   1] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y + -3),   (hw_input_global_wrapper_s0_x + -3),   1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3),   ((hw_input_global_wrapper_s0_x + -3) + 3),   2] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y + -3),   (hw_input_global_wrapper_s0_x + -3),   2])
    }
  }
  for (int gray_s0_y = 0; gray_s0_y < 64; gray_s0_y++) {
    for (int gray_s0_x = 0; gray_s0_x < 64; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3)] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3),   1], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3),   2], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3),   0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3), (reciprocal_s0_x + 3)])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 2), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 5)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 3), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 4), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 1)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 4)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 5), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 6)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 2)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 3)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 4)], gray_stencil[blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 5)], gray_stencil[(blur_unnormalized_s1_y + 1), blur_unnormalized_s1_x], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 1)], gray_stencil[(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 2)])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y, sharpen_s0_x] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x], gray_stencil[(sharpen_s0_y + 3), (sharpen_s0_x + 3)])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y, ratio_s0_x] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y, ratio_s0_x], sharpen_stencil[ratio_s0_y, ratio_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 0], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 1], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 2], ratio_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
}
Buffer: blur_unnormalized_stencil
  Producers...
Got consumers
Writes: { blur_unnormalized_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
    Min offset (counting only writers): 0, 0
Visit produce locations: blur_unnormalized_stencil: addr =  [blur_unnormalized_s1_y, blur_unnormalized_s1_x]
New produce locations: blur_unnormalized_stencil: addr =  [blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0]
Visit consume locations: blur_unnormalized_stencil: addr =  [sharpen_s0_y, sharpen_s0_x]
New consume locations: blur_unnormalized_stencil: addr =  [sharpen_s0_y+0,  sharpen_s0_x+0]
Buffer: blur_unnormalized_stencil_clkwrk_dsa6
  Producers...
Got consumers
Writes: { blur_unnormalized_stencil_clkwrk_dsa6[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
    Min offset (counting only writers): 0, 0
Visit produce locations: blur_unnormalized_stencil_clkwrk_dsa6: addr =  [blur_unnormalized_s0_y, blur_unnormalized_s0_x]
New produce locations: blur_unnormalized_stencil_clkwrk_dsa6: addr =  [blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0]
Visit consume locations: blur_unnormalized_stencil_clkwrk_dsa6: addr =  [blur_unnormalized_s1_y, blur_unnormalized_s1_x]
New consume locations: blur_unnormalized_stencil_clkwrk_dsa6: addr =  [blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0]
Buffer: gray_stencil
  Producers...
Got consumers
Writes: { gray_stencil[i0, i1] : 3 <= i0 <= 60 and 3 <= i1 <= 60 }
Writes: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 and ((5 <= i0 <= 62 and i1 >= 6) or (i0 >= 6 and 5 <= i1 <= 62) or (i0 >= 6 and 4 <= i1 <= 61) or (i0 >= 6 and 3 <= i1 <= 60) or (i0 >= 6 and 2 <= i1 <= 59) or (i0 >= 6 and 0 < i1 <= 58) or (5 <= i0 <= 62 and 5 <= i1 <= 62) or (5 <= i0 <= 62 and 4 <= i1 <= 61) or (5 <= i0 <= 62 and 3 <= i1 <= 60) or (5 <= i0 <= 62 and 2 <= i1 <= 59) or (5 <= i0 <= 62 and 0 < i1 <= 58) or (5 <= i0 <= 62 and i1 <= 57) or (4 <= i0 <= 61 and i1 >= 6) or (4 <= i0 <= 61 and 5 <= i1 <= 62) or (4 <= i0 <= 61 and 4 <= i1 <= 61) or (4 <= i0 <= 61 and 3 <= i1 <= 60) or (4 <= i0 <= 61 and 2 <= i1 <= 59) or (4 <= i0 <= 61 and 0 < i1 <= 58) or (4 <= i0 <= 61 and i1 <= 57) or (3 <= i0 <= 60 and i1 >= 6) or (3 <= i0 <= 60 and 5 <= i1 <= 62) or (3 <= i0 <= 60 and 4 <= i1 <= 61) or (3 <= i0 <= 60 and 3 <= i1 <= 60) or (3 <= i0 <= 60 and 2 <= i1 <= 59) or (3 <= i0 <= 60 and 0 < i1 <= 58) or (3 <= i0 <= 60 and i1 <= 57) or (2 <= i0 <= 59 and i1 >= 6) or (2 <= i0 <= 59 and 5 <= i1 <= 62) or (2 <= i0 <= 59 and 4 <= i1 <= 61) or (2 <= i0 <= 59 and 3 <= i1 <= 60) or (2 <= i0 <= 59 and 2 <= i1 <= 59) or (2 <= i0 <= 59 and 0 < i1 <= 58) or (2 <= i0 <= 59 and i1 <= 57) or (0 < i0 <= 58 and i1 >= 6) or (0 < i0 <= 58 and 5 <= i1 <= 62) or (0 < i0 <= 58 and 4 <= i1 <= 61) or (0 < i0 <= 58 and 3 <= i1 <= 60) or (0 < i0 <= 58 and 2 <= i1 <= 59) or (0 < i0 <= 58 and 0 < i1 <= 58) or (0 < i0 <= 58 and i1 <= 57) or (i0 <= 57 and 5 <= i1 <= 62) or (i0 <= 57 and 4 <= i1 <= 61) or (i0 <= 57 and 3 <= i1 <= 60) or (i0 <= 57 and 2 <= i1 <= 59) or (i0 <= 57 and 0 < i1 <= 58)) }
Writes: { gray_stencil[i0, i1] : 3 <= i0 <= 60 and 3 <= i1 <= 60 }
    Min offset (counting only writers): 0, 0
Visit produce locations: gray_stencil: addr =  [((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3)]
New produce locations: gray_stencil: addr =  [((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0]
Visit consume locations: gray_stencil: addr =  [(reciprocal_s0_y + 3), (reciprocal_s0_x + 3)]
New consume locations: gray_stencil: addr =  [(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 3)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 4)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 5)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 6)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2), blur_unnormalized_s1_x]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 1)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 2)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 3)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 4)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 5)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0]
Visit consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 1)]
New consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2), (blur_unnormalized_s1_x + 6)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3), blur_unnormalized_s1_x]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 1)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 2)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 3)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 4)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 5)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3), (blur_unnormalized_s1_x + 6)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4), blur_unnormalized_s1_x]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 1)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0]
Visit consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 2)]
New consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 2)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 3)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 4)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 5)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4), (blur_unnormalized_s1_x + 6)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5), blur_unnormalized_s1_x]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 1)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 2)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 3)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 4)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0]
Visit consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 3)]
New consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 5)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5), (blur_unnormalized_s1_x + 6)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 1)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 2)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 3)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 5)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6), (blur_unnormalized_s1_x + 4)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0]
Visit consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 4)]
New consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0]
Visit consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y, (blur_unnormalized_s1_x + 5)]
New consume locations: gray_stencil: addr =  [blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1), blur_unnormalized_s1_x]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 1)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0]
Visit consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1), (blur_unnormalized_s1_x + 2)]
New consume locations: gray_stencil: addr =  [(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0]
Visit consume locations: gray_stencil: addr =  [(sharpen_s0_y + 3), (sharpen_s0_x + 3)]
New consume locations: gray_stencil: addr =  [(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0]
Buffer: hw_input_global_wrapper_stencil
  Producers...
Got consumers
Writes: { hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 63 and 0 <= i1 <= 63; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Writes: { hw_input_global_wrapper_stencil[i0, i1, 0] : 3 <= i0 <= 60 and 3 <= i1 <= 60 }
Writes: { hw_input_global_wrapper_stencil[i0, i1, 1] : 3 <= i0 <= 60 and 3 <= i1 <= 60 }
Writes: { hw_input_global_wrapper_stencil[i0, i1, 2] : 3 <= i0 <= 60 and 3 <= i1 <= 60 }
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: hw_input_global_wrapper_stencil: addr =  [((hw_input_global_wrapper_s0_y + -3) + 3),   ((hw_input_global_wrapper_s0_x + -3) + 3),   0]
New produce locations: hw_input_global_wrapper_stencil: addr =  [((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    0+0]
Visit produce locations: hw_input_global_wrapper_stencil: addr =  [((hw_input_global_wrapper_s0_y + -3) + 3),   ((hw_input_global_wrapper_s0_x + -3) + 3),   1]
New produce locations: hw_input_global_wrapper_stencil: addr =  [((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    1+0]
Visit produce locations: hw_input_global_wrapper_stencil: addr =  [((hw_input_global_wrapper_s0_y + -3) + 3),   ((hw_input_global_wrapper_s0_x + -3) + 3),   2]
New produce locations: hw_input_global_wrapper_stencil: addr =  [((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3),   1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3),   2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [((gray_s0_y + -3) + 3),   ((gray_s0_x + -3) + 3),   0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  0+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 3), (hw_output_s0_x_xi + 3), 2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  2+0]
Buffer: hw_input_stencil_clkwrk_0
  Producers...
12
Got consumers
Writes: { hw_input_stencil_clkwrk_0[i0, i1, 0] : -3 <= i0 <= 60 and -3 <= i1 <= 60 }
    Min offset (counting only writers): -3, -3, 0
Visit consume locations: hw_input_stencil_clkwrk_0: addr =  [(hw_input_global_wrapper_s0_y + -3),   (hw_input_global_wrapper_s0_x + -3),   0]
New consume locations: hw_input_stencil_clkwrk_0: addr =  [(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    0+0]
Buffer: hw_input_stencil_clkwrk_1
  Producers...
12
Got consumers
Writes: { hw_input_stencil_clkwrk_1[i0, i1, 1] : -3 <= i0 <= 60 and -3 <= i1 <= 60 }
    Min offset (counting only writers): -3, -3, 1
Visit consume locations: hw_input_stencil_clkwrk_1: addr =  [(hw_input_global_wrapper_s0_y + -3),   (hw_input_global_wrapper_s0_x + -3),   1]
New consume locations: hw_input_stencil_clkwrk_1: addr =  [(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    1+-1]
Buffer: hw_input_stencil_clkwrk_2
  Producers...
12
Got consumers
Writes: { hw_input_stencil_clkwrk_2[i0, i1, 2] : -3 <= i0 <= 60 and -3 <= i1 <= 60 }
    Min offset (counting only writers): -3, -3, 2
Visit consume locations: hw_input_stencil_clkwrk_2: addr =  [(hw_input_global_wrapper_s0_y + -3),   (hw_input_global_wrapper_s0_x + -3),   2]
New consume locations: hw_input_stencil_clkwrk_2: addr =  [(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    2+-2]
Buffer: hw_output_stencil_clkwrk_3
  Producers...
Got consumers
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: hw_output_stencil_clkwrk_3: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi, 0]
New produce locations: hw_output_stencil_clkwrk_3: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  0+0]
Buffer: hw_output_stencil_clkwrk_4
  Producers...
Got consumers
    Min offset (counting only writers): 0, 0, 1
Visit produce locations: hw_output_stencil_clkwrk_4: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi, 1]
New produce locations: hw_output_stencil_clkwrk_4: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  1+-1]
Buffer: hw_output_stencil_clkwrk_5
  Producers...
Got consumers
    Min offset (counting only writers): 0, 0, 2
Visit produce locations: hw_output_stencil_clkwrk_5: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi, 2]
New produce locations: hw_output_stencil_clkwrk_5: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  2+-2]
Buffer: ratio_stencil
  Producers...
Got consumers
Writes: { ratio_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Writes: { ratio_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Writes: { ratio_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
    Min offset (counting only writers): 0, 0
Visit produce locations: ratio_stencil: addr =  [ratio_s0_y, ratio_s0_x]
New produce locations: ratio_stencil: addr =  [ratio_s0_y+0,  ratio_s0_x+0]
Visit consume locations: ratio_stencil: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi]
New consume locations: ratio_stencil: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Visit consume locations: ratio_stencil: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi]
New consume locations: ratio_stencil: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Visit consume locations: ratio_stencil: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi]
New consume locations: ratio_stencil: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Buffer: reciprocal_stencil
  Producers...
Got consumers
Writes: { reciprocal_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
    Min offset (counting only writers): 0, 0
Visit produce locations: reciprocal_stencil: addr =  [reciprocal_s0_y, reciprocal_s0_x]
New produce locations: reciprocal_stencil: addr =  [reciprocal_s0_y+0,  reciprocal_s0_x+0]
Visit consume locations: reciprocal_stencil: addr =  [ratio_s0_y, ratio_s0_x]
New consume locations: reciprocal_stencil: addr =  [ratio_s0_y+0,  ratio_s0_x+0]
Buffer: sharpen_stencil
  Producers...
Got consumers
Writes: { sharpen_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
    Min offset (counting only writers): 0, 0
Visit produce locations: sharpen_stencil: addr =  [sharpen_s0_y, sharpen_s0_x]
New produce locations: sharpen_stencil: addr =  [sharpen_s0_y+0,  sharpen_s0_x+0]
Visit consume locations: sharpen_stencil: addr =  [ratio_s0_y, ratio_s0_x]
New consume locations: sharpen_stencil: addr =  [ratio_s0_y+0,  ratio_s0_x+0]
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
  hw_input_stencil_clkwrk_0[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    0+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    0+0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    1+0] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    1+-1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    2+0] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    2+-2])
    }
  }
  for (int gray_s0_y = 0; gray_s0_y < 64; gray_s0_y++) {
    for (int gray_s0_x = 0; gray_s0_x < 64; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y+0,  reciprocal_s0_x+0] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y+0,  sharpen_s0_x+0], gray_stencil[(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y+0,  ratio_s0_x+0] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y+0,  ratio_s0_x+0], sharpen_stencil[ratio_s0_y+0,  ratio_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  0+0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  0+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  1+-1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  1+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  2+-2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  2+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
cmd: mkdir -p ./map_result/unsharp
After Loop Perfection
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
  hw_input_stencil_clkwrk_0[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    0+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    0+0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    1+0] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    1+-1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    2+0] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    2+-2])
    }
  }
  for (int gray_s0_y = 0; gray_s0_y < 64; gray_s0_y++) {
    for (int gray_s0_x = 0; gray_s0_x < 64; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y+0,  reciprocal_s0_x+0] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y+0,  sharpen_s0_x+0], gray_stencil[(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y+0,  ratio_s0_x+0] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y+0,  ratio_s0_x+0], sharpen_stencil[ratio_s0_y+0,  ratio_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  0+0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  0+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  1+-1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  1+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  2+-2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  2+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
hcompute_hw_input_global_wrapper_stencil
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 12288
	hierarchy level: glb
	Buffer <hw_input_stencil_clkwrk_0> 
	producer map: {  }
	capacity: 4096
	hierarchy level: glb
hcompute_hw_input_global_wrapper_stencil_1
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 12288
	hierarchy level: glb
	Buffer <hw_input_stencil_clkwrk_1> 
	producer map: {  }
	capacity: 4096
	hierarchy level: glb
hcompute_hw_input_global_wrapper_stencil_2
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 12288
	hierarchy level: glb
	Buffer <hw_input_stencil_clkwrk_2> 
	producer map: {  }
	capacity: 4096
	hierarchy level: glb
hcompute_gray_stencil
	Buffer <gray_stencil> 
	producer map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 12288
	hierarchy level: glb
hcompute_reciprocal_stencil
KERNEL LATENCY hcompute_reciprocal_stencil : 1
	Buffer <gray_stencil> 
	producer map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
	Buffer <reciprocal_stencil> 
	producer map: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
hcompute_blur_unnormalized_stencil
	Buffer <blur_unnormalized_stencil_clkwrk_dsa6> 
	producer map: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
hcompute_blur_unnormalized_stencil_1
	Buffer <blur_unnormalized_stencil> 
	producer map: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <blur_unnormalized_stencil_clkwrk_dsa6> 
	producer map: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <gray_stencil> 
	producer map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
hcompute_sharpen_stencil
	Buffer <blur_unnormalized_stencil> 
	producer map: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <gray_stencil> 
	producer map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
	Buffer <sharpen_stencil> 
	producer map: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
hcompute_ratio_stencil
	Buffer <ratio_stencil> 
	producer map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <reciprocal_stencil> 
	producer map: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <sharpen_stencil> 
	producer map: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
hcompute_hw_output_stencil
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 12288
	hierarchy level: glb
	Buffer <hw_output_stencil_clkwrk_3> 
	producer map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_3[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <ratio_stencil> 
	producer map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
hcompute_hw_output_stencil_1
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 12288
	hierarchy level: glb
	Buffer <hw_output_stencil_clkwrk_4> 
	producer map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_4[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <ratio_stencil> 
	producer map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
hcompute_hw_output_stencil_2
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 12288
	hierarchy level: glb
	Buffer <hw_output_stencil_clkwrk_5> 
	producer map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_5[hw_output_s0_y_yi, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 57 and 0 <= hw_output_s0_x_xi <= 57 }
	capacity: 3364
	hierarchy level: glb
	Buffer <ratio_stencil> 
	producer map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
	capacity: 3364
	hierarchy level: glb
hcompute_blur_unnormalized_stencil: 0 
hcompute_blur_unnormalized_stencil_1: 0 
hcompute_gray_stencil: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_input_global_wrapper_stencil_1: 0 
hcompute_hw_input_global_wrapper_stencil_2: 0 
hcompute_hw_output_stencil: 0 
hcompute_hw_output_stencil_1: 0 
hcompute_hw_output_stencil_2: 0 
hcompute_ratio_stencil: 0 
hcompute_reciprocal_stencil: 1 
hcompute_sharpen_stencil: 0 

hcompute_blur_unnormalized_stencil: 0 
hcompute_blur_unnormalized_stencil_1: 0 
hcompute_gray_stencil: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_input_global_wrapper_stencil_1: 0 
hcompute_hw_input_global_wrapper_stencil_2: 0 
hcompute_hw_output_stencil: 0 
hcompute_hw_output_stencil_1: 0 
hcompute_hw_output_stencil_2: 0 
hcompute_ratio_stencil: 0 
hcompute_reciprocal_stencil: 1 
hcompute_sharpen_stencil: 0 

Compute file dse found
No compute unit file: 
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
  hw_input_stencil_clkwrk_0[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    0+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    0+0])
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    1+0] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    1+-1])
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    2+0] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    2+-2])
    }
  }
  for (int gray_s0_y = 0; gray_s0_y < 64; gray_s0_y++) {
    for (int gray_s0_x = 0; gray_s0_x < 64; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y+0,  reciprocal_s0_x+0] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y+0,  sharpen_s0_x+0], gray_stencil[(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y+0,  ratio_s0_x+0] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y+0,  ratio_s0_x+0], sharpen_stencil[ratio_s0_y+0,  ratio_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 58; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 58; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  0+0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  0+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  1+-1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  1+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  2+-2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  2+0], ratio_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
}
        hw_input_global_wrapper_s0_x
	Visiting child: op_hcompute_hw_input_global_wrapper_stencil
Before inserting hw_input_global_wrapper_s0_y_split_0 we have 8 children
After inserting hw_input_global_wrapper_s0_y_split_0 we have 8 children
orgin expr: ((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    0+0
	((hw_input_global_wrapper_s0_y + -3) + 3)+0
	new expr: ((hw_input_global_wrapper_s0_y_split_0 + -3) + 3)+0
	    ((hw_input_global_wrapper_s0_x + -3) + 3)+0
	new expr:     ((hw_input_global_wrapper_s0_x_split_0 + -3) + 3)+0
	    0+0
new expr list: ((hw_input_global_wrapper_s0_y_split_0 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_0 + -3) + 3)+0,    0+0
orgin expr: (hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    0+0
	(hw_input_global_wrapper_s0_y + -3)+3
	new expr: (hw_input_global_wrapper_s0_y_split_0 + -3)+3
	    (hw_input_global_wrapper_s0_x + -3)+3
	new expr:     (hw_input_global_wrapper_s0_x_split_0 + -3)+3
	    0+0
new expr list: (hw_input_global_wrapper_s0_y_split_0 + -3)+3,    (hw_input_global_wrapper_s0_x_split_0 + -3)+3,    0+0
	Visiting child: op_hcompute_hw_input_global_wrapper_stencil_1
Before inserting hw_input_global_wrapper_s0_y_split_1 we have 9 children
After inserting hw_input_global_wrapper_s0_y_split_1 we have 9 children
orgin expr: ((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    1+0
	((hw_input_global_wrapper_s0_y + -3) + 3)+0
	new expr: ((hw_input_global_wrapper_s0_y_split_1 + -3) + 3)+0
	    ((hw_input_global_wrapper_s0_x + -3) + 3)+0
	new expr:     ((hw_input_global_wrapper_s0_x_split_1 + -3) + 3)+0
	    1+0
new expr list: ((hw_input_global_wrapper_s0_y_split_1 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_1 + -3) + 3)+0,    1+0
orgin expr: (hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    1+-1
	(hw_input_global_wrapper_s0_y + -3)+3
	new expr: (hw_input_global_wrapper_s0_y_split_1 + -3)+3
	    (hw_input_global_wrapper_s0_x + -3)+3
	new expr:     (hw_input_global_wrapper_s0_x_split_1 + -3)+3
	    1+-1
new expr list: (hw_input_global_wrapper_s0_y_split_1 + -3)+3,    (hw_input_global_wrapper_s0_x_split_1 + -3)+3,    1+-1
	Visiting child: op_hcompute_hw_input_global_wrapper_stencil_2
Before inserting hw_input_global_wrapper_s0_y_split_2 we have 10 children
After inserting hw_input_global_wrapper_s0_y_split_2 we have 10 children
orgin expr: ((hw_input_global_wrapper_s0_y + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x + -3) + 3)+0,    2+0
	((hw_input_global_wrapper_s0_y + -3) + 3)+0
	new expr: ((hw_input_global_wrapper_s0_y_split_2 + -3) + 3)+0
	    ((hw_input_global_wrapper_s0_x + -3) + 3)+0
	new expr:     ((hw_input_global_wrapper_s0_x_split_2 + -3) + 3)+0
	    2+0
new expr list: ((hw_input_global_wrapper_s0_y_split_2 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_2 + -3) + 3)+0,    2+0
orgin expr: (hw_input_global_wrapper_s0_y + -3)+3,    (hw_input_global_wrapper_s0_x + -3)+3,    2+-2
	(hw_input_global_wrapper_s0_y + -3)+3
	new expr: (hw_input_global_wrapper_s0_y_split_2 + -3)+3
	    (hw_input_global_wrapper_s0_x + -3)+3
	new expr:     (hw_input_global_wrapper_s0_x_split_2 + -3)+3
	    2+-2
new expr list: (hw_input_global_wrapper_s0_y_split_2 + -3)+3,    (hw_input_global_wrapper_s0_x_split_2 + -3)+3,    2+-2
container child: hw_input_global_wrapper_s0_y
        hw_output_s0_x_xi
	Visiting child: op_hcompute_hw_output_stencil
Before inserting hw_output_s0_y_yi_split_0 we have 10 children
After inserting hw_output_s0_y_yi_split_0 we have 10 children
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  0+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_0+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_0+0
	  0+0
new expr list: hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0,  0+0
orgin expr: (hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  0+0
	(hw_output_s0_y_yi + 3)+0
	new expr: (hw_output_s0_y_yi_split_0 + 3)+0
	  (hw_output_s0_x_xi + 3)+0
	new expr:   (hw_output_s0_x_xi_split_0 + 3)+0
	  0+0
new expr list: (hw_output_s0_y_yi_split_0 + 3)+0,  (hw_output_s0_x_xi_split_0 + 3)+0,  0+0
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_0+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_0+0
new expr list: hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0
	Visiting child: op_hcompute_hw_output_stencil_1
Before inserting hw_output_s0_y_yi_split_1 we have 11 children
After inserting hw_output_s0_y_yi_split_1 we have 11 children
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  1+-1
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_1+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_1+0
	  1+-1
new expr list: hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0,  1+-1
orgin expr: (hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  1+0
	(hw_output_s0_y_yi + 3)+0
	new expr: (hw_output_s0_y_yi_split_1 + 3)+0
	  (hw_output_s0_x_xi + 3)+0
	new expr:   (hw_output_s0_x_xi_split_1 + 3)+0
	  1+0
new expr list: (hw_output_s0_y_yi_split_1 + 3)+0,  (hw_output_s0_x_xi_split_1 + 3)+0,  1+0
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_1+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_1+0
new expr list: hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0
	Visiting child: op_hcompute_hw_output_stencil_2
Before inserting hw_output_s0_y_yi_split_2 we have 12 children
After inserting hw_output_s0_y_yi_split_2 we have 12 children
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0,  2+-2
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_2+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_2+0
	  2+-2
new expr list: hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0,  2+-2
orgin expr: (hw_output_s0_y_yi + 3)+0,  (hw_output_s0_x_xi + 3)+0,  2+0
	(hw_output_s0_y_yi + 3)+0
	new expr: (hw_output_s0_y_yi_split_2 + 3)+0
	  (hw_output_s0_x_xi + 3)+0
	new expr:   (hw_output_s0_x_xi_split_2 + 3)+0
	  2+0
new expr list: (hw_output_s0_y_yi_split_2 + 3)+0,  (hw_output_s0_x_xi_split_2 + 3)+0,  2+0
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_2+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_2+0
new expr list: hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0
container child: hw_output_s0_y_yi
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
  hw_input_stencil_clkwrk_0[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y_split_0 = 0; hw_input_global_wrapper_s0_y_split_0 < 64; hw_input_global_wrapper_s0_y_split_0++) {
    for (int hw_input_global_wrapper_s0_x_split_0 = 0; hw_input_global_wrapper_s0_x_split_0 < 64; hw_input_global_wrapper_s0_x_split_0++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_0 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_0 + -3) + 3)+0,    0+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y_split_0 + -3)+3,    (hw_input_global_wrapper_s0_x_split_0 + -3)+3,    0+0])
    }
  }
  for (int hw_input_global_wrapper_s0_y_split_1 = 0; hw_input_global_wrapper_s0_y_split_1 < 64; hw_input_global_wrapper_s0_y_split_1++) {
    for (int hw_input_global_wrapper_s0_x_split_1 = 0; hw_input_global_wrapper_s0_x_split_1 < 64; hw_input_global_wrapper_s0_x_split_1++) {
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_1 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_1 + -3) + 3)+0,    1+0] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y_split_1 + -3)+3,    (hw_input_global_wrapper_s0_x_split_1 + -3)+3,    1+-1])
    }
  }
  for (int hw_input_global_wrapper_s0_y_split_2 = 0; hw_input_global_wrapper_s0_y_split_2 < 64; hw_input_global_wrapper_s0_y_split_2++) {
    for (int hw_input_global_wrapper_s0_x_split_2 = 0; hw_input_global_wrapper_s0_x_split_2 < 64; hw_input_global_wrapper_s0_x_split_2++) {
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_2 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_2 + -3) + 3)+0,    2+0] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y_split_2 + -3)+3,    (hw_input_global_wrapper_s0_x_split_2 + -3)+3,    2+-2])
    }
  }
  for (int gray_s0_y = 0; gray_s0_y < 64; gray_s0_y++) {
    for (int gray_s0_x = 0; gray_s0_x < 64; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y+0,  reciprocal_s0_x+0] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y+0,  sharpen_s0_x+0], gray_stencil[(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y+0,  ratio_s0_x+0] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y+0,  ratio_s0_x+0], sharpen_stencil[ratio_s0_y+0,  ratio_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi_split_0 = 0; hw_output_s0_y_yi_split_0 < 58; hw_output_s0_y_yi_split_0++) {
    for (int hw_output_s0_x_xi_split_0 = 0; hw_output_s0_x_xi_split_0 < 58; hw_output_s0_x_xi_split_0++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0,  0+0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_0 + 3)+0,  (hw_output_s0_x_xi_split_0 + 3)+0,  0+0], ratio_stencil[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0])
    }
  }
  for (int hw_output_s0_y_yi_split_1 = 0; hw_output_s0_y_yi_split_1 < 58; hw_output_s0_y_yi_split_1++) {
    for (int hw_output_s0_x_xi_split_1 = 0; hw_output_s0_x_xi_split_1 < 58; hw_output_s0_x_xi_split_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0,  1+-1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 3)+0,  (hw_output_s0_x_xi_split_1 + 3)+0,  1+0], ratio_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0])
    }
  }
  for (int hw_output_s0_y_yi_split_2 = 0; hw_output_s0_y_yi_split_2 < 58; hw_output_s0_y_yi_split_2++) {
    for (int hw_output_s0_x_xi_split_2 = 0; hw_output_s0_x_xi_split_2 < 58; hw_output_s0_x_xi_split_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0,  2+-2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_2 + 3)+0,  (hw_output_s0_x_xi_split_2 + 3)+0,  2+0], ratio_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0])
    }
  }
}
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
  hw_input_stencil_clkwrk_0[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y_split_0 = 0; hw_input_global_wrapper_s0_y_split_0 < 64; hw_input_global_wrapper_s0_y_split_0++) {
    for (int hw_input_global_wrapper_s0_x_split_0 = 0; hw_input_global_wrapper_s0_x_split_0 < 64; hw_input_global_wrapper_s0_x_split_0++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_0 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_0 + -3) + 3)+0,    0+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y_split_0 + -3)+3,    (hw_input_global_wrapper_s0_x_split_0 + -3)+3,    0+0])
    }
  }
  for (int hw_input_global_wrapper_s0_y_split_1 = 0; hw_input_global_wrapper_s0_y_split_1 < 64; hw_input_global_wrapper_s0_y_split_1++) {
    for (int hw_input_global_wrapper_s0_x_split_1 = 0; hw_input_global_wrapper_s0_x_split_1 < 64; hw_input_global_wrapper_s0_x_split_1++) {
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_1 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_1 + -3) + 3)+0,    1+0] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y_split_1 + -3)+3,    (hw_input_global_wrapper_s0_x_split_1 + -3)+3,    1+-1])
    }
  }
  for (int hw_input_global_wrapper_s0_y_split_2 = 0; hw_input_global_wrapper_s0_y_split_2 < 64; hw_input_global_wrapper_s0_y_split_2++) {
    for (int hw_input_global_wrapper_s0_x_split_2 = 0; hw_input_global_wrapper_s0_x_split_2 < 64; hw_input_global_wrapper_s0_x_split_2++) {
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_2 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_2 + -3) + 3)+0,    2+0] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y_split_2 + -3)+3,    (hw_input_global_wrapper_s0_x_split_2 + -3)+3,    2+-2])
    }
  }
  for (int gray_s0_y = 0; gray_s0_y < 64; gray_s0_y++) {
    for (int gray_s0_x = 0; gray_s0_x < 64; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y+0,  reciprocal_s0_x+0] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y+0,  sharpen_s0_x+0], gray_stencil[(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y+0,  ratio_s0_x+0] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y+0,  ratio_s0_x+0], sharpen_stencil[ratio_s0_y+0,  ratio_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi_split_0 = 0; hw_output_s0_y_yi_split_0 < 58; hw_output_s0_y_yi_split_0++) {
    for (int hw_output_s0_x_xi_split_0 = 0; hw_output_s0_x_xi_split_0 < 58; hw_output_s0_x_xi_split_0++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0,  0+0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_0 + 3)+0,  (hw_output_s0_x_xi_split_0 + 3)+0,  0+0], ratio_stencil[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0])
    }
  }
  for (int hw_output_s0_y_yi_split_1 = 0; hw_output_s0_y_yi_split_1 < 58; hw_output_s0_y_yi_split_1++) {
    for (int hw_output_s0_x_xi_split_1 = 0; hw_output_s0_x_xi_split_1 < 58; hw_output_s0_x_xi_split_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0,  1+-1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 3)+0,  (hw_output_s0_x_xi_split_1 + 3)+0,  1+0], ratio_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0])
    }
  }
  for (int hw_output_s0_y_yi_split_2 = 0; hw_output_s0_y_yi_split_2 < 58; hw_output_s0_y_yi_split_2++) {
    for (int hw_output_s0_x_xi_split_2 = 0; hw_output_s0_x_xi_split_2 < 58; hw_output_s0_x_xi_split_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0,  2+-2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_2 + 3)+0,  (hw_output_s0_x_xi_split_2 + 3)+0,  2+0], ratio_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0])
    }
  }
}
unsharp is a stencil pipeline
Computing validity deps for blur_unnormalized_stencil
Computing validity deps for blur_unnormalized_stencil_clkwrk_dsa6
Computing validity deps for gray_stencil
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil_clkwrk_0
Computing validity deps for hw_input_stencil_clkwrk_1
Computing validity deps for hw_input_stencil_clkwrk_2
Computing validity deps for hw_output_stencil_clkwrk_3
Computing validity deps for hw_output_stencil_clkwrk_4
Computing validity deps for hw_output_stencil_clkwrk_5
Computing validity deps for ratio_stencil
Computing validity deps for reciprocal_stencil
Computing validity deps for sharpen_stencil
Finite validity: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_2, gray_s0_x = hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = ratio_s0_y, hw_output_s0_x_xi_split_0 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = -3 + gray_s0_y, sharpen_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = blur_unnormalized_s0_y, blur_unnormalized_s1_x = blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_0, gray_s0_x = hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = -3 + hw_input_global_wrapper_s0_y_split_2, hw_output_s0_x_xi_split_2 = -3 + hw_input_global_wrapper_s0_x_split_2] : 3 <= hw_input_global_wrapper_s0_y_split_2 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_2 <= 60; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -3 + hw_input_global_wrapper_s0_y_split_1, hw_output_s0_x_xi_split_1 = -3 + hw_input_global_wrapper_s0_x_split_1] : 3 <= hw_input_global_wrapper_s0_y_split_1 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_1 <= 60; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = reciprocal_s0_y, ratio_s0_x = reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = sharpen_s0_y, ratio_s0_x = sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_1, gray_s0_x = hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = blur_unnormalized_s1_y, sharpen_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = -3 + hw_input_global_wrapper_s0_y_split_0, hw_output_s0_x_xi_split_0 = -3 + hw_input_global_wrapper_s0_x_split_0] : 3 <= hw_input_global_wrapper_s0_y_split_0 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_0 <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_reciprocal_stencil[root' = 0, reciprocal_s0_y = -3 + gray_s0_y, reciprocal_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 0 < gray_s0_y <= 58 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 < gray_s0_y <= 58 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 < gray_s0_y <= 58 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 < gray_s0_y <= 58 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 < gray_s0_y <= 58 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 < gray_s0_y <= 58 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 0 < gray_s0_y <= 58 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 6 <= gray_s0_x <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = ratio_s0_y, hw_output_s0_x_xi_split_2 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = ratio_s0_y, hw_output_s0_x_xi_split_1 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_2, gray_s0_x = hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  Dep = { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = ratio_s0_y, hw_output_s0_x_xi_split_0 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Dep = { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = -3 + gray_s0_y, sharpen_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60 }
  Dep = { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = blur_unnormalized_s0_y, blur_unnormalized_s1_x = blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_0, gray_s0_x = hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = -3 + hw_input_global_wrapper_s0_y_split_2, hw_output_s0_x_xi_split_2 = -3 + hw_input_global_wrapper_s0_x_split_2] : 3 <= hw_input_global_wrapper_s0_y_split_2 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_2 <= 60 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -3 + hw_input_global_wrapper_s0_y_split_1, hw_output_s0_x_xi_split_1 = -3 + hw_input_global_wrapper_s0_x_split_1] : 3 <= hw_input_global_wrapper_s0_y_split_1 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_1 <= 60 }
  Dep = { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = reciprocal_s0_y, ratio_s0_x = reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  Dep = { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = sharpen_s0_y, ratio_s0_x = sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_1, gray_s0_x = hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  Dep = { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = blur_unnormalized_s1_y, sharpen_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = -3 + hw_input_global_wrapper_s0_y_split_0, hw_output_s0_x_xi_split_0 = -3 + hw_input_global_wrapper_s0_x_split_0] : 3 <= hw_input_global_wrapper_s0_y_split_0 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_0 <= 60 }
  Dep = { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_reciprocal_stencil[root' = 0, reciprocal_s0_y = -3 + gray_s0_y, reciprocal_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60 }
  Dep = { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 0 < gray_s0_y <= 58 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 < gray_s0_y <= 58 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 < gray_s0_y <= 58 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 < gray_s0_y <= 58 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 < gray_s0_y <= 58 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 < gray_s0_y <= 58 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 0 < gray_s0_y <= 58 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 6 <= gray_s0_x <= 63 }
  Dep = { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = ratio_s0_y, hw_output_s0_x_xi_split_2 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Dep = { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = ratio_s0_y, hw_output_s0_x_xi_split_1 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Got deps
Schedule dim = 3
  scheduling dimension 0
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0] -> op_hcompute_hw_output_stencil_2[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0] -> op_hcompute_hw_output_stencil_1[root' = 0] }
  { op_hcompute_reciprocal_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_reciprocal_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_hw_output_stencil_2[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_hw_output_stencil_1[root' = 0] }
Consumed data...
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
bound: { op_hcompute_gray_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil_2[(0)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_gray_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_gray_stencil[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_ratio_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
bound: { op_hcompute_sharpen_stencil[root] -> op_hcompute_gray_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_sharpen_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[root] -> [(0)] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_blur_unnormalized_stencil[root' = 0] }
bound: { op_hcompute_blur_unnormalized_stencil_1[root] -> op_hcompute_blur_unnormalized_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_gray_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_gray_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_gray_stencil[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
bound: { op_hcompute_hw_output_stencil_2[root] -> op_hcompute_hw_input_global_wrapper_stencil_2[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
bound: { op_hcompute_hw_output_stencil_1[root] -> op_hcompute_hw_input_global_wrapper_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_reciprocal_stencil[root' = 0] }
bound: { op_hcompute_ratio_stencil[root] -> op_hcompute_reciprocal_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_ratio_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[root] -> [(0)] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
bound: { op_hcompute_ratio_stencil[root] -> op_hcompute_sharpen_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_ratio_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[root] -> [(0)] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
bound: { op_hcompute_gray_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_gray_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_gray_stencil[root] -> [(0)] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
bound: { op_hcompute_sharpen_stencil[root] -> op_hcompute_blur_unnormalized_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_sharpen_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
  { op_hcompute_reciprocal_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
bound: { op_hcompute_reciprocal_stencil[root] -> op_hcompute_gray_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_reciprocal_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_reciprocal_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_reciprocal_stencil[root] -> [(0)] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
bound: { op_hcompute_blur_unnormalized_stencil_1[root] -> op_hcompute_gray_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil_2[root] -> op_hcompute_ratio_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil_1[root] -> op_hcompute_ratio_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_gray_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil_2, s_op_hcompute_hw_input_global_wrapper_stencil_2, s_op_hcompute_hw_output_stencil_1, s_op_hcompute_ratio_stencil, s_op_hcompute_reciprocal_stencil, s_op_hcompute_sharpen_stencil, s_op_hcompute_blur_unnormalized_stencil_1, s_op_hcompute_hw_output_stencil, s_op_hcompute_blur_unnormalized_stencil] : s_op_hcompute_gray_stencil > 0 and s_op_hcompute_hw_input_global_wrapper_stencil_1 > 0 and s_op_hcompute_hw_input_global_wrapper_stencil > 0 and s_op_hcompute_hw_output_stencil_2 > 0 and s_op_hcompute_hw_input_global_wrapper_stencil_2 > 0 and s_op_hcompute_hw_output_stencil_1 > 0 and s_op_hcompute_ratio_stencil > 0 and s_op_hcompute_reciprocal_stencil > 0 and s_op_hcompute_sharpen_stencil > 0 and s_op_hcompute_blur_unnormalized_stencil_1 > 0 and s_op_hcompute_hw_output_stencil > 0 and s_op_hcompute_blur_unnormalized_stencil > 0 }
Writing problem to mod file...
  # of constraints: 12
  legal point  : { [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] }
  minimal point: 0
Schedule params...
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_reciprocal_stencil[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
  { op_hcompute_reciprocal_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_blur_unnormalized_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
Done with schedule
Clockwork schedules...
  op_hcompute_blur_unnormalized_stencil: { [i] -> [(i)] }
  op_hcompute_blur_unnormalized_stencil_1: { [i] -> [(i)] }
  op_hcompute_gray_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_2: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil_2: { [i] -> [(i)] }
  op_hcompute_ratio_stencil: { [i] -> [(i)] }
  op_hcompute_reciprocal_stencil: { [i] -> [(i)] }
  op_hcompute_sharpen_stencil: { [i] -> [(i)] }
  scheduling dimension 1
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2] -> op_hcompute_gray_stencil[gray_s0_y = hw_input_global_wrapper_s0_y_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0 = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = -3 + gray_s0_y] : 3 <= gray_s0_y <= 60 }
  { op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = blur_unnormalized_s0_y] : 0 <= blur_unnormalized_s0_y <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0] -> op_hcompute_gray_stencil[gray_s0_y = hw_input_global_wrapper_s0_y_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2] -> op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2 = -3 + hw_input_global_wrapper_s0_y_split_2] : 3 <= hw_input_global_wrapper_s0_y_split_2 <= 60 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1] -> op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1 = -3 + hw_input_global_wrapper_s0_y_split_1] : 3 <= hw_input_global_wrapper_s0_y_split_1 <= 60 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_ratio_stencil[ratio_s0_y = reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_ratio_stencil[ratio_s0_y = sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1] -> op_hcompute_gray_stencil[gray_s0_y = hw_input_global_wrapper_s0_y_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0 = -3 + hw_input_global_wrapper_s0_y_split_0] : 3 <= hw_input_global_wrapper_s0_y_split_0 <= 60 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_reciprocal_stencil[reciprocal_s0_y = -3 + gray_s0_y] : 3 <= gray_s0_y <= 60 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = gray_s0_y] : 0 <= gray_s0_y <= 57; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -2 + gray_s0_y] : 2 <= gray_s0_y <= 59; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -5 + gray_s0_y] : 5 <= gray_s0_y <= 62; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -6 + gray_s0_y] : 6 <= gray_s0_y <= 63; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -3 + gray_s0_y] : 3 <= gray_s0_y <= 60; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -1 + gray_s0_y] : 0 < gray_s0_y <= 58; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -4 + gray_s0_y] : 4 <= gray_s0_y <= 61 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2 = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1 = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
Consumed data...
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_2[(gray_s0_y)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_y] : 0 <= gray_s0_y <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_ratio_stencil[(hw_output_s0_y_yi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(hw_output_s0_y_yi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(hw_output_s0_y_yi_split_0)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_gray_stencil[(3 + sharpen_s0_y)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(3 + sharpen_s0_y)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(3 + sharpen_s0_y)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_blur_unnormalized_stencil[(blur_unnormalized_s1_y)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(blur_unnormalized_s1_y)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(blur_unnormalized_s1_y)] }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil[(gray_s0_y)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_y] : 0 <= gray_s0_y <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = 3 + hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[(3 + hw_output_s0_y_yi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(3 + hw_output_s0_y_yi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(3 + hw_output_s0_y_yi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = 3 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[(3 + hw_output_s0_y_yi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(3 + hw_output_s0_y_yi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(3 + hw_output_s0_y_yi_split_1)] }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_reciprocal_stencil[reciprocal_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_reciprocal_stencil[(ratio_s0_y)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_sharpen_stencil[(ratio_s0_y)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_1[(gray_s0_y)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_y] : 0 <= gray_s0_y <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[(sharpen_s0_y)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(sharpen_s0_y)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(sharpen_s0_y)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = 3 + hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[(3 + hw_output_s0_y_yi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(3 + hw_output_s0_y_yi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(3 + hw_output_s0_y_yi_split_0)] }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_gray_stencil[(3 + reciprocal_s0_y)] }
    affine upper bound on data needed: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> [(3 + reciprocal_s0_y)] }
      domain of bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> [(3 + reciprocal_s0_y)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 6 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 4 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 1 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 5 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 2 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[(6 + blur_unnormalized_s1_y)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(6 + blur_unnormalized_s1_y)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(6 + blur_unnormalized_s1_y)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_ratio_stencil[(hw_output_s0_y_yi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(hw_output_s0_y_yi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(hw_output_s0_y_yi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_ratio_stencil[(hw_output_s0_y_yi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(hw_output_s0_y_yi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(hw_output_s0_y_yi_split_1)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_gray_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_2, s_op_hcompute_blur_unnormalized_stencil_1, s_op_hcompute_blur_unnormalized_stencil, s_op_hcompute_hw_output_stencil, s_op_hcompute_ratio_stencil, s_op_hcompute_sharpen_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil_2, s_op_hcompute_hw_output_stencil_1, s_op_hcompute_reciprocal_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_ratio_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_sharpen_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_reciprocal_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_gray_stencil > 0 }
Writing problem to mod file...
  # of constraints: 23
  legal point  : { [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] }
  minimal point: -12
Schedule params...
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = 3 + hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = 3 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_reciprocal_stencil[reciprocal_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = 3 + hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 6 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 4 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 1 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 5 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 2 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
Done with schedule
Clockwork schedules...
  op_hcompute_blur_unnormalized_stencil: { [i] -> [(6 + i)] }
  op_hcompute_blur_unnormalized_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_gray_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_2: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_2: { [i] -> [(6 + i)] }
  op_hcompute_ratio_stencil: { [i] -> [(6 + i)] }
  op_hcompute_reciprocal_stencil: { [i] -> [(3 + i)] }
  op_hcompute_sharpen_stencil: { [i] -> [(6 + i)] }
  scheduling dimension 2
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_gray_stencil[gray_s0_x = hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0 = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_x <= 60 }
  { op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_gray_stencil[gray_s0_x = hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2 = -3 + hw_input_global_wrapper_s0_x_split_2] : 3 <= hw_input_global_wrapper_s0_x_split_2 <= 60 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1 = -3 + hw_input_global_wrapper_s0_x_split_1] : 3 <= hw_input_global_wrapper_s0_x_split_1 <= 60 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_ratio_stencil[ratio_s0_x = reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_ratio_stencil[ratio_s0_x = sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_gray_stencil[gray_s0_x = hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0 = -3 + hw_input_global_wrapper_s0_x_split_0] : 3 <= hw_input_global_wrapper_s0_x_split_0 <= 60 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_reciprocal_stencil[reciprocal_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_x <= 60 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = gray_s0_x] : 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -2 + gray_s0_x] : 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -5 + gray_s0_x] : 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -6 + gray_s0_x] : 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -3 + gray_s0_x] : 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -4 + gray_s0_x] : 4 <= gray_s0_x <= 61 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2 = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1 = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
Consumed data...
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_2[(gray_s0_x)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_x] : 0 <= gray_s0_x <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_ratio_stencil[(hw_output_s0_x_xi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(hw_output_s0_x_xi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(hw_output_s0_x_xi_split_0)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_gray_stencil[(3 + sharpen_s0_x)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(3 + sharpen_s0_x)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(3 + sharpen_s0_x)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_blur_unnormalized_stencil[(blur_unnormalized_s1_x)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil[(gray_s0_x)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_x] : 0 <= gray_s0_x <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = 3 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[(3 + hw_output_s0_x_xi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(3 + hw_output_s0_x_xi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(3 + hw_output_s0_x_xi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = 3 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[(3 + hw_output_s0_x_xi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(3 + hw_output_s0_x_xi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(3 + hw_output_s0_x_xi_split_1)] }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_reciprocal_stencil[reciprocal_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_reciprocal_stencil[(ratio_s0_x)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_sharpen_stencil[(ratio_s0_x)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_1[(gray_s0_x)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_x] : 0 <= gray_s0_x <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[(sharpen_s0_x)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(sharpen_s0_x)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(sharpen_s0_x)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = 3 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[(3 + hw_output_s0_x_xi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(3 + hw_output_s0_x_xi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(3 + hw_output_s0_x_xi_split_0)] }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_gray_stencil[(3 + reciprocal_s0_x)] }
    affine upper bound on data needed: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> [(3 + reciprocal_s0_x)] }
      domain of bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> [(3 + reciprocal_s0_x)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[(6 + blur_unnormalized_s1_x)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(6 + blur_unnormalized_s1_x)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(6 + blur_unnormalized_s1_x)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_ratio_stencil[(hw_output_s0_x_xi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(hw_output_s0_x_xi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(hw_output_s0_x_xi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_ratio_stencil[(hw_output_s0_x_xi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(hw_output_s0_x_xi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(hw_output_s0_x_xi_split_1)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_gray_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_2, s_op_hcompute_hw_output_stencil, s_op_hcompute_ratio_stencil, s_op_hcompute_sharpen_stencil, s_op_hcompute_blur_unnormalized_stencil_1, s_op_hcompute_blur_unnormalized_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil_2, s_op_hcompute_hw_output_stencil_1, s_op_hcompute_reciprocal_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_ratio_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_sharpen_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_reciprocal_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_gray_stencil > 0 }
Writing problem to mod file...
  # of constraints: 23
  legal point  : { [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] }
  minimal point: -12
Schedule params...
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = 3 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = 3 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_reciprocal_stencil[reciprocal_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = 3 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Done with schedule
Clockwork schedules...
  op_hcompute_blur_unnormalized_stencil: { [i] -> [(6 + i)] }
  op_hcompute_blur_unnormalized_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_gray_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_2: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_2: { [i] -> [(6 + i)] }
  op_hcompute_ratio_stencil: { [i] -> [(6 + i)] }
  op_hcompute_reciprocal_stencil: { [i] -> [(3 + i)] }
  op_hcompute_sharpen_stencil: { [i] -> [(6 + i)] }
Final schedule...
  op_hcompute_blur_unnormalized_stencil
    1*d2*1*1 + 1*6
    1*d1*1*1 + 1*6
    1*d0*1*1 + 1*0

  op_hcompute_blur_unnormalized_stencil_1
    1*d2*1*1 + 1*6
    1*d1*1*1 + 1*6
    1*d0*1*1 + 1*0

  op_hcompute_gray_stencil
    1*d2*1*1 + 1*0
    1*d1*1*1 + 1*0
    1*d0*1*1 + 1*0

  op_hcompute_hw_input_global_wrapper_stencil
    1*d2*1*1 + 1*0
    1*d1*1*1 + 1*0
    1*d0*1*1 + 1*0

  op_hcompute_hw_input_global_wrapper_stencil_1
    1*d2*1*1 + 1*0
    1*d1*1*1 + 1*0
    1*d0*1*1 + 1*0

  op_hcompute_hw_input_global_wrapper_stencil_2
    1*d2*1*1 + 1*0
    1*d1*1*1 + 1*0
    1*d0*1*1 + 1*0

  op_hcompute_hw_output_stencil
    1*d2*1*1 + 1*6
    1*d1*1*1 + 1*6
    1*d0*1*1 + 1*0

  op_hcompute_hw_output_stencil_1
    1*d2*1*1 + 1*6
    1*d1*1*1 + 1*6
    1*d0*1*1 + 1*0

  op_hcompute_hw_output_stencil_2
    1*d2*1*1 + 1*6
    1*d1*1*1 + 1*6
    1*d0*1*1 + 1*0

  op_hcompute_ratio_stencil
    1*d2*1*1 + 1*6
    1*d1*1*1 + 1*6
    1*d0*1*1 + 1*0

  op_hcompute_reciprocal_stencil
    1*d2*1*1 + 1*3
    1*d1*1*1 + 1*3
    1*d0*1*1 + 1*0

  op_hcompute_sharpen_stencil
    1*d2*1*1 + 1*6
    1*d1*1*1 + 1*6
    1*d0*1*1 + 1*0

Sched expr: 1*d2 + 6
Sched expr: 1*d1 + 6
Sched expr: 1*d0 + 0
Map str: { op_hcompute_blur_unnormalized_stencil[d0, d1, d2] -> [1*d2 + 6, 1*d1 + 6, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 6
Sched expr: 1*d1 + 6
Sched expr: 1*d0 + 0
Map str: { op_hcompute_blur_unnormalized_stencil_1[d0, d1, d2] -> [1*d2 + 6, 1*d1 + 6, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 0
Sched expr: 1*d1 + 0
Sched expr: 1*d0 + 0
Map str: { op_hcompute_gray_stencil[d0, d1, d2] -> [1*d2 + 0, 1*d1 + 0, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 0
Sched expr: 1*d1 + 0
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_input_global_wrapper_stencil[d0, d1, d2] -> [1*d2 + 0, 1*d1 + 0, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 0
Sched expr: 1*d1 + 0
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_input_global_wrapper_stencil_1[d0, d1, d2] -> [1*d2 + 0, 1*d1 + 0, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 0
Sched expr: 1*d1 + 0
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_input_global_wrapper_stencil_2[d0, d1, d2] -> [1*d2 + 0, 1*d1 + 0, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 6
Sched expr: 1*d1 + 6
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_output_stencil[d0, d1, d2] -> [1*d2 + 6, 1*d1 + 6, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 6
Sched expr: 1*d1 + 6
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_output_stencil_1[d0, d1, d2] -> [1*d2 + 6, 1*d1 + 6, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 6
Sched expr: 1*d1 + 6
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_output_stencil_2[d0, d1, d2] -> [1*d2 + 6, 1*d1 + 6, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 6
Sched expr: 1*d1 + 6
Sched expr: 1*d0 + 0
Map str: { op_hcompute_ratio_stencil[d0, d1, d2] -> [1*d2 + 6, 1*d1 + 6, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 3
Sched expr: 1*d1 + 3
Sched expr: 1*d0 + 0
Map str: { op_hcompute_reciprocal_stencil[d0, d1, d2] -> [1*d2 + 3, 1*d1 + 3, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 6
Sched expr: 1*d1 + 6
Sched expr: 1*d0 + 0
Map str: { op_hcompute_sharpen_stencil[d0, d1, d2] -> [1*d2 + 6, 1*d1 + 6, 1*d0 + 0] }
map got str
Clockwork schedule...
  { op_hcompute_hw_output_stencil_1[d0, d1, d2] -> [6 + d2, 6 + d1, d0] }
  { op_hcompute_hw_output_stencil_2[d0, d1, d2] -> [6 + d2, 6 + d1, d0] }
  { op_hcompute_gray_stencil[d0, d1, d2] -> [d2, d1, d0] }
  { op_hcompute_ratio_stencil[d0, d1, d2] -> [6 + d2, 6 + d1, d0] }
  { op_hcompute_blur_unnormalized_stencil[d0, d1, d2] -> [6 + d2, 6 + d1, d0] }
  { op_hcompute_hw_input_global_wrapper_stencil_2[d0, d1, d2] -> [d2, d1, d0] }
  { op_hcompute_blur_unnormalized_stencil_1[d0, d1, d2] -> [6 + d2, 6 + d1, d0] }
  { op_hcompute_hw_output_stencil[d0, d1, d2] -> [6 + d2, 6 + d1, d0] }
  { op_hcompute_hw_input_global_wrapper_stencil_1[d0, d1, d2] -> [d2, d1, d0] }
  { op_hcompute_reciprocal_stencil[d0, d1, d2] -> [3 + d2, 3 + d1, d0] }
  { op_hcompute_hw_input_global_wrapper_stencil[d0, d1, d2] -> [d2, d1, d0] }
  { op_hcompute_sharpen_stencil[d0, d1, d2] -> [6 + d2, 6 + d1, d0] }
Domain...
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
bounds...{ [i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
lengths
1
64
64
1
Fused iis
  4096
  64
  1
Finite validity: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_2, gray_s0_x = hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = ratio_s0_y, hw_output_s0_x_xi_split_0 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = -3 + gray_s0_y, sharpen_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = blur_unnormalized_s0_y, blur_unnormalized_s1_x = blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_0, gray_s0_x = hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = -3 + hw_input_global_wrapper_s0_y_split_2, hw_output_s0_x_xi_split_2 = -3 + hw_input_global_wrapper_s0_x_split_2] : 3 <= hw_input_global_wrapper_s0_y_split_2 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_2 <= 60; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -3 + hw_input_global_wrapper_s0_y_split_1, hw_output_s0_x_xi_split_1 = -3 + hw_input_global_wrapper_s0_x_split_1] : 3 <= hw_input_global_wrapper_s0_y_split_1 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_1 <= 60; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = reciprocal_s0_y, ratio_s0_x = reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = sharpen_s0_y, ratio_s0_x = sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_1, gray_s0_x = hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = blur_unnormalized_s1_y, sharpen_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = -3 + hw_input_global_wrapper_s0_y_split_0, hw_output_s0_x_xi_split_0 = -3 + hw_input_global_wrapper_s0_x_split_0] : 3 <= hw_input_global_wrapper_s0_y_split_0 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_0 <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_reciprocal_stencil[root' = 0, reciprocal_s0_y = -3 + gray_s0_y, reciprocal_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 0 < gray_s0_y <= 58 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 < gray_s0_y <= 58 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 < gray_s0_y <= 58 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 < gray_s0_y <= 58 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 < gray_s0_y <= 58 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 < gray_s0_y <= 58 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 0 < gray_s0_y <= 58 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 6 <= gray_s0_x <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = ratio_s0_y, hw_output_s0_x_xi_split_2 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = ratio_s0_y, hw_output_s0_x_xi_split_1 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_2, gray_s0_x = hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  Dep = { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = ratio_s0_y, hw_output_s0_x_xi_split_0 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Dep = { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = -3 + gray_s0_y, sharpen_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60 }
  Dep = { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = blur_unnormalized_s0_y, blur_unnormalized_s1_x = blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_0, gray_s0_x = hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = -3 + hw_input_global_wrapper_s0_y_split_2, hw_output_s0_x_xi_split_2 = -3 + hw_input_global_wrapper_s0_x_split_2] : 3 <= hw_input_global_wrapper_s0_y_split_2 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_2 <= 60 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -3 + hw_input_global_wrapper_s0_y_split_1, hw_output_s0_x_xi_split_1 = -3 + hw_input_global_wrapper_s0_x_split_1] : 3 <= hw_input_global_wrapper_s0_y_split_1 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_1 <= 60 }
  Dep = { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = reciprocal_s0_y, ratio_s0_x = reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  Dep = { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = sharpen_s0_y, ratio_s0_x = sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_1, gray_s0_x = hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  Dep = { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = blur_unnormalized_s1_y, sharpen_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = -3 + hw_input_global_wrapper_s0_y_split_0, hw_output_s0_x_xi_split_0 = -3 + hw_input_global_wrapper_s0_x_split_0] : 3 <= hw_input_global_wrapper_s0_y_split_0 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_0 <= 60 }
  Dep = { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_reciprocal_stencil[root' = 0, reciprocal_s0_y = -3 + gray_s0_y, reciprocal_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60 }
  Dep = { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 0 < gray_s0_y <= 58 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 < gray_s0_y <= 58 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 < gray_s0_y <= 58 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 < gray_s0_y <= 58 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 < gray_s0_y <= 58 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 4 <= gray_s0_x <= 61; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 < gray_s0_y <= 58 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 0 < gray_s0_y <= 58 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 6 <= gray_s0_x <= 63 }
  Dep = { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = ratio_s0_y, hw_output_s0_x_xi_split_2 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Dep = { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = ratio_s0_y, hw_output_s0_x_xi_split_1 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Got deps
Schedule dim = 3
  scheduling dimension 0
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0] -> op_hcompute_hw_output_stencil_2[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0] -> op_hcompute_hw_output_stencil_1[root' = 0] }
  { op_hcompute_reciprocal_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_reciprocal_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_hw_output_stencil_2[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_hw_output_stencil_1[root' = 0] }
Consumed data...
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
bound: { op_hcompute_gray_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil_2[(0)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_gray_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_gray_stencil[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_ratio_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
bound: { op_hcompute_sharpen_stencil[root] -> op_hcompute_gray_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_sharpen_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[root] -> [(0)] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_blur_unnormalized_stencil[root' = 0] }
bound: { op_hcompute_blur_unnormalized_stencil_1[root] -> op_hcompute_blur_unnormalized_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_gray_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_gray_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_gray_stencil[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
bound: { op_hcompute_hw_output_stencil_2[root] -> op_hcompute_hw_input_global_wrapper_stencil_2[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
bound: { op_hcompute_hw_output_stencil_1[root] -> op_hcompute_hw_input_global_wrapper_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_reciprocal_stencil[root' = 0] }
bound: { op_hcompute_ratio_stencil[root] -> op_hcompute_reciprocal_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_ratio_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[root] -> [(0)] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
bound: { op_hcompute_ratio_stencil[root] -> op_hcompute_sharpen_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_ratio_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[root] -> [(0)] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
bound: { op_hcompute_gray_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_gray_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_gray_stencil[root] -> [(0)] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
bound: { op_hcompute_sharpen_stencil[root] -> op_hcompute_blur_unnormalized_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_sharpen_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
  { op_hcompute_reciprocal_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
bound: { op_hcompute_reciprocal_stencil[root] -> op_hcompute_gray_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_reciprocal_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_reciprocal_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_reciprocal_stencil[root] -> [(0)] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
bound: { op_hcompute_blur_unnormalized_stencil_1[root] -> op_hcompute_gray_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil_2[root] -> op_hcompute_ratio_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[root] -> [(0)] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
bound: { op_hcompute_hw_output_stencil_1[root] -> op_hcompute_ratio_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[root] -> [(0)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_gray_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_2, s_op_hcompute_hw_output_stencil, s_op_hcompute_ratio_stencil, s_op_hcompute_sharpen_stencil, s_op_hcompute_blur_unnormalized_stencil_1, s_op_hcompute_blur_unnormalized_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil_2, s_op_hcompute_hw_output_stencil_1, s_op_hcompute_reciprocal_stencil] : s_op_hcompute_gray_stencil > 0 and s_op_hcompute_hw_input_global_wrapper_stencil_2 > 0 and s_op_hcompute_hw_output_stencil > 0 and s_op_hcompute_ratio_stencil > 0 and s_op_hcompute_sharpen_stencil > 0 and s_op_hcompute_blur_unnormalized_stencil_1 > 0 and s_op_hcompute_blur_unnormalized_stencil > 0 and s_op_hcompute_hw_input_global_wrapper_stencil_1 > 0 and s_op_hcompute_hw_input_global_wrapper_stencil > 0 and s_op_hcompute_hw_output_stencil_2 > 0 and s_op_hcompute_hw_output_stencil_1 > 0 and s_op_hcompute_reciprocal_stencil > 0 }
Writing problem to mod file...
  # of constraints: 12
  legal point  : { [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] }
  minimal point: 0
Schedule params...
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_blur_unnormalized_stencil[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
  { op_hcompute_gray_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_2[root' = 0] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil_1[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_reciprocal_stencil[root' = 0] }
  { op_hcompute_ratio_stencil[root = 0] -> op_hcompute_sharpen_stencil[root' = 0] }
  { op_hcompute_sharpen_stencil[root = 0] -> op_hcompute_blur_unnormalized_stencil_1[root' = 0] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
  { op_hcompute_reciprocal_stencil[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0] -> op_hcompute_gray_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil_2[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil_1[root = 0] -> op_hcompute_ratio_stencil[root' = 0] }
Done with schedule
Clockwork schedules...
  op_hcompute_blur_unnormalized_stencil: { [i] -> [(i)] }
  op_hcompute_blur_unnormalized_stencil_1: { [i] -> [(i)] }
  op_hcompute_gray_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_2: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil_2: { [i] -> [(i)] }
  op_hcompute_ratio_stencil: { [i] -> [(i)] }
  op_hcompute_reciprocal_stencil: { [i] -> [(i)] }
  op_hcompute_sharpen_stencil: { [i] -> [(i)] }
  scheduling dimension 1
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2] -> op_hcompute_gray_stencil[gray_s0_y = hw_input_global_wrapper_s0_y_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0 = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = -3 + gray_s0_y] : 3 <= gray_s0_y <= 60 }
  { op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = blur_unnormalized_s0_y] : 0 <= blur_unnormalized_s0_y <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0] -> op_hcompute_gray_stencil[gray_s0_y = hw_input_global_wrapper_s0_y_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2] -> op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2 = -3 + hw_input_global_wrapper_s0_y_split_2] : 3 <= hw_input_global_wrapper_s0_y_split_2 <= 60 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1] -> op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1 = -3 + hw_input_global_wrapper_s0_y_split_1] : 3 <= hw_input_global_wrapper_s0_y_split_1 <= 60 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_ratio_stencil[ratio_s0_y = reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_ratio_stencil[ratio_s0_y = sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1] -> op_hcompute_gray_stencil[gray_s0_y = hw_input_global_wrapper_s0_y_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0 = -3 + hw_input_global_wrapper_s0_y_split_0] : 3 <= hw_input_global_wrapper_s0_y_split_0 <= 60 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_reciprocal_stencil[reciprocal_s0_y = -3 + gray_s0_y] : 3 <= gray_s0_y <= 60 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = gray_s0_y] : 0 <= gray_s0_y <= 57; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -2 + gray_s0_y] : 2 <= gray_s0_y <= 59; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -5 + gray_s0_y] : 5 <= gray_s0_y <= 62; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -6 + gray_s0_y] : 6 <= gray_s0_y <= 63; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -3 + gray_s0_y] : 3 <= gray_s0_y <= 60; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -1 + gray_s0_y] : 0 < gray_s0_y <= 58; op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = -4 + gray_s0_y] : 4 <= gray_s0_y <= 61 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2 = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1 = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
Consumed data...
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_2[(gray_s0_y)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_y] : 0 <= gray_s0_y <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_ratio_stencil[(hw_output_s0_y_yi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(hw_output_s0_y_yi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(hw_output_s0_y_yi_split_0)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_gray_stencil[(3 + sharpen_s0_y)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(3 + sharpen_s0_y)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(3 + sharpen_s0_y)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_blur_unnormalized_stencil[(blur_unnormalized_s1_y)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(blur_unnormalized_s1_y)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(blur_unnormalized_s1_y)] }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil[(gray_s0_y)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_y] : 0 <= gray_s0_y <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = 3 + hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[(3 + hw_output_s0_y_yi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(3 + hw_output_s0_y_yi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(3 + hw_output_s0_y_yi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = 3 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[(3 + hw_output_s0_y_yi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(3 + hw_output_s0_y_yi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(3 + hw_output_s0_y_yi_split_1)] }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_reciprocal_stencil[reciprocal_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_reciprocal_stencil[(ratio_s0_y)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_sharpen_stencil[(ratio_s0_y)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_y] -> [(ratio_s0_y)] }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_1[(gray_s0_y)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_y] : 0 <= gray_s0_y <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_y] -> [(gray_s0_y)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[(sharpen_s0_y)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(sharpen_s0_y)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_y] -> [(sharpen_s0_y)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = 3 + hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[(3 + hw_output_s0_y_yi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(3 + hw_output_s0_y_yi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> [(3 + hw_output_s0_y_yi_split_0)] }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_gray_stencil[(3 + reciprocal_s0_y)] }
    affine upper bound on data needed: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> [(3 + reciprocal_s0_y)] }
      domain of bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
Extracting linear rational approximation: { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> [(3 + reciprocal_s0_y)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 6 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 4 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 1 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 5 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 2 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[(6 + blur_unnormalized_s1_y)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(6 + blur_unnormalized_s1_y)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> [(6 + blur_unnormalized_s1_y)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_ratio_stencil[(hw_output_s0_y_yi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(hw_output_s0_y_yi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> [(hw_output_s0_y_yi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_ratio_stencil[(hw_output_s0_y_yi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(hw_output_s0_y_yi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> [(hw_output_s0_y_yi_split_1)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_gray_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_2, s_op_hcompute_hw_output_stencil, s_op_hcompute_ratio_stencil, s_op_hcompute_sharpen_stencil, s_op_hcompute_blur_unnormalized_stencil_1, s_op_hcompute_blur_unnormalized_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil_2, s_op_hcompute_hw_output_stencil_1, s_op_hcompute_reciprocal_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_ratio_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_sharpen_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_reciprocal_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_gray_stencil > 0 }
Writing problem to mod file...
  # of constraints: 23
  legal point  : { [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] }
  minimal point: -12
Schedule params...
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
  { op_hcompute_gray_stencil[gray_s0_y] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = gray_s0_y] : 0 <= gray_s0_y <= 63 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_y_split_2 = 3 + hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_y_split_1 = 3 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_reciprocal_stencil[reciprocal_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_y] -> op_hcompute_sharpen_stencil[sharpen_s0_y = ratio_s0_y] : 0 <= ratio_s0_y <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_y] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y = sharpen_s0_y] : 0 <= sharpen_s0_y <= 57 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0 = 3 + hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + reciprocal_s0_y] : 0 <= reciprocal_s0_y <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 6 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 4 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 1 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 3 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 5 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_y] -> op_hcompute_gray_stencil[gray_s0_y = 2 + blur_unnormalized_s1_y] : 0 <= blur_unnormalized_s1_y <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_y_yi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_y = hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 }
Done with schedule
Clockwork schedules...
  op_hcompute_blur_unnormalized_stencil: { [i] -> [(6 + i)] }
  op_hcompute_blur_unnormalized_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_gray_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_2: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_2: { [i] -> [(6 + i)] }
  op_hcompute_ratio_stencil: { [i] -> [(6 + i)] }
  op_hcompute_reciprocal_stencil: { [i] -> [(3 + i)] }
  op_hcompute_sharpen_stencil: { [i] -> [(6 + i)] }
  scheduling dimension 2
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_gray_stencil[gray_s0_x = hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0 = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_x <= 60 }
  { op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_gray_stencil[gray_s0_x = hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2] -> op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2 = -3 + hw_input_global_wrapper_s0_x_split_2] : 3 <= hw_input_global_wrapper_s0_x_split_2 <= 60 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1 = -3 + hw_input_global_wrapper_s0_x_split_1] : 3 <= hw_input_global_wrapper_s0_x_split_1 <= 60 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_ratio_stencil[ratio_s0_x = reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_ratio_stencil[ratio_s0_x = sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1] -> op_hcompute_gray_stencil[gray_s0_x = hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0 = -3 + hw_input_global_wrapper_s0_x_split_0] : 3 <= hw_input_global_wrapper_s0_x_split_0 <= 60 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_reciprocal_stencil[reciprocal_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_x <= 60 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = gray_s0_x] : 0 <= gray_s0_x <= 57; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -2 + gray_s0_x] : 2 <= gray_s0_x <= 59; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -5 + gray_s0_x] : 5 <= gray_s0_x <= 62; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -6 + gray_s0_x] : 6 <= gray_s0_x <= 63; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -3 + gray_s0_x] : 3 <= gray_s0_x <= 60; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 < gray_s0_x <= 58; op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = -4 + gray_s0_x] : 4 <= gray_s0_x <= 61 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2 = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1 = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
Consumed data...
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_2[(gray_s0_x)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_x] : 0 <= gray_s0_x <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_ratio_stencil[(hw_output_s0_x_xi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(hw_output_s0_x_xi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(hw_output_s0_x_xi_split_0)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_gray_stencil[(3 + sharpen_s0_x)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(3 + sharpen_s0_x)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(3 + sharpen_s0_x)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_blur_unnormalized_stencil[(blur_unnormalized_s1_x)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(blur_unnormalized_s1_x)] }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil[(gray_s0_x)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_x] : 0 <= gray_s0_x <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = 3 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[(3 + hw_output_s0_x_xi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(3 + hw_output_s0_x_xi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(3 + hw_output_s0_x_xi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = 3 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[(3 + hw_output_s0_x_xi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(3 + hw_output_s0_x_xi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(3 + hw_output_s0_x_xi_split_1)] }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_reciprocal_stencil[reciprocal_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_reciprocal_stencil[(ratio_s0_x)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
bound: { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_sharpen_stencil[(ratio_s0_x)] }
    affine upper bound on data needed: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
      domain of bound: { op_hcompute_ratio_stencil[ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_ratio_stencil[ratio_s0_x] -> [(ratio_s0_x)] }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
bound: { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_1[(gray_s0_x)] }
    affine upper bound on data needed: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
      domain of bound: { op_hcompute_gray_stencil[gray_s0_x] : 0 <= gray_s0_x <= 63 }
Extracting linear rational approximation: { op_hcompute_gray_stencil[gray_s0_x] -> [(gray_s0_x)] }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[(sharpen_s0_x)] }
    affine upper bound on data needed: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(sharpen_s0_x)] }
      domain of bound: { op_hcompute_sharpen_stencil[sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_sharpen_stencil[sharpen_s0_x] -> [(sharpen_s0_x)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = 3 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[(3 + hw_output_s0_x_xi_split_0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(3 + hw_output_s0_x_xi_split_0)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> [(3 + hw_output_s0_x_xi_split_0)] }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_gray_stencil[(3 + reciprocal_s0_x)] }
    affine upper bound on data needed: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> [(3 + reciprocal_s0_x)] }
      domain of bound: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
Extracting linear rational approximation: { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> [(3 + reciprocal_s0_x)] }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[(6 + blur_unnormalized_s1_x)] }
    affine upper bound on data needed: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(6 + blur_unnormalized_s1_x)] }
      domain of bound: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
Extracting linear rational approximation: { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> [(6 + blur_unnormalized_s1_x)] }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_ratio_stencil[(hw_output_s0_x_xi_split_2)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(hw_output_s0_x_xi_split_2)] }
      domain of bound: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> [(hw_output_s0_x_xi_split_2)] }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_ratio_stencil[(hw_output_s0_x_xi_split_1)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(hw_output_s0_x_xi_split_1)] }
      domain of bound: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> [(hw_output_s0_x_xi_split_1)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_gray_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_2, s_op_hcompute_hw_output_stencil, s_op_hcompute_ratio_stencil, s_op_hcompute_sharpen_stencil, s_op_hcompute_blur_unnormalized_stencil_1, s_op_hcompute_blur_unnormalized_stencil, s_op_hcompute_hw_input_global_wrapper_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil_2, s_op_hcompute_hw_output_stencil_1, s_op_hcompute_reciprocal_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_ratio_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_sharpen_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_blur_unnormalized_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_2 = s_op_hcompute_gray_stencil and s_op_hcompute_hw_output_stencil_1 = s_op_hcompute_gray_stencil and s_op_hcompute_reciprocal_stencil = s_op_hcompute_gray_stencil and s_op_hcompute_gray_stencil > 0 }
Writing problem to mod file...
  # of constraints: 23
  legal point  : { [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] }
  minimal point: -12
Schedule params...
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_blur_unnormalized_stencil[blur_unnormalized_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
  { op_hcompute_gray_stencil[gray_s0_x] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = gray_s0_x] : 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_hw_input_global_wrapper_stencil_2[hw_input_global_wrapper_s0_x_split_2 = 3 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil_1[hw_input_global_wrapper_s0_x_split_1 = 3 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_reciprocal_stencil[reciprocal_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_ratio_stencil[ratio_s0_x] -> op_hcompute_sharpen_stencil[sharpen_s0_x = ratio_s0_x] : 0 <= ratio_s0_x <= 57 }
  { op_hcompute_sharpen_stencil[sharpen_s0_x] -> op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x = sharpen_s0_x] : 0 <= sharpen_s0_x <= 57 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x_split_0 = 3 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_reciprocal_stencil[reciprocal_s0_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[blur_unnormalized_s1_x] -> op_hcompute_gray_stencil[gray_s0_x = 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_hw_output_stencil_2[hw_output_s0_x_xi_split_2] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_hw_output_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_ratio_stencil[ratio_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Done with schedule
Clockwork schedules...
  op_hcompute_blur_unnormalized_stencil: { [i] -> [(6 + i)] }
  op_hcompute_blur_unnormalized_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_gray_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil_2: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_1: { [i] -> [(6 + i)] }
  op_hcompute_hw_output_stencil_2: { [i] -> [(6 + i)] }
  op_hcompute_ratio_stencil: { [i] -> [(6 + i)] }
  op_hcompute_reciprocal_stencil: { [i] -> [(3 + i)] }
  op_hcompute_sharpen_stencil: { [i] -> [(6 + i)] }
Original Loop iis
op_hcompute_hw_input_global_wrapper_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_input_global_wrapper_stencil
  hw_input_global_wrapper_s0_y_split_0 q: 1, d = 0
    ii = 64
op_hcompute_hw_input_global_wrapper_stencil
  hw_input_global_wrapper_s0_x_split_0 q: 1, d = 0
    ii = 1
op_hcompute_hw_input_global_wrapper_stencil_1
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_input_global_wrapper_stencil_1
  hw_input_global_wrapper_s0_y_split_1 q: 1, d = 0
    ii = 64
op_hcompute_hw_input_global_wrapper_stencil_1
  hw_input_global_wrapper_s0_x_split_1 q: 1, d = 0
    ii = 1
op_hcompute_hw_input_global_wrapper_stencil_2
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_input_global_wrapper_stencil_2
  hw_input_global_wrapper_s0_y_split_2 q: 1, d = 0
    ii = 64
op_hcompute_hw_input_global_wrapper_stencil_2
  hw_input_global_wrapper_s0_x_split_2 q: 1, d = 0
    ii = 1
op_hcompute_gray_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_gray_stencil
  gray_s0_y q: 1, d = 0
    ii = 64
op_hcompute_gray_stencil
  gray_s0_x q: 1, d = 0
    ii = 1
op_hcompute_reciprocal_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_reciprocal_stencil
  reciprocal_s0_y q: 1, d = 3
    ii = 64
op_hcompute_reciprocal_stencil
  reciprocal_s0_x q: 1, d = 3
    ii = 1
op_hcompute_blur_unnormalized_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_blur_unnormalized_stencil
  blur_unnormalized_s0_y q: 1, d = 6
    ii = 64
op_hcompute_blur_unnormalized_stencil
  blur_unnormalized_s0_x q: 1, d = 6
    ii = 1
op_hcompute_blur_unnormalized_stencil_1
  root q: 1, d = 0
    ii = 4096
op_hcompute_blur_unnormalized_stencil_1
  blur_unnormalized_s1_y q: 1, d = 6
    ii = 64
op_hcompute_blur_unnormalized_stencil_1
  blur_unnormalized_s1_x q: 1, d = 6
    ii = 1
op_hcompute_sharpen_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_sharpen_stencil
  sharpen_s0_y q: 1, d = 6
    ii = 64
op_hcompute_sharpen_stencil
  sharpen_s0_x q: 1, d = 6
    ii = 1
op_hcompute_ratio_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_ratio_stencil
  ratio_s0_y q: 1, d = 6
    ii = 64
op_hcompute_ratio_stencil
  ratio_s0_x q: 1, d = 6
    ii = 1
op_hcompute_hw_output_stencil
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_output_stencil
  hw_output_s0_y_yi_split_0 q: 1, d = 6
    ii = 64
op_hcompute_hw_output_stencil
  hw_output_s0_x_xi_split_0 q: 1, d = 6
    ii = 1
op_hcompute_hw_output_stencil_1
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_output_stencil_1
  hw_output_s0_y_yi_split_1 q: 1, d = 6
    ii = 64
op_hcompute_hw_output_stencil_1
  hw_output_s0_x_xi_split_1 q: 1, d = 6
    ii = 1
op_hcompute_hw_output_stencil_2
  root q: 1, d = 0
    ii = 4096
op_hcompute_hw_output_stencil_2
  hw_output_s0_y_yi_split_2 q: 1, d = 6
    ii = 64
op_hcompute_hw_output_stencil_2
  hw_output_s0_x_xi_split_2 q: 1, d = 6
    ii = 1
inner ops: op_hcompute_hw_input_global_wrapper_stencil
inner ops: op_hcompute_hw_input_global_wrapper_stencil, offset: 0
inner ops: op_hcompute_hw_input_global_wrapper_stencil_1
inner ops: op_hcompute_hw_input_global_wrapper_stencil_1, offset: 0
inner ops: op_hcompute_hw_input_global_wrapper_stencil_2
inner ops: op_hcompute_hw_input_global_wrapper_stencil_2, offset: 0
inner ops: op_hcompute_gray_stencil
inner ops: op_hcompute_gray_stencil, offset: 0
inner ops: op_hcompute_reciprocal_stencil
inner ops: op_hcompute_reciprocal_stencil, offset: 0
inner ops: op_hcompute_blur_unnormalized_stencil
inner ops: op_hcompute_blur_unnormalized_stencil, offset: 0
inner ops: op_hcompute_blur_unnormalized_stencil_1
force inner op: op_hcompute_blur_unnormalized_stencil, has same offset as update: 0
inner ops: op_hcompute_blur_unnormalized_stencil_1, offset: 0
inner ops: op_hcompute_sharpen_stencil
inner ops: op_hcompute_sharpen_stencil, offset: 0
inner ops: op_hcompute_ratio_stencil
inner ops: op_hcompute_ratio_stencil, offset: 1
inner ops: op_hcompute_hw_output_stencil
inner ops: op_hcompute_hw_output_stencil, offset: 1
inner ops: op_hcompute_hw_output_stencil_1
inner ops: op_hcompute_hw_output_stencil_1, offset: 1
inner ops: op_hcompute_hw_output_stencil_2
inner ops: op_hcompute_hw_output_stencil_2, offset: 1
schedule for n: { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
orginal schedule before relax: { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Start times...
{ start_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; start_op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; start_op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; start_op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; start_op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; start_op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; start_op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; start_op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; start_op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; start_op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  pre adjustment min: { [0] }
Adjusting delays of unsharp
schedule for n: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
sorted kernel: {}
sorted kernel: {blur_unnormalized_s0_y}
sorted kernel: {blur_unnormalized_s0_y}
sorted kernel: {blur_unnormalized_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y, sharpen_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y, sharpen_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y, sharpen_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y, sharpen_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y, sharpen_s0_y, ratio_s0_y}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y, sharpen_s0_y, ratio_s0_y, hw_output_s0_y_yi_split_0}
sorted kernel: {blur_unnormalized_s0_y, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_y_split_2, gray_s0_y, blur_unnormalized_s1_y, reciprocal_s0_y, sharpen_s0_y, ratio_s0_y, hw_output_s0_y_yi_split_0, hw_output_s0_y_yi_split_1}
Adjusting delay of blur_unnormalized_s0_y
Adjusting delay of hw_input_global_wrapper_s0_y_split_0
read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
Kernel <hw_input_global_wrapper_s0_y_split_0> has Delay slack: 0
Offset with in parent: 0
Adjusting delay of hw_input_global_wrapper_s0_y_split_1
read map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 0] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
Kernel <hw_input_global_wrapper_s0_y_split_1> has Delay slack: 0
Offset with in parent: 0
Adjusting delay of hw_input_global_wrapper_s0_y_split_2
read map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 0] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
Kernel <hw_input_global_wrapper_s0_y_split_2> has Delay slack: 0
Offset with in parent: 0
Adjusting delay of gray_s0_y
read map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
write map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0; [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0; [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : { [i0] -> [i0] : 0 <= i0 <= 4095 }
DDs          : { [0] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
    Consumers: op_hcompute_gray_stencil
    sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0; [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0; [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : { [i0] -> [i0] : 0 <= i0 <= 4095 }
DDs          : { [0] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil_1
    sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
    Consumers: op_hcompute_gray_stencil
    sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0; [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0; [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : { [i0] -> [i0] : 0 <= i0 <= 4095 }
DDs          : { [0] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil_2
    sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
    Consumers: op_hcompute_gray_stencil
    sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Kernel <gray_s0_y> has Delay slack: 0
Offset with in parent: 0
Adjusting delay of blur_unnormalized_s1_y
read map: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
write map: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
writes: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> blur_unnormalized_stencil_clkwrk_dsa6[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
Time to read : { [i0] -> gray_stencil[o0, -1 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -2 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -3 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -4 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -5 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -64 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -65 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -66 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -67 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -68 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -69 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -70 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -128 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -129 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -130 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -131 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -132 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -133 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -134 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -192 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -193 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -194 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -195 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -196 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -197 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -198 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -256 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -257 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -258 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -259 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -260 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -261 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -262 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -320 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -321 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -322 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -323 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -324 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -325 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -326 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -385 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -386 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -387 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -388 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -389 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> blur_unnormalized_stencil_clkwrk_dsa6[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [i0] : 384 <= i0 <= 4095 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_blur_unnormalized_stencil
    sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
    Consumers: op_hcompute_blur_unnormalized_stencil_1
    sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
write map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -1 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -2 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -3 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -4 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -5 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0; [i0] -> gray_stencil[o0, -64 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -65 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -66 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -67 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -68 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -69 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -70 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0; [i0] -> gray_stencil[o0, -128 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -129 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -130 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -131 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -132 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -133 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -134 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0; [i0] -> gray_stencil[o0, -192 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -193 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -194 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -195 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -196 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -197 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -198 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> gray_stencil[o0, -256 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -257 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -258 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -259 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -260 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -261 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -262 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0; [i0] -> gray_stencil[o0, -320 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -321 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -322 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -323 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -324 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -325 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -326 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0; [i0] -> gray_stencil[o0, -385 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -386 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -387 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -388 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> gray_stencil[o0, -389 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0; [i0] -> blur_unnormalized_stencil_clkwrk_dsa6[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [389 + i0] : -5 <= i0 <= 3706 and 64*floor((5 + i0)/64) < i0; [i0] -> [388 + i0] : -4 <= i0 <= 3707 and 64*floor((4 + i0)/64) <= -2 + i0; [i0] -> [387 + i0] : -3 <= i0 <= 3708 and 64*floor((3 + i0)/64) <= -3 + i0; [i0] -> [386 + i0] : -2 <= i0 <= 3709 and 64*floor((2 + i0)/64) <= -4 + i0; [i0] -> [385 + i0] : -1 <= i0 <= 3710 and 64*floor((1 + i0)/64) <= -5 + i0; [i0] -> [326 + i0] : 58 <= i0 <= 3769 and 64*floor((6 + i0)/64) <= i0; [i0] -> [325 + i0] : 59 <= i0 <= 3770 and 64*floor((5 + i0)/64) < i0; [i0] -> [324 + i0] : 60 <= i0 <= 3771 and 64*floor((4 + i0)/64) <= -2 + i0; [i0] -> [323 + i0] : 61 <= i0 <= 3772 and 64*floor((3 + i0)/64) <= -3 + i0; [i0] -> [322 + i0] : 62 <= i0 <= 3773 and 64*floor((2 + i0)/64) <= -4 + i0; [i0] -> [321 + i0] : 63 <= i0 <= 3774 and 64*floor((1 + i0)/64) <= -5 + i0; [i0] -> [320 + i0] : 64 <= i0 <= 3775 and 64*floor((i0)/64) <= -6 + i0; [i0] -> [262 + i0] : 122 <= i0 <= 3833 and 64*floor((6 + i0)/64) <= i0; [i0] -> [261 + i0] : 123 <= i0 <= 3834 and 64*floor((5 + i0)/64) < i0; [i0] -> [260 + i0] : 124 <= i0 <= 3835 and 64*floor((4 + i0)/64) <= -2 + i0; [i0] -> [259 + i0] : 125 <= i0 <= 3836 and 64*floor((3 + i0)/64) <= -3 + i0; [i0] -> [258 + i0] : 126 <= i0 <= 3837 and 64*floor((2 + i0)/64) <= -4 + i0; [i0] -> [257 + i0] : 127 <= i0 <= 3838 and 64*floor((1 + i0)/64) <= -5 + i0; [i0] -> [256 + i0] : 128 <= i0 <= 3839 and 64*floor((i0)/64) <= -6 + i0; [i0] -> [198 + i0] : 186 <= i0 <= 3897 and 64*floor((6 + i0)/64) <= i0; [i0] -> [197 + i0] : 187 <= i0 <= 3898 and 64*floor((5 + i0)/64) < i0; [i0] -> [196 + i0] : 188 <= i0 <= 3899 and 64*floor((4 + i0)/64) <= -2 + i0; [i0] -> [195 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0; [i0] -> [194 + i0] : 190 <= i0 <= 3901 and 64*floor((2 + i0)/64) <= -4 + i0; [i0] -> [193 + i0] : 191 <= i0 <= 3902 and 64*floor((1 + i0)/64) <= -5 + i0; [i0] -> [192 + i0] : 192 <= i0 <= 3903 and 64*floor((i0)/64) <= -6 + i0; [i0] -> [134 + i0] : 250 <= i0 <= 3961 and 64*floor((6 + i0)/64) <= i0; [i0] -> [133 + i0] : 251 <= i0 <= 3962 and 64*floor((5 + i0)/64) < i0; [i0] -> [132 + i0] : 252 <= i0 <= 3963 and 64*floor((4 + i0)/64) <= -2 + i0; [i0] -> [131 + i0] : 253 <= i0 <= 3964 and 64*floor((3 + i0)/64) <= -3 + i0; [i0] -> [130 + i0] : 254 <= i0 <= 3965 and 64*floor((2 + i0)/64) <= -4 + i0; [i0] -> [129 + i0] : 255 <= i0 <= 3966 and 64*floor((1 + i0)/64) <= -5 + i0; [i0] -> [128 + i0] : 256 <= i0 <= 3967 and 64*floor((i0)/64) <= -6 + i0; [i0] -> [70 + i0] : 314 <= i0 <= 4025 and 64*floor((6 + i0)/64) <= i0; [i0] -> [69 + i0] : 315 <= i0 <= 4026 and 64*floor((5 + i0)/64) < i0; [i0] -> [68 + i0] : 316 <= i0 <= 4027 and 64*floor((4 + i0)/64) <= -2 + i0; [i0] -> [67 + i0] : 317 <= i0 <= 4028 and 64*floor((3 + i0)/64) <= -3 + i0; [i0] -> [66 + i0] : 318 <= i0 <= 4029 and 64*floor((2 + i0)/64) <= -4 + i0; [i0] -> [65 + i0] : 319 <= i0 <= 4030 and 64*floor((1 + i0)/64) <= -5 + i0; [i0] -> [64 + i0] : 320 <= i0 <= 4031 and 64*floor((i0)/64) <= -6 + i0; [i0] -> [5 + i0] : 379 <= i0 <= 4090 and 64*floor((5 + i0)/64) < i0; [i0] -> [4 + i0] : 380 <= i0 <= 4091 and 64*floor((4 + i0)/64) <= -2 + i0; [i0] -> [3 + i0] : 381 <= i0 <= 4092 and 64*floor((3 + i0)/64) <= -3 + i0; [i0] -> [2 + i0] : 382 <= i0 <= 4093 and 64*floor((2 + i0)/64) <= -4 + i0; [i0] -> [1 + i0] : 383 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [389]; [388]; [387]; [386]; [385]; [326]; [325]; [324]; [323]; [322]; [321]; [320]; [262]; [261]; [260]; [259]; [258]; [257]; [256]; [198]; [197]; [196]; [195]; [194]; [193]; [192]; [134]; [133]; [132]; [131]; [130]; [129]; [128]; [70]; [69]; [68]; [67]; [66]; [65]; [64]; [5]; [4]; [3]; [2]; [1] }
    Producers: op_hcompute_gray_stencil
    sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
    Consumers: op_hcompute_blur_unnormalized_stencil_1
    sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Kernel <blur_unnormalized_s1_y> has Delay slack: 0
Offset with in parent: 384
Adjusting delay of reciprocal_s0_y
read map: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[3 + reciprocal_s0_y, 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
write map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[3 + reciprocal_s0_y, 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, i0 - 64o0] : 3 <= o0 <= 60 and -60 + i0 <= 64o0 <= -3 + i0 }
PC times     : { [i0] -> [i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_gray_stencil
    sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
    Consumers: op_hcompute_reciprocal_stencil
    sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Kernel <reciprocal_s0_y> has Delay slack: 0
Offset with in parent: 192
Adjusting delay of sharpen_s0_y
read map: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[3 + sharpen_s0_y, 3 + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
write map: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
writes: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
reads : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[3 + sharpen_s0_y, 3 + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> blur_unnormalized_stencil[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
Time to read : { [i0] -> gray_stencil[o0, -195 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> blur_unnormalized_stencil[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [i0] : 384 <= i0 <= 4095 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_blur_unnormalized_stencil_1
    sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
    Consumers: op_hcompute_sharpen_stencil
    sched: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
write map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[3 + sharpen_s0_y, 3 + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -195 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0; [i0] -> blur_unnormalized_stencil[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [195 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [195] }
    Producers: op_hcompute_gray_stencil
    sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
    Consumers: op_hcompute_sharpen_stencil
    sched: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Kernel <sharpen_s0_y> has Delay slack: 0
Offset with in parent: 384
Adjusting delay of ratio_s0_y
read map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
write map: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
writes: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
reads : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> reciprocal_stencil[o0, -195 + i0 - 64o0] : 0 <= o0 <= 57 and -252 + i0 <= 64o0 <= -195 + i0 }
Time to read : { [i0] -> reciprocal_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0; [i0] -> sharpen_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
    Producers: op_hcompute_reciprocal_stencil
    sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
    Consumers: op_hcompute_ratio_stencil
    sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
write map: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
writes: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
reads : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> sharpen_stencil[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
Time to read : { [i0] -> reciprocal_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0; [i0] -> sharpen_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [1 + i0] : 384 <= i0 <= 4095 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [1] }
    Producers: op_hcompute_sharpen_stencil
    sched: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
    Consumers: op_hcompute_ratio_stencil
    sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Kernel <ratio_s0_y> has Delay slack: 0
Offset with in parent: 384
Adjusting delay of hw_output_s0_y_yi_split_0
read map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
write map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 0] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
    Consumers: op_hcompute_hw_output_stencil
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 0] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : {  }
DDs          : {  }
write map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 0] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : {  }
DDs          : {  }
write map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
writes: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 0] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [i0] : 385 <= i0 <= 4096 and 64*floor((-1 + i0)/64) <= -7 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_ratio_stencil
    sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
    Consumers: op_hcompute_hw_output_stencil
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Kernel <hw_output_s0_y_yi_split_0> has Delay slack: 0
Offset with in parent: 384
Adjusting delay of hw_output_s0_y_yi_split_1
read map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
write map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 1] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : {  }
DDs          : {  }
write map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 1] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil_1
    sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
    Consumers: op_hcompute_hw_output_stencil_1
    sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 1] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : {  }
DDs          : {  }
write map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
writes: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 1] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [i0] : 385 <= i0 <= 4096 and 64*floor((-1 + i0)/64) <= -7 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_ratio_stencil
    sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
    Consumers: op_hcompute_hw_output_stencil_1
    sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Kernel <hw_output_s0_y_yi_split_1> has Delay slack: 0
Offset with in parent: 384
Adjusting delay of hw_output_s0_y_yi_split_2
read map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
write map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 2] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : {  }
DDs          : {  }
write map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 2] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : {  }
DDs          : {  }
write map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 2] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil_2
    sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
    Consumers: op_hcompute_hw_output_stencil_2
    sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
write map: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
writes: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 2] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0; [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [i0] : 385 <= i0 <= 4096 and 64*floor((-1 + i0)/64) <= -7 + i0 }
DDs          : { [0] }
    Producers: op_hcompute_ratio_stencil
    sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
    Consumers: op_hcompute_hw_output_stencil_2
    sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Kernel <hw_output_s0_y_yi_split_2> has Delay slack: 0
Offset with in parent: 384
    Find buffers need to be rewritten: blur_unnormalized_stencil_clkwrk_dsa6
    Find buffers need to be rewritten: hw_input_global_wrapper_stencil

Filter buffers...

schedule for n: { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Final schedule after relax: { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
Final end schedule after relax: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
Computing validity deps for blur_unnormalized_stencil
Computing validity deps for blur_unnormalized_stencil_clkwrk_dsa6
Computing validity deps for gray_stencil
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil_clkwrk_0
Computing validity deps for hw_input_stencil_clkwrk_1
Computing validity deps for hw_input_stencil_clkwrk_2
Computing validity deps for hw_output_stencil_clkwrk_3
Computing validity deps for hw_output_stencil_clkwrk_4
Computing validity deps for hw_output_stencil_clkwrk_5
Computing validity deps for ratio_stencil
Computing validity deps for reciprocal_stencil
Computing validity deps for sharpen_stencil
program: unsharp
Inputs...
  hw_input_stencil_clkwrk_0
  hw_input_stencil_clkwrk_1
  hw_input_stencil_clkwrk_2
Outputs...
  hw_output_stencil_clkwrk_3
  hw_output_stencil_clkwrk_4
  hw_output_stencil_clkwrk_5
buffers...
  hw_input_stencil_clkwrk_0[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y_split_0 = 0; hw_input_global_wrapper_s0_y_split_0 < 64; hw_input_global_wrapper_s0_y_split_0++) {
    for (int hw_input_global_wrapper_s0_x_split_0 = 0; hw_input_global_wrapper_s0_x_split_0 < 64; hw_input_global_wrapper_s0_x_split_0++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_0 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_0 + -3) + 3)+0,    0+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y_split_0 + -3)+3,    (hw_input_global_wrapper_s0_x_split_0 + -3)+3,    0+0])
    }
  }
  for (int hw_input_global_wrapper_s0_y_split_1 = 0; hw_input_global_wrapper_s0_y_split_1 < 64; hw_input_global_wrapper_s0_y_split_1++) {
    for (int hw_input_global_wrapper_s0_x_split_1 = 0; hw_input_global_wrapper_s0_x_split_1 < 64; hw_input_global_wrapper_s0_x_split_1++) {
      op_hcompute_hw_input_global_wrapper_stencil_1: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_1 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_1 + -3) + 3)+0,    1+0] = hcompute_hw_input_global_wrapper_stencil_1(hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y_split_1 + -3)+3,    (hw_input_global_wrapper_s0_x_split_1 + -3)+3,    1+-1])
    }
  }
  for (int hw_input_global_wrapper_s0_y_split_2 = 0; hw_input_global_wrapper_s0_y_split_2 < 64; hw_input_global_wrapper_s0_y_split_2++) {
    for (int hw_input_global_wrapper_s0_x_split_2 = 0; hw_input_global_wrapper_s0_x_split_2 < 64; hw_input_global_wrapper_s0_x_split_2++) {
      op_hcompute_hw_input_global_wrapper_stencil_2: hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_2 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_2 + -3) + 3)+0,    2+0] = hcompute_hw_input_global_wrapper_stencil_2(hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y_split_2 + -3)+3,    (hw_input_global_wrapper_s0_x_split_2 + -3)+3,    2+-2])
    }
  }
  for (int gray_s0_y = 0; gray_s0_y < 64; gray_s0_y++) {
    for (int gray_s0_x = 0; gray_s0_x < 64; gray_s0_x++) {
      op_hcompute_gray_stencil: gray_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0] = hcompute_gray_stencil(hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0], hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0])
    }
  }
  for (int reciprocal_s0_y = 0; reciprocal_s0_y < 58; reciprocal_s0_y++) {
    for (int reciprocal_s0_x = 0; reciprocal_s0_x < 58; reciprocal_s0_x++) {
      op_hcompute_reciprocal_stencil: reciprocal_stencil[reciprocal_s0_y+0,  reciprocal_s0_x+0] = hcompute_reciprocal_stencil(gray_stencil[(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0])
    }
  }
  for (int blur_unnormalized_s0_y = 0; blur_unnormalized_s0_y < 58; blur_unnormalized_s0_y++) {
    for (int blur_unnormalized_s0_x = 0; blur_unnormalized_s0_x < 58; blur_unnormalized_s0_x++) {
      op_hcompute_blur_unnormalized_stencil: blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0] = hcompute_blur_unnormalized_stencil()
    }
  }
  for (int blur_unnormalized_s1_y = 0; blur_unnormalized_s1_y < 58; blur_unnormalized_s1_y++) {
    for (int blur_unnormalized_s1_x = 0; blur_unnormalized_s1_x < 58; blur_unnormalized_s1_x++) {
      op_hcompute_blur_unnormalized_stencil_1: blur_unnormalized_stencil[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] = hcompute_blur_unnormalized_stencil_1(blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0], gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0], gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0])
    }
  }
  for (int sharpen_s0_y = 0; sharpen_s0_y < 58; sharpen_s0_y++) {
    for (int sharpen_s0_x = 0; sharpen_s0_x < 58; sharpen_s0_x++) {
      op_hcompute_sharpen_stencil: sharpen_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] = hcompute_sharpen_stencil(blur_unnormalized_stencil[sharpen_s0_y+0,  sharpen_s0_x+0], gray_stencil[(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0])
    }
  }
  for (int ratio_s0_y = 0; ratio_s0_y < 58; ratio_s0_y++) {
    for (int ratio_s0_x = 0; ratio_s0_x < 58; ratio_s0_x++) {
      op_hcompute_ratio_stencil: ratio_stencil[ratio_s0_y+0,  ratio_s0_x+0] = hcompute_ratio_stencil(reciprocal_stencil[ratio_s0_y+0,  ratio_s0_x+0], sharpen_stencil[ratio_s0_y+0,  ratio_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi_split_0 = 0; hw_output_s0_y_yi_split_0 < 58; hw_output_s0_y_yi_split_0++) {
    for (int hw_output_s0_x_xi_split_0 = 0; hw_output_s0_x_xi_split_0 < 58; hw_output_s0_x_xi_split_0++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_3[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0,  0+0] = hcompute_hw_output_stencil(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_0 + 3)+0,  (hw_output_s0_x_xi_split_0 + 3)+0,  0+0], ratio_stencil[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0])
    }
  }
  for (int hw_output_s0_y_yi_split_1 = 0; hw_output_s0_y_yi_split_1 < 58; hw_output_s0_y_yi_split_1++) {
    for (int hw_output_s0_x_xi_split_1 = 0; hw_output_s0_x_xi_split_1 < 58; hw_output_s0_x_xi_split_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_4[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0,  1+-1] = hcompute_hw_output_stencil_1(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 3)+0,  (hw_output_s0_x_xi_split_1 + 3)+0,  1+0], ratio_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0])
    }
  }
  for (int hw_output_s0_y_yi_split_2 = 0; hw_output_s0_y_yi_split_2 < 58; hw_output_s0_y_yi_split_2++) {
    for (int hw_output_s0_x_xi_split_2 = 0; hw_output_s0_x_xi_split_2 < 58; hw_output_s0_x_xi_split_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_5[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0,  2+-2] = hcompute_hw_output_stencil_2(hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_2 + 3)+0,  (hw_output_s0_x_xi_split_2 + 3)+0,  2+0], ratio_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0])
    }
  }
}
schedule for n: { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Start times...
  { start_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { start_op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { start_op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { start_op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { start_op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { start_op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { start_op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  { start_op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  { start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { start_op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { start_op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  min: { [0] }
schedule for n: { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
Schedule...
  { start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
  { start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
  { start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
  { start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
  { start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
  { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
  { start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
  { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
  { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
  { start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
  { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
  Cycle deps: { end_op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_2, gray_s0_x = hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; end_op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = ratio_s0_y, hw_output_s0_x_xi_split_2 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = -3 + hw_input_global_wrapper_s0_y_split_0, hw_output_s0_x_xi_split_0 = -3 + hw_input_global_wrapper_s0_x_split_0] : 3 <= hw_input_global_wrapper_s0_y_split_0 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_0 <= 60; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_0, gray_s0_x = hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; end_op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_split_2 = -3 + hw_input_global_wrapper_s0_y_split_2, hw_output_s0_x_xi_split_2 = -3 + hw_input_global_wrapper_s0_x_split_2] : 3 <= hw_input_global_wrapper_s0_y_split_2 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_2 <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 0 < gray_s0_y <= 58 and 0 <= gray_s0_x <= 57; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 <= gray_s0_x <= 57; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 <= gray_s0_x <= 57; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 <= gray_s0_x <= 57; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 <= gray_s0_x <= 57; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 0 < gray_s0_x <= 58; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 0 < gray_s0_y <= 58 and 0 < gray_s0_x <= 58; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 0 < gray_s0_x <= 58; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 0 < gray_s0_x <= 58; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 0 < gray_s0_x <= 58; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 0 < gray_s0_x <= 58; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -1 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 0 < gray_s0_x <= 58; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 2 <= gray_s0_x <= 59; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 0 < gray_s0_y <= 58 and 2 <= gray_s0_x <= 59; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 2 <= gray_s0_x <= 59; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 2 <= gray_s0_x <= 59; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 2 <= gray_s0_x <= 59; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 2 <= gray_s0_x <= 59; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -2 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 2 <= gray_s0_x <= 59; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 3 <= gray_s0_x <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 0 < gray_s0_y <= 58 and 3 <= gray_s0_x <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 3 <= gray_s0_x <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 3 <= gray_s0_x <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 3 <= gray_s0_x <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -3 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 3 <= gray_s0_x <= 60; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 4 <= gray_s0_x <= 61; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 0 < gray_s0_y <= 58 and 4 <= gray_s0_x <= 61; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 4 <= gray_s0_x <= 61; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 4 <= gray_s0_x <= 61; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 4 <= gray_s0_x <= 61; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 4 <= gray_s0_x <= 61; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -4 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 4 <= gray_s0_x <= 61; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 <= gray_s0_y <= 57 and 5 <= gray_s0_x <= 62; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 0 < gray_s0_y <= 58 and 5 <= gray_s0_x <= 62; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 5 <= gray_s0_x <= 62; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 5 <= gray_s0_x <= 62; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 5 <= gray_s0_x <= 62; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 5 <= gray_s0_x <= 62; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -6 + gray_s0_y, blur_unnormalized_s1_x = -5 + gray_s0_x] : 6 <= gray_s0_y <= 63 and 5 <= gray_s0_x <= 62; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -1 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 0 < gray_s0_y <= 58 and 6 <= gray_s0_x <= 63; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -2 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 2 <= gray_s0_y <= 59 and 6 <= gray_s0_x <= 63; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -3 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 6 <= gray_s0_x <= 63; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -4 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 4 <= gray_s0_y <= 61 and 6 <= gray_s0_x <= 63; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = -5 + gray_s0_y, blur_unnormalized_s1_x = -6 + gray_s0_x] : 5 <= gray_s0_y <= 62 and 6 <= gray_s0_x <= 63; end_op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -3 + hw_input_global_wrapper_s0_y_split_1, hw_output_s0_x_xi_split_1 = -3 + hw_input_global_wrapper_s0_x_split_1] : 3 <= hw_input_global_wrapper_s0_y_split_1 <= 60 and 3 <= hw_input_global_wrapper_s0_x_split_1 <= 60; end_op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = sharpen_s0_y, ratio_s0_x = sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; end_op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_gray_stencil[root' = 0, gray_s0_y = hw_input_global_wrapper_s0_y_split_1, gray_s0_x = hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; end_op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = blur_unnormalized_s1_y, sharpen_s0_x = blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_sharpen_stencil[root' = 0, sharpen_s0_y = -3 + gray_s0_y, sharpen_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; end_op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root' = 0, blur_unnormalized_s1_y = blur_unnormalized_s0_y, blur_unnormalized_s1_x = blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; end_op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_ratio_stencil[root' = 0, ratio_s0_y = reciprocal_s0_y, ratio_s0_x = reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; end_op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> start_op_hcompute_reciprocal_stencil[root' = 0, reciprocal_s0_y = -3 + gray_s0_y, reciprocal_s0_x = -3 + gray_s0_x] : 3 <= gray_s0_y <= 60 and 3 <= gray_s0_x <= 60; end_op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = ratio_s0_y, hw_output_s0_x_xi_split_1 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; end_op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_0 = ratio_s0_y, hw_output_s0_x_xi_split_0 = ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Earlier deps: { start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1', hw_input_global_wrapper_s0_x_split_1'] : hw_input_global_wrapper_s0_x_split_1' > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1'; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64gray_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0', hw_input_global_wrapper_s0_x_split_0'] : hw_input_global_wrapper_s0_x_split_0' > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0'; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y', ratio_s0_x'] : ratio_s0_x' > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64ratio_s0_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 195 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64gray_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64gray_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y', sharpen_s0_x'] : sharpen_s0_x' > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64sharpen_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 195 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64gray_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1'; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64sharpen_s0_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y', blur_unnormalized_s1_x'] : blur_unnormalized_s1_x' > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s1_y'; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64gray_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y', reciprocal_s0_x'] : reciprocal_s0_x' > 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64reciprocal_s0_y'; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64gray_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0', hw_input_global_wrapper_s0_x_split_0'] : hw_input_global_wrapper_s0_x_split_0' > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0'; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1', hw_input_global_wrapper_s0_x_split_1'] : hw_input_global_wrapper_s0_x_split_1' > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1'; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0', hw_input_global_wrapper_s0_x_split_0'] : hw_input_global_wrapper_s0_x_split_0' > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1'; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y', blur_unnormalized_s1_x'] : blur_unnormalized_s1_x' > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s1_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64sharpen_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -193 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64sharpen_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64gray_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2', hw_input_global_wrapper_s0_x_split_2'] : hw_input_global_wrapper_s0_x_split_2' > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y', ratio_s0_x'] : ratio_s0_x' > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64ratio_s0_y'; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64gray_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2'; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64sharpen_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y', ratio_s0_x'] : ratio_s0_x' > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64ratio_s0_y'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y', sharpen_s0_x'] : sharpen_s0_x' > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64sharpen_s0_y'; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64ratio_s0_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y', reciprocal_s0_x'] : reciprocal_s0_x' >= 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64reciprocal_s0_y'; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y', gray_s0_x'] : gray_s0_x' > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64gray_s0_y'; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64gray_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64sharpen_s0_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 195 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64ratio_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 195 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64ratio_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64sharpen_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y', gray_s0_x'] : gray_s0_x' > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64gray_s0_y'; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64gray_s0_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1', hw_input_global_wrapper_s0_x_split_1'] : hw_input_global_wrapper_s0_x_split_1' > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1'; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64gray_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y', blur_unnormalized_s0_x'] : blur_unnormalized_s0_x' > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s0_y'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64gray_s0_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64sharpen_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -193 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y', blur_unnormalized_s0_x'] : blur_unnormalized_s0_x' > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s0_y'; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64ratio_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64gray_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64ratio_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -193 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y', reciprocal_s0_x'] : reciprocal_s0_x' > 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64reciprocal_s0_y'; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64gray_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64gray_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64gray_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y', sharpen_s0_x'] : sharpen_s0_x' > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64sharpen_s0_y'; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64sharpen_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64ratio_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64sharpen_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -193 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64sharpen_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y', blur_unnormalized_s0_x'] : blur_unnormalized_s0_x' > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s0_y'; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64ratio_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2', hw_input_global_wrapper_s0_x_split_2'] : hw_input_global_wrapper_s0_x_split_2' > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2'; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y', blur_unnormalized_s1_x'] : blur_unnormalized_s1_x' > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s1_y'; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64gray_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0'; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64gray_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64gray_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0', hw_input_global_wrapper_s0_x_split_0'] : hw_input_global_wrapper_s0_x_split_0' > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0'; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64sharpen_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y', blur_unnormalized_s1_x'] : blur_unnormalized_s1_x' > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s1_y'; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2', hw_input_global_wrapper_s0_x_split_2'] : hw_input_global_wrapper_s0_x_split_2' > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64gray_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64gray_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y', ratio_s0_x'] : ratio_s0_x' > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64ratio_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64gray_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64gray_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64gray_s0_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64ratio_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64gray_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64gray_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64ratio_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 195 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64gray_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y', reciprocal_s0_x'] : reciprocal_s0_x' >= 2 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64reciprocal_s0_y'; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64gray_s0_y; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64sharpen_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 197 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64gray_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -193 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1', hw_input_global_wrapper_s0_x_split_1'] : hw_input_global_wrapper_s0_x_split_1' > 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x > 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64ratio_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -193 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64sharpen_s0_y; end_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64ratio_s0_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 > 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_gray_stencil[root', gray_s0_y, gray_s0_x] : gray_s0_x >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64gray_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -195 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0 - 4096root' - 64ratio_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64ratio_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_0'; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_gray_stencil[root', gray_s0_y', gray_s0_x'] : gray_s0_x' > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64gray_s0_y'; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -194 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y', blur_unnormalized_s0_x'] : blur_unnormalized_s0_x' > 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64blur_unnormalized_s0_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_output_s0_y_yi_split_1; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= -194 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64sharpen_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 392 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2', hw_input_global_wrapper_s0_x_split_2'] : hw_input_global_wrapper_s0_x_split_2' > 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_input_global_wrapper_s0_y_split_2'; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64sharpen_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> start_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64blur_unnormalized_s0_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64reciprocal_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s1_y; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 195 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64reciprocal_s0_y; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64ratio_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64ratio_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y, sharpen_s0_x] : sharpen_s0_x >= -389 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64sharpen_s0_y; end_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64ratio_s0_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> start_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_blur_unnormalized_stencil_1[root', blur_unnormalized_s1_y, blur_unnormalized_s1_x] : blur_unnormalized_s1_x >= 2 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64blur_unnormalized_s1_y; end_op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> end_op_hcompute_sharpen_stencil[root', sharpen_s0_y', sharpen_s0_x'] : sharpen_s0_x' > 4096root + 64sharpen_s0_y + sharpen_s0_x - 4096root' - 64sharpen_s0_y'; start_op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x - 4096root' - 64reciprocal_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2'; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_output_s0_y_yi_split_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64hw_input_global_wrapper_s0_y_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 197 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_blur_unnormalized_stencil[root', blur_unnormalized_s0_y, blur_unnormalized_s0_x] : blur_unnormalized_s0_x >= -389 + 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64blur_unnormalized_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_reciprocal_stencil[root', reciprocal_s0_y, reciprocal_s0_x] : reciprocal_s0_x >= 196 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 4096root' - 64reciprocal_s0_y; start_op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> end_op_hcompute_gray_stencil[root', gray_s0_y', gray_s0_x'] : gray_s0_x' > 4096root + 64gray_s0_y + gray_s0_x - 4096root' - 64gray_s0_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_ratio_stencil[root', ratio_s0_y, ratio_s0_x] : ratio_s0_x > 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 4096root' - 64ratio_s0_y; start_op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_2[root', hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : hw_input_global_wrapper_s0_x_split_2 >= 196 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_2; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : hw_input_global_wrapper_s0_x_split_0 >= 391 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_0; end_op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -390 + 4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2 - 4096root' - 64hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 > 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x - 4096root' - 64hw_output_s0_y_yi_split_0; start_op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil_1[root', hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : hw_input_global_wrapper_s0_x_split_1 >= 392 + 4096root + 64ratio_s0_y + ratio_s0_x - 4096root' - 64hw_input_global_wrapper_s0_y_split_1 }
  Violated deps: {  }
schedule for n: { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedmap = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] }
schedule for n: { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedmap = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x] }
schedmap = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] }
schedmap = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] }
schedule for n: { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 4096root + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [4096root + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1]; op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 4096root + 64reciprocal_s0_y + reciprocal_s0_x]; op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [4096root + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2]; op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> [391 + 4096root + 64ratio_s0_y + ratio_s0_x]; op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> [4096root + 64gray_s0_y + gray_s0_x]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 4096root + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [4096root + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0]; op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 4096root + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 4096root + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 4096root + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x]; op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> [390 + 4096root + 64sharpen_s0_y + sharpen_s0_x] }
result schedule: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Creating ports for op: sharpen_stencil
cond = { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] }
	Adding output port: sharpen_stencil_op_hcompute_sharpen_stencil_0
		Consumed: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
current out port name: 
	sharpen_stencil_op_hcompute_sharpen_stencil_0
Creating ports for op: blur_unnormalized_stencil
cond = { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y+0,  sharpen_s0_x+0] }
	Adding output port: blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
		Consumed: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_sharpen_stencil
  other_dspace_id = op_hcompute_sharpen_stencil
  Schedule domain set: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  Domain set from prg: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  ITS: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
ITS      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
Creating ports for op: gray_stencil
cond = { op_hcompute_sharpen_stencil[root, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[(sharpen_s0_y + 3)+0,  (sharpen_s0_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_sharpen_stencil_2
		Consumed: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[3 + sharpen_s0_y, 3 + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_sharpen_stencil
  other_dspace_id = op_hcompute_sharpen_stencil
  Schedule domain set: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  Domain set from prg: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
  ITS: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
ITS      : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_sharpen_stencil_2
Creating ports for op: reciprocal_stencil
cond = { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y+0,  reciprocal_s0_x+0] }
	Adding output port: reciprocal_stencil_op_hcompute_reciprocal_stencil_3
		Consumed: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
current out port name: 
	reciprocal_stencil_op_hcompute_reciprocal_stencil_3
cond = { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[(reciprocal_s0_y + 3)+0,  (reciprocal_s0_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_reciprocal_stencil_4
		Consumed: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[3 + reciprocal_s0_y, 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_reciprocal_stencil
  other_dspace_id = op_hcompute_reciprocal_stencil
  Schedule domain set: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  Domain set from prg: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  ITS: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
ITS      : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
Creating ports for op: ratio_stencil
cond = { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y+0,  ratio_s0_x+0] }
	Adding output port: ratio_stencil_op_hcompute_ratio_stencil_5
		Consumed: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_ratio_stencil_5
cond = { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y+0,  ratio_s0_x+0] }
	Adding output port: reciprocal_stencil_op_hcompute_ratio_stencil_6
		Consumed: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_ratio_stencil
  other_dspace_id = op_hcompute_ratio_stencil
  Schedule domain set: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Domain set from prg: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  ITS: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
ITS      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
current out port name: 
	reciprocal_stencil_op_hcompute_ratio_stencil_6
cond = { op_hcompute_ratio_stencil[root, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y+0,  ratio_s0_x+0] }
	Adding output port: sharpen_stencil_op_hcompute_ratio_stencil_7
		Consumed: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_ratio_stencil
  other_dspace_id = op_hcompute_ratio_stencil
  Schedule domain set: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  Domain set from prg: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  ITS: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
ITS      : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
current out port name: 
	sharpen_stencil_op_hcompute_ratio_stencil_7
Creating ports for op: hw_output_stencil_clkwrk_5
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil_clkwrk_5[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0,  2+-2] }
	Adding output port: hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_8
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil_clkwrk_5[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
current out port name: 
	hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_8
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_2 + 3)+0,  (hw_output_s0_x_xi_split_2 + 3)+0,  2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_2
  other_dspace_id = op_hcompute_hw_output_stencil_2
  Schedule domain set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  ITS: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
ITS      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0] }
	Adding output port: ratio_stencil_op_hcompute_hw_output_stencil_2_10
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_2
  other_dspace_id = op_hcompute_hw_output_stencil_2
  Schedule domain set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  ITS: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
ITS      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_hw_output_stencil_2_10
Creating ports for op: hw_output_stencil_clkwrk_4
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_output_stencil_clkwrk_4[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0,  1+-1] }
	Adding output port: hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_11
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_output_stencil_clkwrk_4[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
current out port name: 
	hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_11
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 3)+0,  (hw_output_s0_x_xi_split_1 + 3)+0,  1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_1
  other_dspace_id = op_hcompute_hw_output_stencil_1
  Schedule domain set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  ITS: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
ITS      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0] }
	Adding output port: ratio_stencil_op_hcompute_hw_output_stencil_1_13
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_1
  other_dspace_id = op_hcompute_hw_output_stencil_1
  Schedule domain set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  ITS: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
ITS      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_hw_output_stencil_1_13	ratio_stencil_op_hcompute_hw_output_stencil_2_10
Creating ports for op: hw_output_stencil_clkwrk_3
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_output_stencil_clkwrk_3[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0,  0+0] }
	Adding output port: hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_14
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_output_stencil_clkwrk_3[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
current out port name: 
	hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_14
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_0 + 3)+0,  (hw_output_s0_x_xi_split_0 + 3)+0,  0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0+0,  hw_output_s0_x_xi_split_0+0] }
	Adding output port: ratio_stencil_op_hcompute_hw_output_stencil_16
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
current out port name: 
	ratio_stencil_op_hcompute_hw_output_stencil_16	ratio_stencil_op_hcompute_hw_output_stencil_1_13	ratio_stencil_op_hcompute_hw_output_stencil_2_10
cond = { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_2 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_2 + -3) + 3)+0,    2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Creating ports for op: hw_input_stencil_clkwrk_2
cond = { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_stencil_clkwrk_2[(hw_input_global_wrapper_s0_y_split_2 + -3)+3,    (hw_input_global_wrapper_s0_x_split_2 + -3)+3,    2+-2] }
	Adding output port: hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_18
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 0] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil_2
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil_2
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
current out port name: 
	hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_18
cond = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_1 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_1 + -3) + 3)+0,    1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Creating ports for op: hw_input_stencil_clkwrk_1
cond = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_stencil_clkwrk_1[(hw_input_global_wrapper_s0_y_split_1 + -3)+3,    (hw_input_global_wrapper_s0_x_split_1 + -3)+3,    1+-1] }
	Adding output port: hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_20
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 0] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil_1
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil_1
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
current out port name: 
	hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_20
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[((hw_input_global_wrapper_s0_y_split_0 + -3) + 3)+0,    ((hw_input_global_wrapper_s0_x_split_0 + -3) + 3)+0,    0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Creating ports for op: hw_input_stencil_clkwrk_0
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_stencil_clkwrk_0[(hw_input_global_wrapper_s0_y_split_0 + -3)+3,    (hw_input_global_wrapper_s0_x_split_0 + -3)+3,    0+0] }
	Adding output port: hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_22
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
current out port name: 
	hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_22
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> gray_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_gray_stencil_23
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
current out port name: 
	gray_stencil_op_hcompute_gray_stencil_23
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_gray_stencil
  other_dspace_id = op_hcompute_gray_stencil
  Schedule domain set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  Domain set from prg: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  ITS: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
ITS      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_gray_stencil
  other_dspace_id = op_hcompute_gray_stencil
  Schedule domain set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  Domain set from prg: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  ITS: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
ITS      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[((gray_s0_y + -3) + 3)+0,    ((gray_s0_x + -3) + 3)+0,    0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
		Consumed: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_gray_stencil
  other_dspace_id = op_hcompute_gray_stencil
  Schedule domain set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  Domain set from prg: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  ITS: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
ITS      : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25	hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] }
	Adding output port: blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
Creating ports for op: blur_unnormalized_stencil_clkwrk_dsa6
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y+0,  blur_unnormalized_s1_x+0] }
	Adding output port: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 4)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 5)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 6)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2)+0,  blur_unnormalized_s1_x+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 1)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 2)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 4)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 5)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 1)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 2)+0,  (blur_unnormalized_s1_x + 6)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3)+0,  blur_unnormalized_s1_x+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 1)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 2)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 4)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 5)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 3)+0,  (blur_unnormalized_s1_x + 6)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4)+0,  blur_unnormalized_s1_x+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 1)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 2)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 2)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 4)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 5)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 4)+0,  (blur_unnormalized_s1_x + 6)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5)+0,  blur_unnormalized_s1_x+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 1)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 2)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 4)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 5)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 5)+0,  (blur_unnormalized_s1_x + 6)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 1)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 2)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 3)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 5)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 6)+0,  (blur_unnormalized_s1_x + 4)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 4)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y+0,  (blur_unnormalized_s1_x + 5)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1)+0,  blur_unnormalized_s1_x+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 1)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil_1[root, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[(blur_unnormalized_s1_y + 1)+0,  (blur_unnormalized_s1_x + 2)+0] }
	Adding output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
		Consumed: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Opt sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Dom      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
SDom     : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Dom ITS  : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Dom UNN  : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Per group...
  dspace_id       = op_hcompute_blur_unnormalized_stencil_1
  other_dspace_id = op_hcompute_blur_unnormalized_stencil_1
  Schedule domain set: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  Domain set from prg: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  ITS: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
ITS      : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
current out port name: 
	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72	gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73	gray_stencil_op_hcompute_reciprocal_stencil_4	gray_stencil_op_hcompute_sharpen_stencil_2
cond = { op_hcompute_blur_unnormalized_stencil[root, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y+0,  blur_unnormalized_s0_x+0] }
	Adding output port: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
		Consumed: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
current out port name: 
	blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
Latency of application is: { [4096] }
Global schedule: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57; op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57; op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57; op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57; op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57; op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
# in bundles: 1
# in bundles: 1
# in bundles: 1
Generating compute unit for op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil_clkwrk_0
Found compute file for unsharp
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil_clkwrk_0
Looking for connection for hw_input_stencil_clkwrk_0.op_hcompute_hw_input_global_wrapper_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
name = in0_hw_input_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
  name = in0_hw_input_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
  name = out_hw_input_global_wrapper_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
Generating compute unit for op_hcompute_hw_input_global_wrapper_stencil_1
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil_1
  consumed: hw_input_stencil_clkwrk_1
Found compute file for unsharp
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil_1
  consumed: hw_input_stencil_clkwrk_1
Looking for connection for hw_input_stencil_clkwrk_1.op_hcompute_hw_input_global_wrapper_stencil_1_read
# of selects = 0
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil_1
name = in0_hw_input_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil_1
  name = in0_hw_input_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
  name = out_hw_input_global_wrapper_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
Generating compute unit for op_hcompute_hw_input_global_wrapper_stencil_2
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil_2
  consumed: hw_input_stencil_clkwrk_2
Found compute file for unsharp
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil_2
  consumed: hw_input_stencil_clkwrk_2
Looking for connection for hw_input_stencil_clkwrk_2.op_hcompute_hw_input_global_wrapper_stencil_2_read
# of selects = 0
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil_2
name = in0_hw_input_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil_2
  name = in0_hw_input_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
  name = out_hw_input_global_wrapper_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
Generating compute unit for op_hcompute_gray_stencil
getting incoming buffers to op_hcompute_gray_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_gray_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_gray_stencil_read
# of selects = 0
inner_compute() : global.hcompute_gray_stencil
name = in0_hw_input_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_gray_stencil
  name = in0_hw_input_global_wrapper_stencil
  bundle.first = gray_stencil
  after split  = gray_stencil
  name = out_gray_stencil
  bundle.first = gray_stencil
  after split  = gray_stencil
Generating compute unit for op_hcompute_reciprocal_stencil
getting incoming buffers to op_hcompute_reciprocal_stencil
  consumed: gray_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_reciprocal_stencil
  consumed: gray_stencil
Looking for connection for gray_stencil.op_hcompute_reciprocal_stencil_read
# of selects = 0
inner_compute() : global.hcompute_reciprocal_stencil
name = in0_gray_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_reciprocal_stencil
  name = in0_gray_stencil
  bundle.first = reciprocal_stencil
  after split  = reciprocal_stencil
  name = out_reciprocal_stencil
  bundle.first = reciprocal_stencil
  after split  = reciprocal_stencil
Generating compute unit for op_hcompute_blur_unnormalized_stencil
getting incoming buffers to op_hcompute_blur_unnormalized_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_blur_unnormalized_stencil
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_blur_unnormalized_stencil
  name = out_blur_unnormalized_stencil
  bundle.first = blur_unnormalized_stencil_clkwrk_dsa6
  after split  = blur_unnormalized_stencil
Generating compute unit for op_hcompute_blur_unnormalized_stencil_1
getting incoming buffers to op_hcompute_blur_unnormalized_stencil_1
  consumed: blur_unnormalized_stencil_clkwrk_dsa6
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_blur_unnormalized_stencil_1
  consumed: blur_unnormalized_stencil_clkwrk_dsa6
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
Looking for connection for blur_unnormalized_stencil_clkwrk_dsa6.op_hcompute_blur_unnormalized_stencil_1_read
# of selects = 0
inner_compute() : global.hcompute_blur_unnormalized_stencil_1
name = in0_blur_unnormalized_stencil
Looking for connection for gray_stencil.op_hcompute_blur_unnormalized_stencil_1_read
# of selects = 1
inner_compute() : global.hcompute_blur_unnormalized_stencil_1
name = in0_blur_unnormalized_stencil
name = in1_gray_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_blur_unnormalized_stencil_1
  name = in0_blur_unnormalized_stencil
  bundle.first = blur_unnormalized_stencil
  after split  = blur_unnormalized_stencil
  name = in1_gray_stencil
  bundle.first = blur_unnormalized_stencil
  after split  = blur_unnormalized_stencil
  name = out_blur_unnormalized_stencil
  bundle.first = blur_unnormalized_stencil
  after split  = blur_unnormalized_stencil
Generating compute unit for op_hcompute_sharpen_stencil
getting incoming buffers to op_hcompute_sharpen_stencil
  consumed: blur_unnormalized_stencil
  consumed: gray_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_sharpen_stencil
  consumed: blur_unnormalized_stencil
  consumed: gray_stencil
Looking for connection for blur_unnormalized_stencil.op_hcompute_sharpen_stencil_read
# of selects = 0
inner_compute() : global.hcompute_sharpen_stencil
name = in0_blur_unnormalized_stencil
Looking for connection for gray_stencil.op_hcompute_sharpen_stencil_read
# of selects = 1
inner_compute() : global.hcompute_sharpen_stencil
name = in0_blur_unnormalized_stencil
name = in1_gray_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_sharpen_stencil
  name = in0_blur_unnormalized_stencil
  bundle.first = sharpen_stencil
  after split  = sharpen_stencil
  name = in1_gray_stencil
  bundle.first = sharpen_stencil
  after split  = sharpen_stencil
  name = out_sharpen_stencil
  bundle.first = sharpen_stencil
  after split  = sharpen_stencil
Generating compute unit for op_hcompute_ratio_stencil
getting incoming buffers to op_hcompute_ratio_stencil
  consumed: reciprocal_stencil
  consumed: sharpen_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_ratio_stencil
  consumed: reciprocal_stencil
  consumed: sharpen_stencil
Looking for connection for reciprocal_stencil.op_hcompute_ratio_stencil_read
# of selects = 0
inner_compute() : global.hcompute_ratio_stencil
name = in0_reciprocal_stencil
Looking for connection for sharpen_stencil.op_hcompute_ratio_stencil_read
# of selects = 1
inner_compute() : global.hcompute_ratio_stencil
name = in0_reciprocal_stencil
name = in1_sharpen_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_ratio_stencil
  name = in0_reciprocal_stencil
  bundle.first = ratio_stencil
  after split  = ratio_stencil
  name = in1_sharpen_stencil
  bundle.first = ratio_stencil
  after split  = ratio_stencil
  name = out_ratio_stencil
  bundle.first = ratio_stencil
  after split  = ratio_stencil
Generating compute unit for op_hcompute_hw_output_stencil
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil
name = in0_hw_input_global_wrapper_stencil
Looking for connection for ratio_stencil.op_hcompute_hw_output_stencil_read
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil
name = in0_hw_input_global_wrapper_stencil
name = in1_ratio_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_hw_output_stencil
  name = in0_hw_input_global_wrapper_stencil
  bundle.first = hw_output_stencil_clkwrk_3
  after split  = hw_output_stencil
  name = in1_ratio_stencil
  bundle.first = hw_output_stencil_clkwrk_3
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil_clkwrk_3
  after split  = hw_output_stencil
Generating compute unit for op_hcompute_hw_output_stencil_1
getting incoming buffers to op_hcompute_hw_output_stencil_1
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_hw_output_stencil_1
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_1_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil_1
name = in0_hw_input_global_wrapper_stencil
Looking for connection for ratio_stencil.op_hcompute_hw_output_stencil_1_read
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil_1
name = in0_hw_input_global_wrapper_stencil
name = in1_ratio_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_hw_output_stencil_1
  name = in0_hw_input_global_wrapper_stencil
  bundle.first = hw_output_stencil_clkwrk_4
  after split  = hw_output_stencil
  name = in1_ratio_stencil
  bundle.first = hw_output_stencil_clkwrk_4
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil_clkwrk_4
  after split  = hw_output_stencil
Generating compute unit for op_hcompute_hw_output_stencil_2
getting incoming buffers to op_hcompute_hw_output_stencil_2
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Found compute file for unsharp
getting incoming buffers to op_hcompute_hw_output_stencil_2
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_2_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil_2
name = in0_hw_input_global_wrapper_stencil
Looking for connection for ratio_stencil.op_hcompute_hw_output_stencil_2_read
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil_2
name = in0_hw_input_global_wrapper_stencil
name = in1_ratio_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_hw_output_stencil_2
  name = in0_hw_input_global_wrapper_stencil
  bundle.first = hw_output_stencil_clkwrk_5
  after split  = hw_output_stencil
  name = in1_ratio_stencil
  bundle.first = hw_output_stencil_clkwrk_5
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil_clkwrk_5
  after split  = hw_output_stencil
create shift register for --- blur_unnormalized_stencil
	---- 1 in ports
		blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { blur_unnormalized_stencil[0, 0] }
			max location: { blur_unnormalized_stencil[57, 57] }

	---- 1 out ports:
		blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
			dom : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			acc : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			sched: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			min location: { blur_unnormalized_stencil[0, 0] }
			max location: { blur_unnormalized_stencil[57, 57] }

	---- Input Bundles
		op_hcompute_blur_unnormalized_stencil_1_write
		---- Ports...
			blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
	---- Output Bundles
		op_hcompute_sharpen_stencil_read
		---- Ports...
			blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1

==== No reduce ops on this buffer
Writer name: op_hcompute_blur_unnormalized_stencil_1
read_op read: {blur_unnormalized_stencil, gray_stencil}
read_op write: {sharpen_stencil, }
write_op write: {sharpen_stencil}
write_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
reads : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> blur_unnormalized_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Schedule...
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> blur_unnormalized_stencil[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
Time to read : { [i0] -> blur_unnormalized_stencil[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [i0] : 384 <= i0 <= 4095 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_blur_unnormalized_stencil_1
DG: ...
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27 -> (0) blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
Fanin Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1 -> (-1) blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27

Naive Shift registers...
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27 -> (0) blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
Fanin Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1 -> (-1) blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27

inpt: blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
  blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1 -(0)-> 0
Groups...
  Group...
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27 -> (0) blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
Fanin Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1 -> (-1) blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27

edge: blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27=>blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1, w=0
after sort: outpt->blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1, w=0
	subbranch size: 0
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27 -> (0) blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1
Fanin Group:     blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
        blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1 -> (-1) blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27->blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1, delay = 0
	register IO:: 
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27->blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1, delay = 0
	register IO:: 

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27->blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1, delay = 0
	register IO:: 

Done ports: {blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1}
reduced buffer: --- blur_unnormalized_stencil
	---- 1 in ports
		blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { blur_unnormalized_stencil[0, 0] }
			max location: { blur_unnormalized_stencil[57, 57] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_blur_unnormalized_stencil_1_write
		---- Ports...
			blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27
	---- Output Bundles

SR outputs: {blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1}
BUF outputs: {}
After banking optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27->blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1, delay = 0
	register IO:: 

After bank merging: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27->blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1, delay = 0
	register IO:: 

add input: blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_27 to pt2wire
add output: blur_unnormalized_stencil_op_hcompute_sharpen_stencil_1 to pt2wire
create shift register for --- blur_unnormalized_stencil_clkwrk_dsa6
	---- 1 in ports
		blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
			dom : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
			min location: { blur_unnormalized_stencil_clkwrk_dsa6[0, 0] }
			max location: { blur_unnormalized_stencil_clkwrk_dsa6[57, 57] }

	---- 1 out ports:
		blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { blur_unnormalized_stencil_clkwrk_dsa6[0, 0] }
			max location: { blur_unnormalized_stencil_clkwrk_dsa6[57, 57] }

	---- Input Bundles
		op_hcompute_blur_unnormalized_stencil_write
		---- Ports...
			blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
	---- Output Bundles
		op_hcompute_blur_unnormalized_stencil_1_read
		---- Ports...
			blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28

==== No reduce ops on this buffer
Writer name: op_hcompute_blur_unnormalized_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: 
Calculate DDs for creating shift registers.
writes: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Time to write: { [i0] -> blur_unnormalized_stencil_clkwrk_dsa6[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
Time to read : { [i0] -> blur_unnormalized_stencil_clkwrk_dsa6[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [i0] : 384 <= i0 <= 4095 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_blur_unnormalized_stencil
DG: ...
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74 -> (0) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
Fanin Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28 -> (-1) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74

Naive Shift registers...
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74 -> (0) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
Fanin Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28 -> (-1) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74

inpt: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
  blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28 -(0)-> 0
Groups...
  Group...
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74 -> (0) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
Fanin Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28 -> (-1) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74

edge: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74=>blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28, w=0
after sort: outpt->blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28, w=0
	subbranch size: 0
# nodes: 2
# edges: 1
Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74 -> (0) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28
Fanin Group:     blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
        blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28 -> (-1) blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74->blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28, delay = 0
	register IO:: 
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74->blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28, delay = 0
	register IO:: 

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74->blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28, delay = 0
	register IO:: 

Done ports: {blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28}
reduced buffer: --- blur_unnormalized_stencil_clkwrk_dsa6
	---- 1 in ports
		blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
			dom : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> blur_unnormalized_stencil_clkwrk_dsa6[blur_unnormalized_s0_y, blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil[root = 0, blur_unnormalized_s0_y, blur_unnormalized_s0_x] -> [390 + 64blur_unnormalized_s0_y + blur_unnormalized_s0_x] : 0 <= blur_unnormalized_s0_y <= 57 and 0 <= blur_unnormalized_s0_x <= 57 }
			min location: { blur_unnormalized_stencil_clkwrk_dsa6[0, 0] }
			max location: { blur_unnormalized_stencil_clkwrk_dsa6[57, 57] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_blur_unnormalized_stencil_write
		---- Ports...
			blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74
	---- Output Bundles

SR outputs: {blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28}
BUF outputs: {}
After banking optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74->blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28, delay = 0
	register IO:: 

After bank merging: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74->blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28, delay = 0
	register IO:: 

add input: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_74 to pt2wire
add output: blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_28 to pt2wire
create shift register for --- gray_stencil
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil[0, 0] }
			max location: { gray_stencil[63, 63] }

	---- 47 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[1, 3] }
			max location: { gray_stencil[58, 60] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[1, 4] }
			max location: { gray_stencil[58, 61] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[1, 5] }
			max location: { gray_stencil[58, 62] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[1, 6] }
			max location: { gray_stencil[58, 63] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[2, 0] }
			max location: { gray_stencil[59, 57] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[2, 1] }
			max location: { gray_stencil[59, 58] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[2, 2] }
			max location: { gray_stencil[59, 59] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[2, 3] }
			max location: { gray_stencil[59, 60] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[2, 4] }
			max location: { gray_stencil[59, 61] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[2, 5] }
			max location: { gray_stencil[59, 62] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[0, 1] }
			max location: { gray_stencil[57, 58] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[2, 6] }
			max location: { gray_stencil[59, 63] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[3, 0] }
			max location: { gray_stencil[60, 57] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[3, 1] }
			max location: { gray_stencil[60, 58] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[3, 2] }
			max location: { gray_stencil[60, 59] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[3, 3] }
			max location: { gray_stencil[60, 60] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[3, 4] }
			max location: { gray_stencil[60, 61] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[3, 5] }
			max location: { gray_stencil[60, 62] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[3, 6] }
			max location: { gray_stencil[60, 63] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[4, 0] }
			max location: { gray_stencil[61, 57] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[4, 1] }
			max location: { gray_stencil[61, 58] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[0, 2] }
			max location: { gray_stencil[57, 59] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[4, 2] }
			max location: { gray_stencil[61, 59] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[4, 3] }
			max location: { gray_stencil[61, 60] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[4, 4] }
			max location: { gray_stencil[61, 61] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[4, 5] }
			max location: { gray_stencil[61, 62] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[4, 6] }
			max location: { gray_stencil[61, 63] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[5, 0] }
			max location: { gray_stencil[62, 57] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[5, 1] }
			max location: { gray_stencil[62, 58] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[5, 2] }
			max location: { gray_stencil[62, 59] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[5, 3] }
			max location: { gray_stencil[62, 60] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[5, 4] }
			max location: { gray_stencil[62, 61] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[0, 3] }
			max location: { gray_stencil[57, 60] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[5, 5] }
			max location: { gray_stencil[62, 62] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[5, 6] }
			max location: { gray_stencil[62, 63] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[6, 1] }
			max location: { gray_stencil[63, 58] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[6, 2] }
			max location: { gray_stencil[63, 59] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[6, 3] }
			max location: { gray_stencil[63, 60] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[6, 5] }
			max location: { gray_stencil[63, 62] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[6, 4] }
			max location: { gray_stencil[63, 61] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[0, 4] }
			max location: { gray_stencil[57, 61] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[0, 5] }
			max location: { gray_stencil[57, 62] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[1, 0] }
			max location: { gray_stencil[58, 57] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[1, 1] }
			max location: { gray_stencil[58, 58] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
			dom : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			acc : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			sched: { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
			min location: { gray_stencil[1, 2] }
			max location: { gray_stencil[58, 59] }

		gray_stencil_op_hcompute_reciprocal_stencil_4
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[3 + reciprocal_s0_y, 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { gray_stencil[3, 3] }
			max location: { gray_stencil[60, 60] }

		gray_stencil_op_hcompute_sharpen_stencil_2
			dom : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			acc : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[3 + sharpen_s0_y, 3 + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			sched: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			min location: { gray_stencil[3, 3] }
			max location: { gray_stencil[60, 60] }

	---- Input Bundles
		op_hcompute_gray_stencil_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		op_hcompute_blur_unnormalized_stencil_1_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
		op_hcompute_reciprocal_stencil_read
		---- Ports...
			gray_stencil_op_hcompute_reciprocal_stencil_4
		op_hcompute_sharpen_stencil_read
		---- Ports...
			gray_stencil_op_hcompute_sharpen_stencil_2

==== No reduce ops on this buffer
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -323 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0 }
PC times     : { [i0] -> [323 + i0] : 61 <= i0 <= 3772 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [323] }
DD           : 323
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -322 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0 }
PC times     : { [i0] -> [322 + i0] : 62 <= i0 <= 3773 and 64*floor((2 + i0)/64) <= -4 + i0 }
DDs          : { [322] }
DD           : 322
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -321 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0 }
PC times     : { [i0] -> [321 + i0] : 63 <= i0 <= 3774 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [321] }
DD           : 321
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -320 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0 }
PC times     : { [i0] -> [320 + i0] : 64 <= i0 <= 3775 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [320] }
DD           : 320
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -262 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0 }
PC times     : { [i0] -> [262 + i0] : 122 <= i0 <= 3833 and 64*floor((6 + i0)/64) <= i0 }
DDs          : { [262] }
DD           : 262
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -261 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0 }
PC times     : { [i0] -> [261 + i0] : 123 <= i0 <= 3834 and 64*floor((5 + i0)/64) < i0 }
DDs          : { [261] }
DD           : 261
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -260 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0 }
PC times     : { [i0] -> [260 + i0] : 124 <= i0 <= 3835 and 64*floor((4 + i0)/64) <= -2 + i0 }
DDs          : { [260] }
DD           : 260
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -259 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0 }
PC times     : { [i0] -> [259 + i0] : 125 <= i0 <= 3836 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [259] }
DD           : 259
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -258 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0 }
PC times     : { [i0] -> [258 + i0] : 126 <= i0 <= 3837 and 64*floor((2 + i0)/64) <= -4 + i0 }
DDs          : { [258] }
DD           : 258
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -257 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0 }
PC times     : { [i0] -> [257 + i0] : 127 <= i0 <= 3838 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [257] }
DD           : 257
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -389 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [389 + i0] : -5 <= i0 <= 3706 and 64*floor((5 + i0)/64) < i0 }
DDs          : { [389] }
DD           : 389
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[2 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -256 + i0 - 64o0] : 2 <= o0 <= 59 and -319 + i0 <= 64o0 <= -262 + i0 }
PC times     : { [i0] -> [256 + i0] : 128 <= i0 <= 3839 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [256] }
DD           : 256
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -198 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [198 + i0] : 186 <= i0 <= 3897 and 64*floor((6 + i0)/64) <= i0 }
DDs          : { [198] }
DD           : 198
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -197 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [197 + i0] : 187 <= i0 <= 3898 and 64*floor((5 + i0)/64) < i0 }
DDs          : { [197] }
DD           : 197
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -196 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [196 + i0] : 188 <= i0 <= 3899 and 64*floor((4 + i0)/64) <= -2 + i0 }
DDs          : { [196] }
DD           : 196
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -195 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [195 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [195] }
DD           : 195
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -194 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [194 + i0] : 190 <= i0 <= 3901 and 64*floor((2 + i0)/64) <= -4 + i0 }
DDs          : { [194] }
DD           : 194
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -193 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [193 + i0] : 191 <= i0 <= 3902 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [193] }
DD           : 193
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[3 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -192 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [192 + i0] : 192 <= i0 <= 3903 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [192] }
DD           : 192
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -134 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0 }
PC times     : { [i0] -> [134 + i0] : 250 <= i0 <= 3961 and 64*floor((6 + i0)/64) <= i0 }
DDs          : { [134] }
DD           : 134
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -133 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0 }
PC times     : { [i0] -> [133 + i0] : 251 <= i0 <= 3962 and 64*floor((5 + i0)/64) < i0 }
DDs          : { [133] }
DD           : 133
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -388 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [388 + i0] : -4 <= i0 <= 3707 and 64*floor((4 + i0)/64) <= -2 + i0 }
DDs          : { [388] }
DD           : 388
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -132 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0 }
PC times     : { [i0] -> [132 + i0] : 252 <= i0 <= 3963 and 64*floor((4 + i0)/64) <= -2 + i0 }
DDs          : { [132] }
DD           : 132
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -131 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0 }
PC times     : { [i0] -> [131 + i0] : 253 <= i0 <= 3964 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [131] }
DD           : 131
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -130 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0 }
PC times     : { [i0] -> [130 + i0] : 254 <= i0 <= 3965 and 64*floor((2 + i0)/64) <= -4 + i0 }
DDs          : { [130] }
DD           : 130
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -129 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0 }
PC times     : { [i0] -> [129 + i0] : 255 <= i0 <= 3966 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [129] }
DD           : 129
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[4 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -128 + i0 - 64o0] : 4 <= o0 <= 61 and -191 + i0 <= 64o0 <= -134 + i0 }
PC times     : { [i0] -> [128 + i0] : 256 <= i0 <= 3967 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [128] }
DD           : 128
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -70 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0 }
PC times     : { [i0] -> [70 + i0] : 314 <= i0 <= 4025 and 64*floor((6 + i0)/64) <= i0 }
DDs          : { [70] }
DD           : 70
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -69 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0 }
PC times     : { [i0] -> [69 + i0] : 315 <= i0 <= 4026 and 64*floor((5 + i0)/64) < i0 }
DDs          : { [69] }
DD           : 69
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -68 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0 }
PC times     : { [i0] -> [68 + i0] : 316 <= i0 <= 4027 and 64*floor((4 + i0)/64) <= -2 + i0 }
DDs          : { [68] }
DD           : 68
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -67 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0 }
PC times     : { [i0] -> [67 + i0] : 317 <= i0 <= 4028 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [67] }
DD           : 67
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -66 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0 }
PC times     : { [i0] -> [66 + i0] : 318 <= i0 <= 4029 and 64*floor((2 + i0)/64) <= -4 + i0 }
DDs          : { [66] }
DD           : 66
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -387 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [387 + i0] : -3 <= i0 <= 3708 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [387] }
DD           : 387
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -65 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0 }
PC times     : { [i0] -> [65 + i0] : 319 <= i0 <= 4030 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [65] }
DD           : 65
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[5 + blur_unnormalized_s1_y, 6 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -64 + i0 - 64o0] : 5 <= o0 <= 62 and -127 + i0 <= 64o0 <= -70 + i0 }
PC times     : { [i0] -> [64 + i0] : 320 <= i0 <= 4031 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [64] }
DD           : 64
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -5 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0 }
PC times     : { [i0] -> [5 + i0] : 379 <= i0 <= 4090 and 64*floor((5 + i0)/64) < i0 }
DDs          : { [5] }
DD           : 5
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -4 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0 }
PC times     : { [i0] -> [4 + i0] : 380 <= i0 <= 4091 and 64*floor((4 + i0)/64) <= -2 + i0 }
DDs          : { [4] }
DD           : 4
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 3 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -3 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0 }
PC times     : { [i0] -> [3 + i0] : 381 <= i0 <= 4092 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [3] }
DD           : 3
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -1 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0 }
PC times     : { [i0] -> [1 + i0] : 383 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [1] }
DD           : 1
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[6 + blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -2 + i0 - 64o0] : 6 <= o0 <= 63 and -63 + i0 <= 64o0 <= -6 + i0 }
PC times     : { [i0] -> [2 + i0] : 382 <= i0 <= 4093 and 64*floor((2 + i0)/64) <= -4 + i0 }
DDs          : { [2] }
DD           : 2
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 4 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -386 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [386 + i0] : -2 <= i0 <= 3709 and 64*floor((2 + i0)/64) <= -4 + i0 }
DDs          : { [386] }
DD           : 386
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[blur_unnormalized_s1_y, 5 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -385 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
PC times     : { [i0] -> [385 + i0] : -1 <= i0 <= 3710 and 64*floor((1 + i0)/64) <= -5 + i0 }
DDs          : { [385] }
DD           : 385
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -326 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0 }
PC times     : { [i0] -> [326 + i0] : 58 <= i0 <= 3769 and 64*floor((6 + i0)/64) <= i0 }
DDs          : { [326] }
DD           : 326
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 1 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -325 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0 }
PC times     : { [i0] -> [325 + i0] : 59 <= i0 <= 3770 and 64*floor((5 + i0)/64) < i0 }
DDs          : { [325] }
DD           : 325
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil_clkwrk_dsa6, gray_stencil}
read_op write: {blur_unnormalized_stencil, }
write_op write: {blur_unnormalized_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> gray_stencil[1 + blur_unnormalized_s1_y, 2 + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -324 + i0 - 64o0] : 0 < o0 <= 58 and -383 + i0 <= 64o0 <= -326 + i0 }
PC times     : { [i0] -> [324 + i0] : 60 <= i0 <= 3771 and 64*floor((4 + i0)/64) <= -2 + i0 }
DDs          : { [324] }
DD           : 324
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {gray_stencil}
read_op write: {reciprocal_stencil, }
write_op write: {reciprocal_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> gray_stencil[3 + reciprocal_s0_y, 3 + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, i0 - 64o0] : 3 <= o0 <= 60 and -60 + i0 <= 64o0 <= -3 + i0 }
PC times     : { [i0] -> [i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_gray_stencil
Writer name: op_hcompute_gray_stencil
read_op read: {blur_unnormalized_stencil, gray_stencil}
read_op write: {sharpen_stencil, }
write_op write: {sharpen_stencil}
write_op read: {hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
reads : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> gray_stencil[3 + sharpen_s0_y, 3 + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_blur_unnormalized_stencil_1[root = 0, blur_unnormalized_s1_y, blur_unnormalized_s1_x] -> [390 + 64blur_unnormalized_s1_y + blur_unnormalized_s1_x] : 0 <= blur_unnormalized_s1_y <= 57 and 0 <= blur_unnormalized_s1_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> gray_stencil[o0, i0 - 64o0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> gray_stencil[o0, -195 + i0 - 64o0] : 3 <= o0 <= 60 and -255 + i0 <= 64o0 <= -198 + i0 }
PC times     : { [i0] -> [195 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [195] }
DD           : 195
writer op    : op_hcompute_gray_stencil
DG: ...
# nodes: 48
# edges: 47
Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_gray_stencil_23 -> (323) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
        gray_stencil_op_hcompute_gray_stencil_23 -> (322) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
        gray_stencil_op_hcompute_gray_stencil_23 -> (321) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
        gray_stencil_op_hcompute_gray_stencil_23 -> (320) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_gray_stencil_23 -> (262) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
        gray_stencil_op_hcompute_gray_stencil_23 -> (261) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
        gray_stencil_op_hcompute_gray_stencil_23 -> (260) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
        gray_stencil_op_hcompute_gray_stencil_23 -> (259) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
        gray_stencil_op_hcompute_gray_stencil_23 -> (258) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
        gray_stencil_op_hcompute_gray_stencil_23 -> (257) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
        gray_stencil_op_hcompute_gray_stencil_23 -> (389) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
        gray_stencil_op_hcompute_gray_stencil_23 -> (256) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_gray_stencil_23 -> (198) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
        gray_stencil_op_hcompute_gray_stencil_23 -> (197) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
        gray_stencil_op_hcompute_gray_stencil_23 -> (196) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
        gray_stencil_op_hcompute_gray_stencil_23 -> (195) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
        gray_stencil_op_hcompute_gray_stencil_23 -> (194) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
        gray_stencil_op_hcompute_gray_stencil_23 -> (193) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
        gray_stencil_op_hcompute_gray_stencil_23 -> (192) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_gray_stencil_23 -> (134) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
        gray_stencil_op_hcompute_gray_stencil_23 -> (133) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
        gray_stencil_op_hcompute_gray_stencil_23 -> (388) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
        gray_stencil_op_hcompute_gray_stencil_23 -> (132) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
        gray_stencil_op_hcompute_gray_stencil_23 -> (131) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
        gray_stencil_op_hcompute_gray_stencil_23 -> (130) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
        gray_stencil_op_hcompute_gray_stencil_23 -> (129) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
        gray_stencil_op_hcompute_gray_stencil_23 -> (128) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_gray_stencil_23 -> (70) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
        gray_stencil_op_hcompute_gray_stencil_23 -> (69) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
        gray_stencil_op_hcompute_gray_stencil_23 -> (68) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
        gray_stencil_op_hcompute_gray_stencil_23 -> (67) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
        gray_stencil_op_hcompute_gray_stencil_23 -> (66) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
        gray_stencil_op_hcompute_gray_stencil_23 -> (387) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
        gray_stencil_op_hcompute_gray_stencil_23 -> (65) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
        gray_stencil_op_hcompute_gray_stencil_23 -> (64) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_gray_stencil_23 -> (5) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
        gray_stencil_op_hcompute_gray_stencil_23 -> (4) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
        gray_stencil_op_hcompute_gray_stencil_23 -> (3) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
        gray_stencil_op_hcompute_gray_stencil_23 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
        gray_stencil_op_hcompute_gray_stencil_23 -> (2) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
        gray_stencil_op_hcompute_gray_stencil_23 -> (386) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
        gray_stencil_op_hcompute_gray_stencil_23 -> (385) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_gray_stencil_23 -> (326) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
        gray_stencil_op_hcompute_gray_stencil_23 -> (325) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
        gray_stencil_op_hcompute_gray_stencil_23 -> (324) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
        gray_stencil_op_hcompute_gray_stencil_23 -> (0) gray_stencil_op_hcompute_reciprocal_stencil_4
        gray_stencil_op_hcompute_gray_stencil_23 -> (195) gray_stencil_op_hcompute_sharpen_stencil_2
Fanin Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_reciprocal_stencil_4 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_sharpen_stencil_2 -> (-1) gray_stencil_op_hcompute_gray_stencil_23

Naive Shift registers...
# nodes: 48
# edges: 47
Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_gray_stencil_23 -> (323) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
        gray_stencil_op_hcompute_gray_stencil_23 -> (322) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
        gray_stencil_op_hcompute_gray_stencil_23 -> (321) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
        gray_stencil_op_hcompute_gray_stencil_23 -> (320) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_gray_stencil_23 -> (262) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
        gray_stencil_op_hcompute_gray_stencil_23 -> (261) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
        gray_stencil_op_hcompute_gray_stencil_23 -> (260) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
        gray_stencil_op_hcompute_gray_stencil_23 -> (259) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
        gray_stencil_op_hcompute_gray_stencil_23 -> (258) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
        gray_stencil_op_hcompute_gray_stencil_23 -> (257) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
        gray_stencil_op_hcompute_gray_stencil_23 -> (389) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
        gray_stencil_op_hcompute_gray_stencil_23 -> (256) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_gray_stencil_23 -> (198) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
        gray_stencil_op_hcompute_gray_stencil_23 -> (197) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
        gray_stencil_op_hcompute_gray_stencil_23 -> (196) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
        gray_stencil_op_hcompute_gray_stencil_23 -> (195) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
        gray_stencil_op_hcompute_gray_stencil_23 -> (194) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
        gray_stencil_op_hcompute_gray_stencil_23 -> (193) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
        gray_stencil_op_hcompute_gray_stencil_23 -> (192) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_gray_stencil_23 -> (134) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
        gray_stencil_op_hcompute_gray_stencil_23 -> (133) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
        gray_stencil_op_hcompute_gray_stencil_23 -> (388) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
        gray_stencil_op_hcompute_gray_stencil_23 -> (132) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
        gray_stencil_op_hcompute_gray_stencil_23 -> (131) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
        gray_stencil_op_hcompute_gray_stencil_23 -> (130) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
        gray_stencil_op_hcompute_gray_stencil_23 -> (129) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
        gray_stencil_op_hcompute_gray_stencil_23 -> (128) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_gray_stencil_23 -> (70) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
        gray_stencil_op_hcompute_gray_stencil_23 -> (69) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
        gray_stencil_op_hcompute_gray_stencil_23 -> (68) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
        gray_stencil_op_hcompute_gray_stencil_23 -> (67) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
        gray_stencil_op_hcompute_gray_stencil_23 -> (66) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
        gray_stencil_op_hcompute_gray_stencil_23 -> (387) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
        gray_stencil_op_hcompute_gray_stencil_23 -> (65) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
        gray_stencil_op_hcompute_gray_stencil_23 -> (64) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_gray_stencil_23 -> (5) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
        gray_stencil_op_hcompute_gray_stencil_23 -> (4) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
        gray_stencil_op_hcompute_gray_stencil_23 -> (3) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
        gray_stencil_op_hcompute_gray_stencil_23 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
        gray_stencil_op_hcompute_gray_stencil_23 -> (2) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
        gray_stencil_op_hcompute_gray_stencil_23 -> (386) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
        gray_stencil_op_hcompute_gray_stencil_23 -> (385) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_gray_stencil_23 -> (326) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
        gray_stencil_op_hcompute_gray_stencil_23 -> (325) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
        gray_stencil_op_hcompute_gray_stencil_23 -> (324) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
        gray_stencil_op_hcompute_gray_stencil_23 -> (0) gray_stencil_op_hcompute_reciprocal_stencil_4
        gray_stencil_op_hcompute_gray_stencil_23 -> (195) gray_stencil_op_hcompute_sharpen_stencil_2
Fanin Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_reciprocal_stencil_4 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_sharpen_stencil_2 -> (-1) gray_stencil_op_hcompute_gray_stencil_23

inpt: gray_stencil_op_hcompute_gray_stencil_23
  gray_stencil_op_hcompute_reciprocal_stencil_4 -(0)-> 0
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 -(1)-> 1
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 -(2)-> 2
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 -(3)-> 3
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 -(4)-> 4
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64 -(5)-> 5
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 -(64)-> 64
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 -(65)-> 65
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 -(66)-> 66
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 -(67)-> 67
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 -(68)-> 68
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 -(69)-> 69
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56 -(70)-> 70
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 -(128)-> 128
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 -(129)-> 129
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 -(130)-> 130
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 -(131)-> 131
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 -(132)-> 132
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 -(133)-> 133
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48 -(134)-> 134
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 -(192)-> 192
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 -(193)-> 193
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 -(194)-> 194
  gray_stencil_op_hcompute_sharpen_stencil_2 -(195)-> 195
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 -(195)-> 195
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 -(196)-> 196
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 -(197)-> 197
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41 -(198)-> 198
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 -(256)-> 256
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 -(257)-> 257
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 -(258)-> 258
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 -(259)-> 259
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 -(260)-> 260
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 -(261)-> 261
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33 -(262)-> 262
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 -(320)-> 320
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 -(321)-> 321
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 -(322)-> 322
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 -(323)-> 323
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 -(324)-> 324
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 -(325)-> 325
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71 -(326)-> 326
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 -(385)-> 385
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 -(386)-> 386
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 -(387)-> 387
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 -(388)-> 388
  gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39 -(389)-> 389
Groups...
  Group...
  Group...
  Group...
  Group...
  Group...
  Group...
  Group...
# nodes: 48
# edges: 47
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 -> (1) gray_stencil_op_hcompute_sharpen_stencil_2
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_gray_stencil_23 -> (320) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_gray_stencil_23 -> (256) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_gray_stencil_23 -> (192) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_gray_stencil_23 -> (128) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_gray_stencil_23 -> (64) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_gray_stencil_23 -> (385) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_gray_stencil_23 -> (0) gray_stencil_op_hcompute_reciprocal_stencil_4
Group:     gray_stencil_op_hcompute_reciprocal_stencil_4
        gray_stencil_op_hcompute_reciprocal_stencil_4 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
Group:     gray_stencil_op_hcompute_sharpen_stencil_2
        gray_stencil_op_hcompute_sharpen_stencil_2 -> (0) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
        gray_stencil_op_hcompute_sharpen_stencil_2 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
Fanin Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_reciprocal_stencil_4 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
Fanin Group:     gray_stencil_op_hcompute_reciprocal_stencil_4
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 -> (-1) gray_stencil_op_hcompute_reciprocal_stencil_4
Fanin Group:     gray_stencil_op_hcompute_sharpen_stencil_2
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 -> (-1) gray_stencil_op_hcompute_sharpen_stencil_2

edge: gray_stencil_op_hcompute_gray_stencil_23=>gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, w=320
edge: gray_stencil_op_hcompute_gray_stencil_23=>gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, w=256
edge: gray_stencil_op_hcompute_gray_stencil_23=>gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, w=192
edge: gray_stencil_op_hcompute_gray_stencil_23=>gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, w=128
edge: gray_stencil_op_hcompute_gray_stencil_23=>gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, w=64
edge: gray_stencil_op_hcompute_gray_stencil_23=>gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, w=385
edge: gray_stencil_op_hcompute_gray_stencil_23=>gray_stencil_op_hcompute_reciprocal_stencil_4, w=0
after sort: outpt->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, w=385
after sort: outpt->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, w=320
after sort: outpt->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, w=256
after sort: outpt->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, w=192
after sort: outpt->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, w=128
after sort: outpt->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, w=64
after sort: outpt->gray_stencil_op_hcompute_reciprocal_stencil_4, w=0
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 = 1
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 = 2
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 = 3
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 = 4
	delay of gray_stencil_op_hcompute_reciprocal_stencil_4 = 5
	subbranch size: 5
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 = 1
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 = 2
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 = 3
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 = 4
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 = 5
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 = 6
	subbranch size: 6
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 = 1
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 = 2
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 = 3
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 = 4
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 = 5
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 = 6
	subbranch size: 6
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 = 1
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 = 2
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 = 3
	delay of gray_stencil_op_hcompute_sharpen_stencil_2 = 3
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 = 4
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 = 5
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 = 6
	subbranch size: 7
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 = 1
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 = 2
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 = 3
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 = 4
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 = 5
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 = 6
	subbranch size: 6
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 = 1
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 = 2
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 = 3
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 = 4
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 = 5
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 = 6
	subbranch size: 6
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 = 1
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 = 2
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 = 3
	delay of gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 = 4
	subbranch size: 4
# nodes: 48
# edges: 47
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 -> (1) gray_stencil_op_hcompute_sharpen_stencil_2
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71
Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_gray_stencil_23 -> (320) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_gray_stencil_23 -> (256) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_gray_stencil_23 -> (192) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_gray_stencil_23 -> (128) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_gray_stencil_23 -> (64) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_gray_stencil_23 -> (385) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_gray_stencil_23 -> (0) gray_stencil_op_hcompute_reciprocal_stencil_4
Group:     gray_stencil_op_hcompute_reciprocal_stencil_4
        gray_stencil_op_hcompute_reciprocal_stencil_4 -> (1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
Group:     gray_stencil_op_hcompute_sharpen_stencil_2
        gray_stencil_op_hcompute_sharpen_stencil_2 -> (0) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
        gray_stencil_op_hcompute_sharpen_stencil_2 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72
Fanin Group:     gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 -> (-1) gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73
Fanin Group:     gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
        gray_stencil_op_hcompute_reciprocal_stencil_4 -> (-1) gray_stencil_op_hcompute_gray_stencil_23
Fanin Group:     gray_stencil_op_hcompute_reciprocal_stencil_4
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 -> (-1) gray_stencil_op_hcompute_reciprocal_stencil_4
Fanin Group:     gray_stencil_op_hcompute_sharpen_stencil_2
        gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 -> (-1) gray_stencil_op_hcompute_sharpen_stencil_2
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

After shift register optimization: Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

Done ports: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, gray_stencil_op_hcompute_reciprocal_stencil_4, gray_stencil_op_hcompute_sharpen_stencil_2}
reduced buffer: --- gray_stencil
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil[0, 0] }
			max location: { gray_stencil[63, 63] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_gray_stencil_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles

SR outputs: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, gray_stencil_op_hcompute_reciprocal_stencil_4, gray_stencil_op_hcompute_sharpen_stencil_2}
BUF outputs: {}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

After bank merging: Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

CGPL level :0
impl inputs: {gray_stencil_op_hcompute_gray_stencil_23}
impl outpts: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
rddom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

--- gray_stencil_BANK_0
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0, 0] }
			max location: { gray_stencil_BANK_0[63, 63] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0, 0] }
			max location: { gray_stencil_BANK_0[63, 63] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63

Stride inner most:  1
{gray_stencil[d0, d1] -> gray_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { gray_stencil_BANK_0[d0, d1] -> gray_stencil_BANK_0[64d0 + d1] }
linear map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
linear map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
after ubuffer regen: --- gray_stencil_BANK_0
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63

addr need tight: {}
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

	UBuffer after address tighten--- gray_stencil_BANK_0
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63

getting rddom
rddom = { gray_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- gray_stencil_BANK_0
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63

find bd for op :op_hcompute_gray_stencil
	find candidate: gray_stencil_op_hcompute_gray_stencil_23_write
find bd for op :op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64
	find candidate: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(64gray_s0_y + gray_s0_x)] }
	div dim: 0
getting rddom
rddom = { gray_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: gray_stencil_BANK_0
	 original range input access map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: gray_stencil_BANK_0
   On addr dim: 0, fetch_width: 4
--- gray_stencil_BANK_0
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0[0] }
			max location: { gray_stencil_BANK_0[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63

in bundle  = 1
out bundle = 1
Vectorize input port bundle: gray_stencil_op_hcompute_gray_stencil_23_write
	vectorize input port: gray_stencil_op_hcompute_gray_stencil_23
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }, transform: { gray_stencil_BANK_0[d0] -> gray_stencil_BANK_0_0_agg[d0] }
access map : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_gray_stencil[i0, i1, i2] -> op_hcompute_gray_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	sched after trans: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ gray_stencil_BANK_0[i0] -> gray_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- gray_stencil_BANK_0_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0_0_agg[0] }
			max location: { gray_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[0] }
			max location: { gray_stencil_BANK_0_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[1] }
			max location: { gray_stencil_BANK_0_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[2] }
			max location: { gray_stencil_BANK_0_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[3] }
			max location: { gray_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

AGG Schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Vectorize output port bundle: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
	Vectorize output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
Autogen slice:{ gray_stencil_BANK_0[i0] -> gray_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { gray_stencil_BANK_0[i0] -> gray_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[d0, d1, d2]->op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[d0, d1, d2] -> op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, i3] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, i3] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, i3] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, i3] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, i3] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, i3] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, i3] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2, 0] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2] -> [64 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2] -> [64 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2] -> [64 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[0, i1, i2] -> gray_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ gray_stencil_BANK_0[i0] -> gray_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
Autogen slice:{ gray_stencil_BANK_0[i0] -> gray_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, i1, i2] -> gray_stencil_BANK_0[64i1 + i2] }
tb output access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, i1, i2] -> gray_stencil_BANK_0[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
TB  : --- gray_stencil_BANK_0_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[0] }
			max location: { gray_stencil_BANK_0_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[1] }
			max location: { gray_stencil_BANK_0_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[2] }
			max location: { gray_stencil_BANK_0_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[3] }
			max location: { gray_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0_0_tb[0] }
			max location: { gray_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out

TB Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- gray_stencil_BANK_0_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[0] }
			max location: { gray_stencil_BANK_0_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[1] }
			max location: { gray_stencil_BANK_0_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[2] }
			max location: { gray_stencil_BANK_0_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[3] }
			max location: { gray_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[0] }
			max location: { gray_stencil_BANK_0_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[1] }
			max location: { gray_stencil_BANK_0_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[2] }
			max location: { gray_stencil_BANK_0_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[3] }
			max location: { gray_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3

SRAM Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: gray_stencil_BANK_0_0_agg
--- gray_stencil_BANK_0_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_0_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0_0_agg[0] }
			max location: { gray_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[0] }
			max location: { gray_stencil_BANK_0_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[1] }
			max location: { gray_stencil_BANK_0_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[2] }
			max location: { gray_stencil_BANK_0_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_agg[3] }
			max location: { gray_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

after vectorization codegen: gray_stencil_BANK_0_0_tb
--- gray_stencil_BANK_0_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[0] }
			max location: { gray_stencil_BANK_0_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[1] }
			max location: { gray_stencil_BANK_0_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[2] }
			max location: { gray_stencil_BANK_0_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_0_tb[3] }
			max location: { gray_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_0_0_tb[0] }
			max location: { gray_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out

after vectorization codegen: gray_stencil_BANK_0_sram
--- gray_stencil_BANK_0_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[0] }
			max location: { gray_stencil_BANK_0_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[1] }
			max location: { gray_stencil_BANK_0_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[2] }
			max location: { gray_stencil_BANK_0_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[3] }
			max location: { gray_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[0] }
			max location: { gray_stencil_BANK_0_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[1] }
			max location: { gray_stencil_BANK_0_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[2] }
			max location: { gray_stencil_BANK_0_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[3] }
			max location: { gray_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3

CGPL level :0
impl inputs: {gray_stencil_op_hcompute_gray_stencil_23}
impl outpts: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
rddom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

--- gray_stencil_BANK_1
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0, 0] }
			max location: { gray_stencil_BANK_1[63, 63] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0, 0] }
			max location: { gray_stencil_BANK_1[63, 63] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55

Stride inner most:  1
{gray_stencil[d0, d1] -> gray_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { gray_stencil_BANK_1[d0, d1] -> gray_stencil_BANK_1[64d0 + d1] }
linear map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
linear map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
after ubuffer regen: --- gray_stencil_BANK_1
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55

addr need tight: {}
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

	UBuffer after address tighten--- gray_stencil_BANK_1
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55

getting rddom
rddom = { gray_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- gray_stencil_BANK_1
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55

find bd for op :op_hcompute_gray_stencil
	find candidate: gray_stencil_op_hcompute_gray_stencil_23_write
find bd for op :op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128
	find candidate: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(64gray_s0_y + gray_s0_x)] }
	div dim: 0
getting rddom
rddom = { gray_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: gray_stencil_BANK_1
	 original range input access map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: gray_stencil_BANK_1
   On addr dim: 0, fetch_width: 4
--- gray_stencil_BANK_1
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1[0] }
			max location: { gray_stencil_BANK_1[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55

in bundle  = 1
out bundle = 1
Vectorize input port bundle: gray_stencil_op_hcompute_gray_stencil_23_write
	vectorize input port: gray_stencil_op_hcompute_gray_stencil_23
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }, transform: { gray_stencil_BANK_1[d0] -> gray_stencil_BANK_1_0_agg[d0] }
access map : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_gray_stencil[i0, i1, i2] -> op_hcompute_gray_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	sched after trans: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ gray_stencil_BANK_1[i0] -> gray_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- gray_stencil_BANK_1_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1_0_agg[0] }
			max location: { gray_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[0] }
			max location: { gray_stencil_BANK_1_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[1] }
			max location: { gray_stencil_BANK_1_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[2] }
			max location: { gray_stencil_BANK_1_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[3] }
			max location: { gray_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

AGG Schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Vectorize output port bundle: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
	Vectorize output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
Autogen slice:{ gray_stencil_BANK_1[i0] -> gray_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { gray_stencil_BANK_1[i0] -> gray_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[d0, d1, d2]->op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[d0, d1, d2] -> op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, i3] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, i3] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, i3] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, i3] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, i3] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, i3] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, i3] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2, 0] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2] -> [128 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2] -> [128 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2] -> [128 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[0, i1, i2] -> gray_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ gray_stencil_BANK_1[i0] -> gray_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
Autogen slice:{ gray_stencil_BANK_1[i0] -> gray_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, i1, i2] -> gray_stencil_BANK_1[64i1 + i2] }
tb output access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, i1, i2] -> gray_stencil_BANK_1[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
TB  : --- gray_stencil_BANK_1_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[0] }
			max location: { gray_stencil_BANK_1_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[1] }
			max location: { gray_stencil_BANK_1_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[2] }
			max location: { gray_stencil_BANK_1_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[3] }
			max location: { gray_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1_0_tb[0] }
			max location: { gray_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out

TB Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- gray_stencil_BANK_1_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[0] }
			max location: { gray_stencil_BANK_1_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[1] }
			max location: { gray_stencil_BANK_1_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[2] }
			max location: { gray_stencil_BANK_1_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[3] }
			max location: { gray_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[0] }
			max location: { gray_stencil_BANK_1_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[1] }
			max location: { gray_stencil_BANK_1_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[2] }
			max location: { gray_stencil_BANK_1_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[3] }
			max location: { gray_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3

SRAM Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: gray_stencil_BANK_1_0_agg
--- gray_stencil_BANK_1_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_1_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1_0_agg[0] }
			max location: { gray_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[0] }
			max location: { gray_stencil_BANK_1_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[1] }
			max location: { gray_stencil_BANK_1_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[2] }
			max location: { gray_stencil_BANK_1_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_agg[3] }
			max location: { gray_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

after vectorization codegen: gray_stencil_BANK_1_0_tb
--- gray_stencil_BANK_1_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[0] }
			max location: { gray_stencil_BANK_1_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[1] }
			max location: { gray_stencil_BANK_1_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[2] }
			max location: { gray_stencil_BANK_1_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_0_tb[3] }
			max location: { gray_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_1_0_tb[0] }
			max location: { gray_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out

after vectorization codegen: gray_stencil_BANK_1_sram
--- gray_stencil_BANK_1_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[0] }
			max location: { gray_stencil_BANK_1_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[1] }
			max location: { gray_stencil_BANK_1_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[2] }
			max location: { gray_stencil_BANK_1_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[3] }
			max location: { gray_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[0] }
			max location: { gray_stencil_BANK_1_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[1] }
			max location: { gray_stencil_BANK_1_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[2] }
			max location: { gray_stencil_BANK_1_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[3] }
			max location: { gray_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3

CGPL level :0
impl inputs: {gray_stencil_op_hcompute_gray_stencil_23}
impl outpts: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
rddom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

--- gray_stencil_BANK_2
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0, 0] }
			max location: { gray_stencil_BANK_2[63, 63] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0, 0] }
			max location: { gray_stencil_BANK_2[63, 63] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47

Stride inner most:  1
{gray_stencil[d0, d1] -> gray_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { gray_stencil_BANK_2[d0, d1] -> gray_stencil_BANK_2[64d0 + d1] }
linear map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
linear map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
after ubuffer regen: --- gray_stencil_BANK_2
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47

addr need tight: {}
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

	UBuffer after address tighten--- gray_stencil_BANK_2
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47

getting rddom
rddom = { gray_stencil_BANK_2[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- gray_stencil_BANK_2
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47

find bd for op :op_hcompute_gray_stencil
	find candidate: gray_stencil_op_hcompute_gray_stencil_23_write
find bd for op :op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192
	find candidate: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(64gray_s0_y + gray_s0_x)] }
	div dim: 0
getting rddom
rddom = { gray_stencil_BANK_2[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: gray_stencil_BANK_2
	 original range input access map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: gray_stencil_BANK_2
   On addr dim: 0, fetch_width: 4
--- gray_stencil_BANK_2
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2[0] }
			max location: { gray_stencil_BANK_2[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47

in bundle  = 1
out bundle = 1
Vectorize input port bundle: gray_stencil_op_hcompute_gray_stencil_23_write
	vectorize input port: gray_stencil_op_hcompute_gray_stencil_23
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }, transform: { gray_stencil_BANK_2[d0] -> gray_stencil_BANK_2_0_agg[d0] }
access map : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_gray_stencil[i0, i1, i2] -> op_hcompute_gray_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	sched after trans: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ gray_stencil_BANK_2[i0] -> gray_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- gray_stencil_BANK_2_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2_0_agg[0] }
			max location: { gray_stencil_BANK_2_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[0] }
			max location: { gray_stencil_BANK_2_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[1] }
			max location: { gray_stencil_BANK_2_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[2] }
			max location: { gray_stencil_BANK_2_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[3] }
			max location: { gray_stencil_BANK_2_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

AGG Schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Vectorize output port bundle: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
	Vectorize output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
Autogen slice:{ gray_stencil_BANK_2[i0] -> gray_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { gray_stencil_BANK_2[i0] -> gray_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[d0, d1, d2]->op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[d0, d1, d2] -> op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, i3] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, i3] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, i3] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, i3] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, i3] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, i3] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, i3] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2, 0] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2] -> [192 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2] -> [192 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2] -> [192 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[0, i1, i2] -> gray_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ gray_stencil_BANK_2[i0] -> gray_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
Autogen slice:{ gray_stencil_BANK_2[i0] -> gray_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, i1, i2] -> gray_stencil_BANK_2[64i1 + i2] }
tb output access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, i1, i2] -> gray_stencil_BANK_2[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
TB  : --- gray_stencil_BANK_2_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[0] }
			max location: { gray_stencil_BANK_2_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[1] }
			max location: { gray_stencil_BANK_2_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[2] }
			max location: { gray_stencil_BANK_2_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[3] }
			max location: { gray_stencil_BANK_2_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2_0_tb[0] }
			max location: { gray_stencil_BANK_2_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out

TB Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- gray_stencil_BANK_2_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[0] }
			max location: { gray_stencil_BANK_2_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[1] }
			max location: { gray_stencil_BANK_2_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[2] }
			max location: { gray_stencil_BANK_2_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[3] }
			max location: { gray_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[0] }
			max location: { gray_stencil_BANK_2_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[1] }
			max location: { gray_stencil_BANK_2_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[2] }
			max location: { gray_stencil_BANK_2_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[3] }
			max location: { gray_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3

SRAM Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: gray_stencil_BANK_2_0_agg
--- gray_stencil_BANK_2_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_2_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2_0_agg[0] }
			max location: { gray_stencil_BANK_2_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[0] }
			max location: { gray_stencil_BANK_2_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[1] }
			max location: { gray_stencil_BANK_2_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[2] }
			max location: { gray_stencil_BANK_2_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_agg[3] }
			max location: { gray_stencil_BANK_2_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

after vectorization codegen: gray_stencil_BANK_2_0_tb
--- gray_stencil_BANK_2_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[0] }
			max location: { gray_stencil_BANK_2_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[1] }
			max location: { gray_stencil_BANK_2_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[2] }
			max location: { gray_stencil_BANK_2_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_0_tb[3] }
			max location: { gray_stencil_BANK_2_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_2_0_tb[0] }
			max location: { gray_stencil_BANK_2_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out

after vectorization codegen: gray_stencil_BANK_2_sram
--- gray_stencil_BANK_2_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[0] }
			max location: { gray_stencil_BANK_2_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[1] }
			max location: { gray_stencil_BANK_2_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[2] }
			max location: { gray_stencil_BANK_2_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[3] }
			max location: { gray_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[0] }
			max location: { gray_stencil_BANK_2_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[1] }
			max location: { gray_stencil_BANK_2_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[2] }
			max location: { gray_stencil_BANK_2_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[3] }
			max location: { gray_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3

CGPL level :0
impl inputs: {gray_stencil_op_hcompute_gray_stencil_23}
impl outpts: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
rddom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

--- gray_stencil_BANK_3
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0, 0] }
			max location: { gray_stencil_BANK_3[63, 63] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0, 0] }
			max location: { gray_stencil_BANK_3[63, 63] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40

Stride inner most:  1
{gray_stencil[d0, d1] -> gray_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { gray_stencil_BANK_3[d0, d1] -> gray_stencil_BANK_3[64d0 + d1] }
linear map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
linear map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
after ubuffer regen: --- gray_stencil_BANK_3
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40

addr need tight: {}
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

	UBuffer after address tighten--- gray_stencil_BANK_3
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40

getting rddom
rddom = { gray_stencil_BANK_3[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- gray_stencil_BANK_3
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40

find bd for op :op_hcompute_gray_stencil
	find candidate: gray_stencil_op_hcompute_gray_stencil_23_write
find bd for op :op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256
	find candidate: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(64gray_s0_y + gray_s0_x)] }
	div dim: 0
getting rddom
rddom = { gray_stencil_BANK_3[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: gray_stencil_BANK_3
	 original range input access map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: gray_stencil_BANK_3
   On addr dim: 0, fetch_width: 4
--- gray_stencil_BANK_3
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3[0] }
			max location: { gray_stencil_BANK_3[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40

in bundle  = 1
out bundle = 1
Vectorize input port bundle: gray_stencil_op_hcompute_gray_stencil_23_write
	vectorize input port: gray_stencil_op_hcompute_gray_stencil_23
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }, transform: { gray_stencil_BANK_3[d0] -> gray_stencil_BANK_3_0_agg[d0] }
access map : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_gray_stencil[i0, i1, i2] -> op_hcompute_gray_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	sched after trans: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ gray_stencil_BANK_3[i0] -> gray_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- gray_stencil_BANK_3_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3_0_agg[0] }
			max location: { gray_stencil_BANK_3_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[0] }
			max location: { gray_stencil_BANK_3_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[1] }
			max location: { gray_stencil_BANK_3_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[2] }
			max location: { gray_stencil_BANK_3_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[3] }
			max location: { gray_stencil_BANK_3_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

AGG Schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Vectorize output port bundle: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
	Vectorize output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
Autogen slice:{ gray_stencil_BANK_3[i0] -> gray_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { gray_stencil_BANK_3[i0] -> gray_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[d0, d1, d2]->op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[d0, d1, d2] -> op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, i3] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, i3] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, i3] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, i3] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, i3] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, i3] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, i3] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2, 0] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2] -> [256 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2] -> [256 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2] -> [256 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[0, i1, i2] -> gray_stencil_BANK_3[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ gray_stencil_BANK_3[i0] -> gray_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
Autogen slice:{ gray_stencil_BANK_3[i0] -> gray_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, i1, i2] -> gray_stencil_BANK_3[64i1 + i2] }
tb output access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, i1, i2] -> gray_stencil_BANK_3[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
TB  : --- gray_stencil_BANK_3_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[0] }
			max location: { gray_stencil_BANK_3_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[1] }
			max location: { gray_stencil_BANK_3_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[2] }
			max location: { gray_stencil_BANK_3_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[3] }
			max location: { gray_stencil_BANK_3_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3_0_tb[0] }
			max location: { gray_stencil_BANK_3_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out

TB Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- gray_stencil_BANK_3_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[0] }
			max location: { gray_stencil_BANK_3_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[1] }
			max location: { gray_stencil_BANK_3_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[2] }
			max location: { gray_stencil_BANK_3_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[3] }
			max location: { gray_stencil_BANK_3_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[0] }
			max location: { gray_stencil_BANK_3_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[1] }
			max location: { gray_stencil_BANK_3_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[2] }
			max location: { gray_stencil_BANK_3_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[3] }
			max location: { gray_stencil_BANK_3_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3

SRAM Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: gray_stencil_BANK_3_0_agg
--- gray_stencil_BANK_3_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_3_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3_0_agg[0] }
			max location: { gray_stencil_BANK_3_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[0] }
			max location: { gray_stencil_BANK_3_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[1] }
			max location: { gray_stencil_BANK_3_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[2] }
			max location: { gray_stencil_BANK_3_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_agg[3] }
			max location: { gray_stencil_BANK_3_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

after vectorization codegen: gray_stencil_BANK_3_0_tb
--- gray_stencil_BANK_3_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[0] }
			max location: { gray_stencil_BANK_3_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[1] }
			max location: { gray_stencil_BANK_3_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[2] }
			max location: { gray_stencil_BANK_3_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_0_tb[3] }
			max location: { gray_stencil_BANK_3_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_3_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_3_0_tb[0] }
			max location: { gray_stencil_BANK_3_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out

after vectorization codegen: gray_stencil_BANK_3_sram
--- gray_stencil_BANK_3_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[0] }
			max location: { gray_stencil_BANK_3_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[1] }
			max location: { gray_stencil_BANK_3_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[2] }
			max location: { gray_stencil_BANK_3_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[3] }
			max location: { gray_stencil_BANK_3_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[0] }
			max location: { gray_stencil_BANK_3_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[1] }
			max location: { gray_stencil_BANK_3_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[2] }
			max location: { gray_stencil_BANK_3_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[3] }
			max location: { gray_stencil_BANK_3_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3

CGPL level :0
impl inputs: {gray_stencil_op_hcompute_gray_stencil_23}
impl outpts: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
rddom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

--- gray_stencil_BANK_4
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0, 0] }
			max location: { gray_stencil_BANK_4[63, 63] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0, 0] }
			max location: { gray_stencil_BANK_4[63, 63] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32

Stride inner most:  1
{gray_stencil[d0, d1] -> gray_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { gray_stencil_BANK_4[d0, d1] -> gray_stencil_BANK_4[64d0 + d1] }
linear map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
linear map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
after ubuffer regen: --- gray_stencil_BANK_4
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32

addr need tight: {}
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

	UBuffer after address tighten--- gray_stencil_BANK_4
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32

getting rddom
rddom = { gray_stencil_BANK_4[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- gray_stencil_BANK_4
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32

find bd for op :op_hcompute_gray_stencil
	find candidate: gray_stencil_op_hcompute_gray_stencil_23_write
find bd for op :op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320
	find candidate: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(64gray_s0_y + gray_s0_x)] }
	div dim: 0
getting rddom
rddom = { gray_stencil_BANK_4[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: gray_stencil_BANK_4
	 original range input access map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: gray_stencil_BANK_4
   On addr dim: 0, fetch_width: 4
--- gray_stencil_BANK_4
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4[0] }
			max location: { gray_stencil_BANK_4[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32

in bundle  = 1
out bundle = 1
Vectorize input port bundle: gray_stencil_op_hcompute_gray_stencil_23_write
	vectorize input port: gray_stencil_op_hcompute_gray_stencil_23
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }, transform: { gray_stencil_BANK_4[d0] -> gray_stencil_BANK_4_0_agg[d0] }
access map : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_gray_stencil[i0, i1, i2] -> op_hcompute_gray_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	sched after trans: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ gray_stencil_BANK_4[i0] -> gray_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- gray_stencil_BANK_4_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4_0_agg[0] }
			max location: { gray_stencil_BANK_4_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[0] }
			max location: { gray_stencil_BANK_4_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[1] }
			max location: { gray_stencil_BANK_4_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[2] }
			max location: { gray_stencil_BANK_4_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[3] }
			max location: { gray_stencil_BANK_4_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

AGG Schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Vectorize output port bundle: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
	Vectorize output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
Autogen slice:{ gray_stencil_BANK_4[i0] -> gray_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { gray_stencil_BANK_4[i0] -> gray_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[d0, d1, d2]->op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[d0, d1, d2] -> op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, i3] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, i3] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, i3] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, i3] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, i3] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, i3] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, i3] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2, 0] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2] -> [320 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2] -> [320 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2] -> [320 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[0, i1, i2] -> gray_stencil_BANK_4[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ gray_stencil_BANK_4[i0] -> gray_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
Autogen slice:{ gray_stencil_BANK_4[i0] -> gray_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, i1, i2] -> gray_stencil_BANK_4[64i1 + i2] }
tb output access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, i1, i2] -> gray_stencil_BANK_4[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
TB  : --- gray_stencil_BANK_4_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[0] }
			max location: { gray_stencil_BANK_4_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[1] }
			max location: { gray_stencil_BANK_4_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[2] }
			max location: { gray_stencil_BANK_4_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[3] }
			max location: { gray_stencil_BANK_4_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4_0_tb[0] }
			max location: { gray_stencil_BANK_4_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out

TB Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63; op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_4_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- gray_stencil_BANK_4_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[0] }
			max location: { gray_stencil_BANK_4_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[1] }
			max location: { gray_stencil_BANK_4_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[2] }
			max location: { gray_stencil_BANK_4_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[3] }
			max location: { gray_stencil_BANK_4_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[0] }
			max location: { gray_stencil_BANK_4_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[1] }
			max location: { gray_stencil_BANK_4_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[2] }
			max location: { gray_stencil_BANK_4_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[3] }
			max location: { gray_stencil_BANK_4_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3

SRAM Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: gray_stencil_BANK_4_0_agg
--- gray_stencil_BANK_4_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_4_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4_0_agg[0] }
			max location: { gray_stencil_BANK_4_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[0] }
			max location: { gray_stencil_BANK_4_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[1] }
			max location: { gray_stencil_BANK_4_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[2] }
			max location: { gray_stencil_BANK_4_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_agg[3] }
			max location: { gray_stencil_BANK_4_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

after vectorization codegen: gray_stencil_BANK_4_0_tb
--- gray_stencil_BANK_4_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[0] }
			max location: { gray_stencil_BANK_4_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[1] }
			max location: { gray_stencil_BANK_4_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[2] }
			max location: { gray_stencil_BANK_4_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_0_tb[3] }
			max location: { gray_stencil_BANK_4_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_4_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_4_0_tb[0] }
			max location: { gray_stencil_BANK_4_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out

after vectorization codegen: gray_stencil_BANK_4_sram
--- gray_stencil_BANK_4_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[0] }
			max location: { gray_stencil_BANK_4_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[1] }
			max location: { gray_stencil_BANK_4_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[2] }
			max location: { gray_stencil_BANK_4_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[3] }
			max location: { gray_stencil_BANK_4_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[0] }
			max location: { gray_stencil_BANK_4_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[1] }
			max location: { gray_stencil_BANK_4_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[2] }
			max location: { gray_stencil_BANK_4_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[3] }
			max location: { gray_stencil_BANK_4_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3

CGPL level :0
impl inputs: {gray_stencil_op_hcompute_gray_stencil_23}
impl outpts: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
rddom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_gray_stencil[root, gray_s0_y, gray_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.4
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.5
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.4
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32}
	 bank NO.5
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

--- gray_stencil_BANK_5
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0, 0] }
			max location: { gray_stencil_BANK_5[63, 63] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0, 0] }
			max location: { gray_stencil_BANK_5[63, 63] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70

Stride inner most:  1
{gray_stencil[d0, d1] -> gray_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { gray_stencil_BANK_5[d0, d1] -> gray_stencil_BANK_5[64d0 + d1] }
linear map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
linear map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
after ubuffer regen: --- gray_stencil_BANK_5
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70

addr need tight: {}
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

	UBuffer after address tighten--- gray_stencil_BANK_5
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70

getting rddom
rddom = { gray_stencil_BANK_5[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- gray_stencil_BANK_5
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70

find bd for op :op_hcompute_gray_stencil
	find candidate: gray_stencil_op_hcompute_gray_stencil_23_write
find bd for op :op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385
	find candidate: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(64gray_s0_y + gray_s0_x)] }
	div dim: 0
getting rddom
rddom = { gray_stencil_BANK_5[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: gray_stencil_BANK_5
	 original range input access map: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: gray_stencil_BANK_5
   On addr dim: 0, fetch_width: 4
--- gray_stencil_BANK_5
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5[0] }
			max location: { gray_stencil_BANK_5[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70

in bundle  = 1
out bundle = 1
Vectorize input port bundle: gray_stencil_op_hcompute_gray_stencil_23_write
	vectorize input port: gray_stencil_op_hcompute_gray_stencil_23
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }, transform: { gray_stencil_BANK_5[d0] -> gray_stencil_BANK_5_0_agg[d0] }
access map : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_gray_stencil[i0, i1, i2] -> op_hcompute_gray_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_gray_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
	sched after trans: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_gray_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ gray_stencil_BANK_5[i0] -> gray_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- gray_stencil_BANK_5_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5_0_agg[0] }
			max location: { gray_stencil_BANK_5_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[0] }
			max location: { gray_stencil_BANK_5_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[1] }
			max location: { gray_stencil_BANK_5_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[2] }
			max location: { gray_stencil_BANK_5_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[3] }
			max location: { gray_stencil_BANK_5_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

AGG Schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Vectorize output port bundle: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
	Vectorize output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
Autogen slice:{ gray_stencil_BANK_5[i0] -> gray_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { gray_stencil_BANK_5[i0] -> gray_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[d0, d1, d2]->op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[d0, d1, d2] -> op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, i3] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, i3] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, i3] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, i3] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, i3] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, i3] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, i3] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2, 0] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2] -> [385 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2] -> [385 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2] -> [385 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[0, i1, i2] -> gray_stencil_BANK_5[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ gray_stencil_BANK_5[i0] -> gray_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
Autogen slice:{ gray_stencil_BANK_5[i0] -> gray_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(16gray_s0_y + floor((gray_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root, gray_s0_y, gray_s0_x] -> [(gray_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, i1, i2] -> gray_stencil_BANK_5[64i1 + i2] }
tb output access map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, i1, i2] -> gray_stencil_BANK_5[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
TB  : --- gray_stencil_BANK_5_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[0] }
			max location: { gray_stencil_BANK_5_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[1] }
			max location: { gray_stencil_BANK_5_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[2] }
			max location: { gray_stencil_BANK_5_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[3] }
			max location: { gray_stencil_BANK_5_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5_0_tb[0] }
			max location: { gray_stencil_BANK_5_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out

TB Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[0, i1, i2] -> gray_stencil_BANK_5_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- gray_stencil_BANK_5_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[0] }
			max location: { gray_stencil_BANK_5_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[1] }
			max location: { gray_stencil_BANK_5_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[2] }
			max location: { gray_stencil_BANK_5_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[3] }
			max location: { gray_stencil_BANK_5_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[0] }
			max location: { gray_stencil_BANK_5_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[1] }
			max location: { gray_stencil_BANK_5_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[2] }
			max location: { gray_stencil_BANK_5_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[3] }
			max location: { gray_stencil_BANK_5_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3

SRAM Schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: gray_stencil_BANK_5_0_agg
--- gray_stencil_BANK_5_0_agg
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in
			dom : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_BANK_5_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5_0_agg[0] }
			max location: { gray_stencil_BANK_5_0_agg[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_gray_stencil_23_out_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[0] }
			max location: { gray_stencil_BANK_5_0_agg[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_out_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[1] }
			max location: { gray_stencil_BANK_5_0_agg[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_out_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[2] }
			max location: { gray_stencil_BANK_5_0_agg[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_out_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_agg[3] }
			max location: { gray_stencil_BANK_5_0_agg[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_in
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in
	---- Output Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write_agg_out
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_out_0
			gray_stencil_op_hcompute_gray_stencil_23_out_1
			gray_stencil_op_hcompute_gray_stencil_23_out_2
			gray_stencil_op_hcompute_gray_stencil_23_out_3

after vectorization codegen: gray_stencil_BANK_5_0_tb
--- gray_stencil_BANK_5_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[0] }
			max location: { gray_stencil_BANK_5_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[1] }
			max location: { gray_stencil_BANK_5_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[2] }
			max location: { gray_stencil_BANK_5_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_0_tb[3] }
			max location: { gray_stencil_BANK_5_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, i1, i2] -> gray_stencil_BANK_5_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_BANK_5_0_tb[0] }
			max location: { gray_stencil_BANK_5_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out

after vectorization codegen: gray_stencil_BANK_5_sram
--- gray_stencil_BANK_5_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[0] }
			max location: { gray_stencil_BANK_5_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[1] }
			max location: { gray_stencil_BANK_5_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[2] }
			max location: { gray_stencil_BANK_5_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[3] }
			max location: { gray_stencil_BANK_5_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[0] }
			max location: { gray_stencil_BANK_5_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[1] }
			max location: { gray_stencil_BANK_5_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[2] }
			max location: { gray_stencil_BANK_5_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[3] }
			max location: { gray_stencil_BANK_5_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3

bank id: 0
rd dom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 1
rd dom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 2
rd dom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 3
rd dom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 4
rd dom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 5
rd dom: { gray_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 0, to be merged: {0, 1, 2, 3, 4, 5}
	Group: 0: {0, 1, 2, 3, 4, 5}
	Perform bank merging!
	subcomponent keys:gray_stencil_BANK_5_0_agg
	subcomponent keys:gray_stencil_BANK_5_0_tb
	subcomponent keys:gray_stencil_BANK_5_sram
--- gray_stencil_BANK_5_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[0] }
			max location: { gray_stencil_BANK_5_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[1] }
			max location: { gray_stencil_BANK_5_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[2] }
			max location: { gray_stencil_BANK_5_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_5_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[3] }
			max location: { gray_stencil_BANK_5_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[0] }
			max location: { gray_stencil_BANK_5_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[1] }
			max location: { gray_stencil_BANK_5_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[2] }
			max location: { gray_stencil_BANK_5_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_5_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_5_sram[3] }
			max location: { gray_stencil_BANK_5_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3

	subcomponent keys:gray_stencil_BANK_4_0_agg
	subcomponent keys:gray_stencil_BANK_4_0_tb
	subcomponent keys:gray_stencil_BANK_4_sram
--- gray_stencil_BANK_4_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[0] }
			max location: { gray_stencil_BANK_4_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[1] }
			max location: { gray_stencil_BANK_4_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[2] }
			max location: { gray_stencil_BANK_4_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_4_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[3] }
			max location: { gray_stencil_BANK_4_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[0] }
			max location: { gray_stencil_BANK_4_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[1] }
			max location: { gray_stencil_BANK_4_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[2] }
			max location: { gray_stencil_BANK_4_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_4_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_4_sram[3] }
			max location: { gray_stencil_BANK_4_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3

new banks id: 6
get SRAM port schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_0[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
--- gray_stencil_bank_6_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[0] }
			max location: { gray_stencil_bank_6_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[1] }
			max location: { gray_stencil_bank_6_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[2] }
			max location: { gray_stencil_bank_6_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[3] }
			max location: { gray_stencil_bank_6_sram[4095] }

	---- 8 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[0] }
			max location: { gray_stencil_bank_6_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[1] }
			max location: { gray_stencil_bank_6_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[2] }
			max location: { gray_stencil_bank_6_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[3] }
			max location: { gray_stencil_bank_6_sram[4095] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[0] }
			max location: { gray_stencil_bank_6_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[1] }
			max location: { gray_stencil_bank_6_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[2] }
			max location: { gray_stencil_bank_6_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_sram[3] }
			max location: { gray_stencil_bank_6_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3

--- gray_stencil_bank_6
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_6[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_6[0] }
			max location: { gray_stencil_bank_6[4095] }

	---- 2 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_6[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_6[0] }
			max location: { gray_stencil_bank_6[4095] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_6[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_6[0] }
			max location: { gray_stencil_bank_6[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70

sub component buf: agg
sub component buf: tb
sub component buf: sram
sub component buf: agg
sub component buf: tb
sub component buf: sram
micor buf: --- gray_stencil_bank_6_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_0_tb[0] }
			max location: { gray_stencil_bank_6_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_0_tb[1] }
			max location: { gray_stencil_bank_6_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_0_tb[2] }
			max location: { gray_stencil_bank_6_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_0_tb[3] }
			max location: { gray_stencil_bank_6_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_6_0_tb[0] }
			max location: { gray_stencil_bank_6_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_out

micor buf: --- gray_stencil_bank_6_1_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_1_tb[0] }
			max location: { gray_stencil_bank_6_1_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_1_tb[1] }
			max location: { gray_stencil_bank_6_1_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_1_tb[2] }
			max location: { gray_stencil_bank_6_1_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_6_1_tb[3] }
			max location: { gray_stencil_bank_6_1_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_6_1_tb[0] }
			max location: { gray_stencil_bank_6_1_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70_out

Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.2
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.3
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.6
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.2
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.3
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40}
	 bank NO.6
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

	subcomponent keys:gray_stencil_BANK_3_0_agg
	subcomponent keys:gray_stencil_BANK_3_0_tb
	subcomponent keys:gray_stencil_BANK_3_sram
--- gray_stencil_BANK_3_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[0] }
			max location: { gray_stencil_BANK_3_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[1] }
			max location: { gray_stencil_BANK_3_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[2] }
			max location: { gray_stencil_BANK_3_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_3_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[3] }
			max location: { gray_stencil_BANK_3_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[0] }
			max location: { gray_stencil_BANK_3_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[1] }
			max location: { gray_stencil_BANK_3_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[2] }
			max location: { gray_stencil_BANK_3_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_3_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_3_sram[3] }
			max location: { gray_stencil_BANK_3_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3

	subcomponent keys:gray_stencil_BANK_2_0_agg
	subcomponent keys:gray_stencil_BANK_2_0_tb
	subcomponent keys:gray_stencil_BANK_2_sram
--- gray_stencil_BANK_2_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[0] }
			max location: { gray_stencil_BANK_2_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[1] }
			max location: { gray_stencil_BANK_2_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[2] }
			max location: { gray_stencil_BANK_2_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[3] }
			max location: { gray_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[0] }
			max location: { gray_stencil_BANK_2_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[1] }
			max location: { gray_stencil_BANK_2_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[2] }
			max location: { gray_stencil_BANK_2_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_2_sram[3] }
			max location: { gray_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3

new banks id: 7
get SRAM port schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [190 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	adjust temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
--- gray_stencil_bank_7_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[0] }
			max location: { gray_stencil_bank_7_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[1] }
			max location: { gray_stencil_bank_7_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[2] }
			max location: { gray_stencil_bank_7_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[3] }
			max location: { gray_stencil_bank_7_sram[4095] }

	---- 8 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[0] }
			max location: { gray_stencil_bank_7_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[1] }
			max location: { gray_stencil_bank_7_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[2] }
			max location: { gray_stencil_bank_7_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[3] }
			max location: { gray_stencil_bank_7_sram[4095] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[0] }
			max location: { gray_stencil_bank_7_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[1] }
			max location: { gray_stencil_bank_7_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[2] }
			max location: { gray_stencil_bank_7_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_sram[3] }
			max location: { gray_stencil_bank_7_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3

--- gray_stencil_bank_7
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_7[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_7[0] }
			max location: { gray_stencil_bank_7[4095] }

	---- 2 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_7[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_7[0] }
			max location: { gray_stencil_bank_7[4095] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_7[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_7[0] }
			max location: { gray_stencil_bank_7[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47

sub component buf: agg
sub component buf: tb
sub component buf: sram
sub component buf: agg
sub component buf: tb
sub component buf: sram
micor buf: --- gray_stencil_bank_7_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_0_tb[0] }
			max location: { gray_stencil_bank_7_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_0_tb[1] }
			max location: { gray_stencil_bank_7_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_0_tb[2] }
			max location: { gray_stencil_bank_7_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_0_tb[3] }
			max location: { gray_stencil_bank_7_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_7_0_tb[0] }
			max location: { gray_stencil_bank_7_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40_out

micor buf: --- gray_stencil_bank_7_1_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_1_tb[0] }
			max location: { gray_stencil_bank_7_1_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_1_tb[1] }
			max location: { gray_stencil_bank_7_1_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_1_tb[2] }
			max location: { gray_stencil_bank_7_1_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_7_1_tb[3] }
			max location: { gray_stencil_bank_7_1_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_7_1_tb[0] }
			max location: { gray_stencil_bank_7_1_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47_out

Bank writers: 
	 bank NO.0
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.1
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.6
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.7
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.0
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
	 bank NO.1
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55}
	 bank NO.6
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
	 bank NO.7
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

	subcomponent keys:gray_stencil_BANK_1_0_agg
	subcomponent keys:gray_stencil_BANK_1_0_tb
	subcomponent keys:gray_stencil_BANK_1_sram
--- gray_stencil_BANK_1_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[0] }
			max location: { gray_stencil_BANK_1_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[1] }
			max location: { gray_stencil_BANK_1_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[2] }
			max location: { gray_stencil_BANK_1_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[3] }
			max location: { gray_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[0] }
			max location: { gray_stencil_BANK_1_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[1] }
			max location: { gray_stencil_BANK_1_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[2] }
			max location: { gray_stencil_BANK_1_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_1_sram[3] }
			max location: { gray_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3

	subcomponent keys:gray_stencil_BANK_0_0_agg
	subcomponent keys:gray_stencil_BANK_0_0_tb
	subcomponent keys:gray_stencil_BANK_0_sram
--- gray_stencil_BANK_0_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[0] }
			max location: { gray_stencil_BANK_0_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[1] }
			max location: { gray_stencil_BANK_0_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[2] }
			max location: { gray_stencil_BANK_0_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[3] }
			max location: { gray_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[0] }
			max location: { gray_stencil_BANK_0_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[1] }
			max location: { gray_stencil_BANK_0_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[2] }
			max location: { gray_stencil_BANK_0_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_BANK_0_sram[3] }
			max location: { gray_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3

new banks id: 8
get SRAM port schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	 output sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [62 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	adjust temp sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_0[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
--- gray_stencil_bank_8_sram
	---- 4 in ports
		gray_stencil_op_hcompute_gray_stencil_23_in_0
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[0] }
			max location: { gray_stencil_bank_8_sram[4092] }

		gray_stencil_op_hcompute_gray_stencil_23_in_1
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[1] }
			max location: { gray_stencil_bank_8_sram[4093] }

		gray_stencil_op_hcompute_gray_stencil_23_in_2
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[2] }
			max location: { gray_stencil_bank_8_sram[4094] }

		gray_stencil_op_hcompute_gray_stencil_23_in_3
			dom : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[3] }
			max location: { gray_stencil_bank_8_sram[4095] }

	---- 8 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[0] }
			max location: { gray_stencil_bank_8_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[1] }
			max location: { gray_stencil_bank_8_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[2] }
			max location: { gray_stencil_bank_8_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[3] }
			max location: { gray_stencil_bank_8_sram[4095] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[0] }
			max location: { gray_stencil_bank_8_sram[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[1] }
			max location: { gray_stencil_bank_8_sram[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[2] }
			max location: { gray_stencil_bank_8_sram[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_sram[3] }
			max location: { gray_stencil_bank_8_sram[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23_in_0
			gray_stencil_op_hcompute_gray_stencil_23_in_1
			gray_stencil_op_hcompute_gray_stencil_23_in_2
			gray_stencil_op_hcompute_gray_stencil_23_in_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3

--- gray_stencil_bank_8
	---- 1 in ports
		gray_stencil_op_hcompute_gray_stencil_23
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_8[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_8[0] }
			max location: { gray_stencil_bank_8[4095] }

	---- 2 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_8[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_8[0] }
			max location: { gray_stencil_bank_8[4095] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_8[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_8[0] }
			max location: { gray_stencil_bank_8[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_gray_stencil_23_write
		---- Ports...
			gray_stencil_op_hcompute_gray_stencil_23
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63

sub component buf: agg
sub component buf: tb
sub component buf: sram
sub component buf: agg
sub component buf: tb
sub component buf: sram
micor buf: --- gray_stencil_bank_8_0_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_0_tb[0] }
			max location: { gray_stencil_bank_8_0_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_0_tb[1] }
			max location: { gray_stencil_bank_8_0_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_0_tb[2] }
			max location: { gray_stencil_bank_8_0_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_0_tb[3] }
			max location: { gray_stencil_bank_8_0_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_8_0_tb[0] }
			max location: { gray_stencil_bank_8_0_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55_out

micor buf: --- gray_stencil_bank_8_1_tb
	---- 4 in ports
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_1_tb[0] }
			max location: { gray_stencil_bank_8_1_tb[4092] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_1_tb[1] }
			max location: { gray_stencil_bank_8_1_tb[4093] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_1_tb[2] }
			max location: { gray_stencil_bank_8_1_tb[4094] }

		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { gray_stencil_bank_8_1_tb[3] }
			max location: { gray_stencil_bank_8_1_tb[4095] }

	---- 1 out ports:
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out
			dom : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { gray_stencil_bank_8_1_tb[0] }
			max location: { gray_stencil_bank_8_1_tb[4095] }

	---- Input Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read_tb_in
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_0
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_1
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_2
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out_3
	---- Output Bundles
		gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_read_tb_out
		---- Ports...
			gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63_out

Bank writers: 
	 bank NO.6
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.7
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
	 bank NO.8
		writers: {gray_stencil_op_hcompute_gray_stencil_23}
Bank readers: 
	 bank NO.6
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70}
	 bank NO.7
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47}
	 bank NO.8
		readers: {gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63}
Shift Register Output: 
	memtiles IO:: 
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32, delay = 320
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40, delay = 256
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47, delay = 192
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55, delay = 128
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63, delay = 64
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70, delay = 385
		 gray_stencil_op_hcompute_gray_stencil_23->gray_stencil_op_hcompute_reciprocal_stencil_4, delay = 0
	register IO:: 
		 gray_stencil_op_hcompute_reciprocal_stencil_4->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45->gray_stencil_op_hcompute_sharpen_stencil_2, delay = 1
		 gray_stencil_op_hcompute_sharpen_stencil_2->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44, delay = 0
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50, delay = 1
		 gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50->gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39, delay = 1

add input: gray_stencil_op_hcompute_gray_stencil_23 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_34 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_35 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_36 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_37 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_38 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_39 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_40 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_41 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_42 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_43 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_44 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_45 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_46 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_47 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_48 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_49 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_50 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_51 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_52 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_53 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_54 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_55 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_56 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_57 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_58 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_59 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_60 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_61 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_62 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_63 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_64 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_65 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_66 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_67 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_68 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_69 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_70 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_71 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_72 to pt2wire
add output: gray_stencil_op_hcompute_blur_unnormalized_stencil_1_73 to pt2wire
add output: gray_stencil_op_hcompute_reciprocal_stencil_4 to pt2wire
add output: gray_stencil_op_hcompute_sharpen_stencil_2 to pt2wire
agg2sram_opt debug start 
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_6_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
op_name: op_hcompute_gray_stencil_agg2sram_0, extent_0: 64, stride_0: 1
write map: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_6_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
{ gray_stencil_bank_6_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_6_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_6_1_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	op name: op_hcompute_gray_stencil_agg2sram_0
	Sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_gray_stencil_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_6_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencil_in2agg_0
	Sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_6_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[i0 = 0, i1, i2] -> [318 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",318,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [320 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",320,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_320_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_6_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[i0 = 0, i1, i2] -> [383 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",383,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_6_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [385 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",385,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_385_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_6_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[318],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[383],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[320],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[385],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_gray_stencil_bank_6 with input_num = 1, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_gray_stencil_bank_6
Module: cgralib.Mem_amber(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U0__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs2__use_prebuilt_memTrue__width16
agg2sram_opt debug start 
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_7_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
op_name: op_hcompute_gray_stencil_agg2sram_0, extent_0: 64, stride_0: 1
write map: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_7_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
{ gray_stencil_bank_7_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_7_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_7_1_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	op name: op_hcompute_gray_stencil_agg2sram_0
	Sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_gray_stencil_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_7_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencil_in2agg_0
	Sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_7_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[i0 = 0, i1, i2] -> [189 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",189,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [192 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",192,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_192_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_7_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[i0 = 0, i1, i2] -> [254 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",254,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_7_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [256 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",256,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_256_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_7_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[254],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[189],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[256],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[192],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_gray_stencil_bank_7 with input_num = 1, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_gray_stencil_bank_7
Module: cgralib.Mem_amber(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U1__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs2__use_prebuilt_memTrue__width16
agg2sram_opt debug start 
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_8_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
op_name: op_hcompute_gray_stencil_agg2sram_0, extent_0: 64, stride_0: 1
write map: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_8_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
{ gray_stencil_bank_8_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
write map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_8_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ gray_stencil_bank_8_1_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	op name: op_hcompute_gray_stencil_agg2sram_0
	Sched: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_gray_stencil_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_agg2sram_0[i0 = 0, i1, i2] -> gray_stencil_bank_8_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencil_in2agg_0
	Sched: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_gray_stencil_in2agg_0[root = 0, gray_s0_y, gray_s0_x] -> gray_stencil_bank_8_0_agg[64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[i0 = 0, i1, i2] -> [126 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",126,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_sram2tb_0[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, gray_s0_y, gray_s0_x] -> [128 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",128,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_128_tb2out_0[root = 0, i1, i2] -> gray_stencil_bank_8_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[i0 = 0, i1, i2] -> [61 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",61,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_sram2tb_1[d0 = 0, d1, d2] -> gray_stencil_bank_8_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1
	Sched: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1[root = 0, gray_s0_y, gray_s0_x] -> [64 + 64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",64,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_gray_stencilop_hcompute_gray_stencil_delay_64_tb2out_1[root = 0, i1, i2] -> gray_stencil_bank_8_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[126],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_gray_stencil_bank_8 with input_num = 1, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_gray_stencil_bank_8
Module: cgralib.Mem_amber(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U2__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs2__use_prebuilt_memTrue__width16
create shift register for --- hw_input_global_wrapper_stencil
	---- 3 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 2] }

	---- 6 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
			dom : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			acc : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			sched: { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
			min location: { hw_input_global_wrapper_stencil[3, 3, 0] }
			max location: { hw_input_global_wrapper_stencil[60, 60, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
			min location: { hw_input_global_wrapper_stencil[3, 3, 1] }
			max location: { hw_input_global_wrapper_stencil[60, 60, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
			min location: { hw_input_global_wrapper_stencil[3, 3, 2] }
			max location: { hw_input_global_wrapper_stencil[60, 60, 2] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_1_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
		op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
	---- Output Bundles
		op_hcompute_gray_stencil_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
			hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
			hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
		op_hcompute_hw_output_stencil_1_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
		op_hcompute_hw_output_stencil_2_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
		op_hcompute_hw_output_stencil_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15

==== No reduce ops on this buffer
Writer name: op_hcompute_hw_input_global_wrapper_stencil_1
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_1, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : { [i0] -> [i0] : 0 <= i0 <= 4095 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_hw_input_global_wrapper_stencil_1
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_0, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_2
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_2, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 1] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_1
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_1, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_0, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_2
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_2, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 2] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : { [i0] -> [i0] : 0 <= i0 <= 4095 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_hw_input_global_wrapper_stencil_2
Writer name: op_hcompute_hw_input_global_wrapper_stencil_1
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_1, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_0, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : { [i0] -> [i0] : 0 <= i0 <= 4095 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil_2
read_op read: {hw_input_global_wrapper_stencil}
read_op write: {gray_stencil, }
write_op write: {gray_stencil}
write_op read: {hw_input_stencil_clkwrk_2, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> hw_input_global_wrapper_stencil[gray_s0_y, gray_s0_x, 0] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_1
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_3, }
write_op write: {hw_output_stencil_clkwrk_3}
write_op read: {hw_input_stencil_clkwrk_1, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 0] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_3, }
write_op write: {hw_output_stencil_clkwrk_3}
write_op read: {hw_input_stencil_clkwrk_0, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 0] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
DD           : 196
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil_2
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_3, }
write_op write: {hw_output_stencil_clkwrk_3}
write_op read: {hw_input_stencil_clkwrk_2, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_0, 3 + hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 0] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_1
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_4, }
write_op write: {hw_output_stencil_clkwrk_4}
write_op read: {hw_input_stencil_clkwrk_1, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 1] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
DD           : 196
writer op    : op_hcompute_hw_input_global_wrapper_stencil_1
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_4, }
write_op write: {hw_output_stencil_clkwrk_4}
write_op read: {hw_input_stencil_clkwrk_0, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 1] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_2
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_4, }
write_op write: {hw_output_stencil_clkwrk_4}
write_op read: {hw_input_stencil_clkwrk_2, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_1, 3 + hw_output_s0_x_xi_split_1, 1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 1] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_1
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_5, }
write_op write: {hw_output_stencil_clkwrk_5}
write_op read: {hw_input_stencil_clkwrk_1, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 1] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 2] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_5, }
write_op write: {hw_output_stencil_clkwrk_5}
write_op read: {hw_input_stencil_clkwrk_0, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 0] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 2] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : {  }
DDs          : {  }
Writer name: op_hcompute_hw_input_global_wrapper_stencil_2
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_5, }
write_op write: {hw_output_stencil_clkwrk_5}
write_op read: {hw_input_stencil_clkwrk_2, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_input_global_wrapper_stencil[3 + hw_output_s0_y_yi_split_2, 3 + hw_output_s0_x_xi_split_2, 2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  { op_hcompute_gray_stencil[root = 0, gray_s0_y, gray_s0_x] -> [64gray_s0_y + gray_s0_x] : 0 <= gray_s0_y <= 63 and 0 <= gray_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, i0 - 64o0, 2] : 0 <= o0 <= 63 and -63 + i0 <= 64o0 <= i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -196 + i0 - 64o0, 2] : 3 <= o0 <= 60 and -256 + i0 <= 64o0 <= -199 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
DD           : 196
writer op    : op_hcompute_hw_input_global_wrapper_stencil_2
DG: ...
# nodes: 9
# edges: 6
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17

Naive Shift registers...
# nodes: 9
# edges: 6
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17

inpt: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
  hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24 -(0)-> 0
  hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12 -(196)-> 196
Groups...
  Group...
  Group...
inpt: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
  hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26 -(0)-> 0
  hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15 -(196)-> 196
Groups...
  Group...
  Group...
inpt: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
  hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25 -(0)-> 0
  hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9 -(196)-> 196
Groups...
  Group...
  Group...
# nodes: 9
# edges: 6
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17

edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19=>hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, w=0
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19=>hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, w=196
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, w=196
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, w=0
	subbranch size: 0
	subbranch size: 0
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21=>hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, w=0
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21=>hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, w=196
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, w=196
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, w=0
	subbranch size: 0
	subbranch size: 0
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17=>hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, w=0
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17=>hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, w=196
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, w=196
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, w=0
	subbranch size: 0
	subbranch size: 0
# nodes: 9
# edges: 6
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (0) hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 -> (196) hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
        hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 

After shift register optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 

Done ports: {hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
reduced buffer: --- hw_input_global_wrapper_stencil
	---- 3 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[63, 63, 2] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_1_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
		op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
	---- Output Bundles

SR outputs: {hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
BUF outputs: {}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 

After bank merging: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
rddom: { hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 

--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[63, 63, 1] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[63, 63, 1] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_0[d0, d1] -> hw_input_global_wrapper_stencil_BANK_0[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12

find bd for op :op_hcompute_hw_input_global_wrapper_stencil_1
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
	aff : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_0
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_0
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_0[d0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil_1[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil_1[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil_1[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil_1[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil_1[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil_1[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(16hw_input_global_wrapper_s0_y_split_1 + floor((hw_input_global_wrapper_s0_x_split_1)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(16hw_input_global_wrapper_s0_y_split_1 + floor((hw_input_global_wrapper_s0_x_split_1)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(hw_input_global_wrapper_s0_x_split_1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(16hw_input_global_wrapper_s0_y_split_1 + floor((hw_input_global_wrapper_s0_x_split_1)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(hw_input_global_wrapper_s0_x_split_1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(16hw_input_global_wrapper_s0_y_split_1 + floor((hw_input_global_wrapper_s0_x_split_1)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(hw_input_global_wrapper_s0_x_split_1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_agg
--- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_tb
--- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_sram
--- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
rddom: { hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 

--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[63, 63, 0] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[63, 63, 0] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_1[d0, d1] -> hw_input_global_wrapper_stencil_BANK_1[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15

find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_1
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_1
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_1[d0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(16hw_input_global_wrapper_s0_y_split_0 + floor((hw_input_global_wrapper_s0_x_split_0)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(16hw_input_global_wrapper_s0_y_split_0 + floor((hw_input_global_wrapper_s0_x_split_0)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(hw_input_global_wrapper_s0_x_split_0)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(16hw_input_global_wrapper_s0_y_split_0 + floor((hw_input_global_wrapper_s0_x_split_0)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(hw_input_global_wrapper_s0_x_split_0)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(16hw_input_global_wrapper_s0_y_split_0 + floor((hw_input_global_wrapper_s0_x_split_0)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(hw_input_global_wrapper_s0_x_split_0)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_agg
--- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_tb
--- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_sram
--- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
rddom: { hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12, delay = 196
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17->hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9, delay = 196
	register IO:: 

--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[63, 63, 2] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[63, 63, 2] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_2[d0, d1] -> hw_input_global_wrapper_stencil_BANK_2[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9

find bd for op :op_hcompute_hw_input_global_wrapper_stencil_2
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
	aff : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_2
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_2
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_2[d0] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil_2[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil_2[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil_2[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil_2[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil_2[i0 = 0, i1, i2] -> [64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil_2[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(16hw_input_global_wrapper_s0_y_split_2 + floor((hw_input_global_wrapper_s0_x_split_2)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(16hw_input_global_wrapper_s0_y_split_2 + floor((hw_input_global_wrapper_s0_x_split_2)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(hw_input_global_wrapper_s0_x_split_2)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(16hw_input_global_wrapper_s0_y_split_2 + floor((hw_input_global_wrapper_s0_x_split_2)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(hw_input_global_wrapper_s0_x_split_2)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0] -> hw_input_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(16hw_input_global_wrapper_s0_y_split_2 + floor((hw_input_global_wrapper_s0_x_split_2)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(hw_input_global_wrapper_s0_x_split_2)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63; op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_agg
--- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_tb
--- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_sram
--- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3

bank id: 0
rd dom: { hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 1
rd dom: { hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 2
rd dom: { hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 1, to be merged: {1}
bank id: 0, to be merged: {0}
add input: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19 to pt2wire
add input: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17 to pt2wire
add input: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_24 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_25 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_26 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15 to pt2wire
agg2sram_opt debug start 
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_0 { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_1 { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_2 { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_in_3 { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_0 { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_1 { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_2 { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_out_3 { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196 after vec 0
op_hcompute_hw_input_global_wrapper_stencil_1: {{hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_19_write, 0} }
op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196: {{hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_12_read, 0} }
sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
op_name: op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0, extent_0: 64, stride_0: 1
write map: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
{ hw_input_global_wrapper_stencil_BANK_0_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_BANK_0_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_BANK_0_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
	op name: op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_1_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",194,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [196 + 64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }

"dimensionality",3,0
"cycle_starting_addr",196,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_1op_hcompute_hw_input_global_wrapper_stencil_1_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[194],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[196],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_0 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U42, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U42__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
agg2sram_opt debug start 
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_0 { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_1 { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_2 { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_in_3 { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_0 { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_1 { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_2 { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_out_3 { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196 after vec 0
op_hcompute_hw_input_global_wrapper_stencil: {{hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_21_write, 0} }
op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196: {{hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_15_read, 0} }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
op_name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0, extent_0: 64, stride_0: 1
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
{ hw_input_global_wrapper_stencil_BANK_1_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_BANK_1_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_BANK_1_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
	op name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_in2agg_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",194,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [196 + 64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }

"dimensionality",3,0
"cycle_starting_addr",196,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[194],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[196],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_1 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_1
Module: cgralib.Mem_amber(ID:_U43, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U43__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
agg2sram_opt debug start 
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_0 { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_1 { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_2 { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_in_3 { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_0 { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_1 { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_2 { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196 after vec 0
for each schedule: 
bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read
sched: hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_out_3 { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
domain name of sched: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0
stmt_name_before_vec: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196 after vec 0
op_hcompute_hw_input_global_wrapper_stencil_2: {{hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_17_write, 0} }
op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196: {{hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_9_read, 0} }
sched: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
op_name: op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0, extent_0: 64, stride_0: 1
sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
{ hw_input_global_wrapper_stencil_BANK_2_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_BANK_2_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_BANK_2_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
	op name: op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }

"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_2_in2agg_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[i0 = 0, i1, i2] -> [194 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",194,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [196 + 64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }

"dimensionality",3,0
"cycle_starting_addr",196,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_2op_hcompute_hw_input_global_wrapper_stencil_2_delay_196_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[194],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[196],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_2 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_2
Module: cgralib.Mem_amber(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U44__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
addr need tight: {}
Global range: { hw_input_stencil_clkwrk_0[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Sorted ops: {op_hcompute_hw_input_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
    reduce_map: { hw_input_stencil_clkwrk_0[d0, d1, d2] -> hw_input_stencil_clkwrk_0[64d0 + d1 + d2] }
  Dim: 2
    Schedule dom range: 64, current_level_stride : 1, up_level_stride : 64
    Address dom range: 64, current_level_stride : 1, up_level_stride : 64
span range: 64, up_level_stride : 64
span range: 64, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_stencil_clkwrk_0[64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
  After Merge: 
    schedule: { op_hcompute_hw_input_global_wrapper_stencil[0, i1] -> [i1] : 0 <= i1 <= 4095 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",4096,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> hw_input_stencil_clkwrk_0[hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0, 0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"read_data_starting_addr":[0],"read_data_stride":[1]}}
addr need tight: {}
Global range: { hw_input_stencil_clkwrk_1[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Sorted ops: {op_hcompute_hw_input_global_wrapper_stencil_1}
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 0] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
    sched: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
    reduce_map: { hw_input_stencil_clkwrk_1[d0, d1, d2] -> hw_input_stencil_clkwrk_1[64d0 + d1 + d2] }
  Dim: 2
    Schedule dom range: 64, current_level_stride : 1, up_level_stride : 64
    Address dom range: 64, current_level_stride : 1, up_level_stride : 64
span range: 64, up_level_stride : 64
span range: 64, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_stencil_clkwrk_1[64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
  After Merge: 
    schedule: { op_hcompute_hw_input_global_wrapper_stencil_1[0, i1] -> [i1] : 0 <= i1 <= 4095 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",4096,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> hw_input_stencil_clkwrk_1[hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1, 0] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"read_data_starting_addr":[0],"read_data_stride":[1]}}
addr need tight: {}
Global range: { hw_input_stencil_clkwrk_2[i0, i1, 0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Sorted ops: {op_hcompute_hw_input_global_wrapper_stencil_2}
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 0] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
    sched: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
    reduce_map: { hw_input_stencil_clkwrk_2[d0, d1, d2] -> hw_input_stencil_clkwrk_2[64d0 + d1 + d2] }
  Dim: 2
    Schedule dom range: 64, current_level_stride : 1, up_level_stride : 64
    Address dom range: 64, current_level_stride : 1, up_level_stride : 64
span range: 64, up_level_stride : 64
span range: 64, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_stencil_clkwrk_2[64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
  After Merge: 
    schedule: { op_hcompute_hw_input_global_wrapper_stencil_2[0, i1] -> [i1] : 0 <= i1 <= 4095 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",4096,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> hw_input_stencil_clkwrk_2[hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2, 0] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"read_data_starting_addr":[0],"read_data_stride":[1]}}
addr need tight: {}
Global range: { hw_output_stencil_clkwrk_3[i0, i1, 0] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Sorted ops: {op_hcompute_hw_output_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_output_stencil_clkwrk_3[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
    reduce_map: { hw_output_stencil_clkwrk_3[d0, d1, d2] -> hw_output_stencil_clkwrk_3[58d0 + d1 + d2] }
    1d acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_output_stencil_clkwrk_3[58hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  Dim: 2
    Schedule dom range: 58, current_level_stride : 1, up_level_stride : 64
    Address dom range: 58, current_level_stride : 1, up_level_stride : 58
Find dim: 2 pad = 6
span range: 58, up_level_stride : 58
span range: 58, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {}
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
"dimensionality",3,0
"cycle_starting_addr",391,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",58,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> hw_output_stencil_clkwrk_3[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
{"in2glb_0":{"cycle_starting_addr":[391],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58],"write_data_starting_addr":[0],"write_data_stride":[1,58]}}
addr need tight: {}
Global range: { hw_output_stencil_clkwrk_4[i0, i1, 0] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Sorted ops: {op_hcompute_hw_output_stencil_1}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_output_stencil_clkwrk_4[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
    sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
    reduce_map: { hw_output_stencil_clkwrk_4[d0, d1, d2] -> hw_output_stencil_clkwrk_4[58d0 + d1 + d2] }
    1d acc map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_output_stencil_clkwrk_4[58hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  Dim: 2
    Schedule dom range: 58, current_level_stride : 1, up_level_stride : 64
    Address dom range: 58, current_level_stride : 1, up_level_stride : 58
Find dim: 2 pad = 6
span range: 58, up_level_stride : 58
span range: 58, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {}
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
"dimensionality",3,0
"cycle_starting_addr",391,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",58,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_output_stencil_clkwrk_4[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
{"in2glb_0":{"cycle_starting_addr":[391],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58],"write_data_starting_addr":[0],"write_data_stride":[1,58]}}
addr need tight: {}
Global range: { hw_output_stencil_clkwrk_5[i0, i1, 0] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
Sorted ops: {op_hcompute_hw_output_stencil_2}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil_clkwrk_5[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
    sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
    reduce_map: { hw_output_stencil_clkwrk_5[d0, d1, d2] -> hw_output_stencil_clkwrk_5[58d0 + d1 + d2] }
    1d acc map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil_clkwrk_5[58hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
  Dim: 2
    Schedule dom range: 58, current_level_stride : 1, up_level_stride : 64
    Address dom range: 58, current_level_stride : 1, up_level_stride : 58
Find dim: 2 pad = 6
span range: 58, up_level_stride : 58
span range: 58, up_level_stride : 64
	access map merge pair: {{0, 1} }
	schedule merge pair: {}
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
"dimensionality",3,0
"cycle_starting_addr",391,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",58,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil_clkwrk_5[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
{"in2glb_0":{"cycle_starting_addr":[391],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58],"write_data_starting_addr":[0],"write_data_stride":[1,58]}}
create shift register for --- ratio_stencil
	---- 1 in ports
		ratio_stencil_op_hcompute_ratio_stencil_5
			dom : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			acc : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			min location: { ratio_stencil[0, 0] }
			max location: { ratio_stencil[57, 57] }

	---- 3 out ports:
		ratio_stencil_op_hcompute_hw_output_stencil_16
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
			min location: { ratio_stencil[0, 0] }
			max location: { ratio_stencil[57, 57] }

		ratio_stencil_op_hcompute_hw_output_stencil_1_13
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
			min location: { ratio_stencil[0, 0] }
			max location: { ratio_stencil[57, 57] }

		ratio_stencil_op_hcompute_hw_output_stencil_2_10
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
			min location: { ratio_stencil[0, 0] }
			max location: { ratio_stencil[57, 57] }

	---- Input Bundles
		op_hcompute_ratio_stencil_write
		---- Ports...
			ratio_stencil_op_hcompute_ratio_stencil_5
	---- Output Bundles
		op_hcompute_hw_output_stencil_1_read
		---- Ports...
			ratio_stencil_op_hcompute_hw_output_stencil_1_13
		op_hcompute_hw_output_stencil_2_read
		---- Ports...
			ratio_stencil_op_hcompute_hw_output_stencil_2_10
		op_hcompute_hw_output_stencil_read
		---- Ports...
			ratio_stencil_op_hcompute_hw_output_stencil_16

==== No reduce ops on this buffer
Writer name: op_hcompute_ratio_stencil
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_3, }
write_op write: {hw_output_stencil_clkwrk_3}
write_op read: {reciprocal_stencil, sharpen_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> ratio_stencil[hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
Time to read : { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [i0] : 385 <= i0 <= 4096 and 64*floor((-1 + i0)/64) <= -7 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_ratio_stencil
Writer name: op_hcompute_ratio_stencil
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_4, }
write_op write: {hw_output_stencil_clkwrk_4}
write_op read: {reciprocal_stencil, sharpen_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
reads : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> ratio_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
Time to read : { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [i0] : 385 <= i0 <= 4096 and 64*floor((-1 + i0)/64) <= -7 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_ratio_stencil
Writer name: op_hcompute_ratio_stencil
read_op read: {hw_input_global_wrapper_stencil, ratio_stencil}
read_op write: {hw_output_stencil_clkwrk_5, }
write_op write: {hw_output_stencil_clkwrk_5}
write_op read: {reciprocal_stencil, sharpen_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
reads : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> ratio_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Schedule...
  { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
  { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
Time to write: { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
Time to read : { [i0] -> ratio_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [i0] : 385 <= i0 <= 4096 and 64*floor((-1 + i0)/64) <= -7 + i0 }
DDs          : { [0] }
DD           : 0
writer op    : op_hcompute_ratio_stencil
DG: ...
# nodes: 4
# edges: 3
Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_16
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_1_13
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_2_10
Fanin Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_16 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_1_13 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_2_10 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5

Naive Shift registers...
# nodes: 4
# edges: 3
Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_16
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_1_13
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_2_10
Fanin Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_16 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_1_13 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_2_10 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5

inpt: ratio_stencil_op_hcompute_ratio_stencil_5
  ratio_stencil_op_hcompute_hw_output_stencil_16 -(0)-> 0
  ratio_stencil_op_hcompute_hw_output_stencil_1_13 -(0)-> 0
  ratio_stencil_op_hcompute_hw_output_stencil_2_10 -(0)-> 0
Groups...
  Group...
# nodes: 4
# edges: 3
Group:     ratio_stencil_op_hcompute_hw_output_stencil_16
        ratio_stencil_op_hcompute_hw_output_stencil_16 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_1_13
Group:     ratio_stencil_op_hcompute_hw_output_stencil_1_13
        ratio_stencil_op_hcompute_hw_output_stencil_1_13 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_2_10
Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_16
Fanin Group:     ratio_stencil_op_hcompute_hw_output_stencil_16
        ratio_stencil_op_hcompute_hw_output_stencil_1_13 -> (-1) ratio_stencil_op_hcompute_hw_output_stencil_16
Fanin Group:     ratio_stencil_op_hcompute_hw_output_stencil_1_13
        ratio_stencil_op_hcompute_hw_output_stencil_2_10 -> (-1) ratio_stencil_op_hcompute_hw_output_stencil_1_13
Fanin Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_16 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5

edge: ratio_stencil_op_hcompute_ratio_stencil_5=>ratio_stencil_op_hcompute_hw_output_stencil_16, w=0
after sort: outpt->ratio_stencil_op_hcompute_hw_output_stencil_16, w=0
	delay of ratio_stencil_op_hcompute_hw_output_stencil_1_13 = 0
	delay of ratio_stencil_op_hcompute_hw_output_stencil_16 = 0
	subbranch size: 2
# nodes: 4
# edges: 3
Group:     ratio_stencil_op_hcompute_hw_output_stencil_16
        ratio_stencil_op_hcompute_hw_output_stencil_16 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_1_13
Group:     ratio_stencil_op_hcompute_hw_output_stencil_1_13
        ratio_stencil_op_hcompute_hw_output_stencil_1_13 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_2_10
Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_ratio_stencil_5 -> (0) ratio_stencil_op_hcompute_hw_output_stencil_16
Fanin Group:     ratio_stencil_op_hcompute_hw_output_stencil_16
        ratio_stencil_op_hcompute_hw_output_stencil_1_13 -> (-1) ratio_stencil_op_hcompute_hw_output_stencil_16
Fanin Group:     ratio_stencil_op_hcompute_hw_output_stencil_1_13
        ratio_stencil_op_hcompute_hw_output_stencil_2_10 -> (-1) ratio_stencil_op_hcompute_hw_output_stencil_1_13
Fanin Group:     ratio_stencil_op_hcompute_ratio_stencil_5
        ratio_stencil_op_hcompute_hw_output_stencil_16 -> (-1) ratio_stencil_op_hcompute_ratio_stencil_5
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_16, delay = 0
	register IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_1_13, delay = 0
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_2_10, delay = 0
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_16, delay = 0
	register IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_1_13, delay = 0
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_2_10, delay = 0

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_16, delay = 0
	register IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_1_13, delay = 0
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_2_10, delay = 0

Done ports: {ratio_stencil_op_hcompute_hw_output_stencil_16, ratio_stencil_op_hcompute_hw_output_stencil_1_13, ratio_stencil_op_hcompute_hw_output_stencil_2_10}
reduced buffer: --- ratio_stencil
	---- 1 in ports
		ratio_stencil_op_hcompute_ratio_stencil_5
			dom : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			acc : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> ratio_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			min location: { ratio_stencil[0, 0] }
			max location: { ratio_stencil[57, 57] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_ratio_stencil_write
		---- Ports...
			ratio_stencil_op_hcompute_ratio_stencil_5
	---- Output Bundles

SR outputs: {ratio_stencil_op_hcompute_hw_output_stencil_16, ratio_stencil_op_hcompute_hw_output_stencil_1_13, ratio_stencil_op_hcompute_hw_output_stencil_2_10}
BUF outputs: {}
After banking optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_16, delay = 0
	register IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_1_13, delay = 0
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_2_10, delay = 0

After bank merging: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_16, delay = 0
	register IO:: 
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_1_13, delay = 0
		 ratio_stencil_op_hcompute_ratio_stencil_5->ratio_stencil_op_hcompute_hw_output_stencil_2_10, delay = 0

add input: ratio_stencil_op_hcompute_ratio_stencil_5 to pt2wire
add output: ratio_stencil_op_hcompute_hw_output_stencil_1_13 to pt2wire
add output: ratio_stencil_op_hcompute_hw_output_stencil_2_10 to pt2wire
add output: ratio_stencil_op_hcompute_hw_output_stencil_16 to pt2wire
create shift register for --- reciprocal_stencil
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil[0, 0] }
			max location: { reciprocal_stencil[57, 57] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6
			dom : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			acc : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			min location: { reciprocal_stencil[0, 0] }
			max location: { reciprocal_stencil[57, 57] }

	---- Input Bundles
		op_hcompute_reciprocal_stencil_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	---- Output Bundles
		op_hcompute_ratio_stencil_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6

==== No reduce ops on this buffer
Writer name: op_hcompute_reciprocal_stencil
read_op read: {reciprocal_stencil, sharpen_stencil}
read_op write: {ratio_stencil, }
write_op write: {ratio_stencil}
write_op read: {gray_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
reads : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> reciprocal_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Schedule...
  { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Time to write: { [i0] -> reciprocal_stencil[o0, -195 + i0 - 64o0] : 0 <= o0 <= 57 and -252 + i0 <= 64o0 <= -195 + i0 }
Time to read : { [i0] -> reciprocal_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [196 + i0] : 189 <= i0 <= 3900 and 64*floor((3 + i0)/64) <= -3 + i0 }
DDs          : { [196] }
DD           : 196
writer op    : op_hcompute_reciprocal_stencil
DG: ...
# nodes: 2
# edges: 1
Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_reciprocal_stencil_3 -> (195) reciprocal_stencil_op_hcompute_ratio_stencil_6
Fanin Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_ratio_stencil_6 -> (-1) reciprocal_stencil_op_hcompute_reciprocal_stencil_3

Naive Shift registers...
# nodes: 2
# edges: 1
Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_reciprocal_stencil_3 -> (195) reciprocal_stencil_op_hcompute_ratio_stencil_6
Fanin Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_ratio_stencil_6 -> (-1) reciprocal_stencil_op_hcompute_reciprocal_stencil_3

inpt: reciprocal_stencil_op_hcompute_reciprocal_stencil_3
  reciprocal_stencil_op_hcompute_ratio_stencil_6 -(195)-> 195
Groups...
  Group...
# nodes: 2
# edges: 1
Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_reciprocal_stencil_3 -> (195) reciprocal_stencil_op_hcompute_ratio_stencil_6
Fanin Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_ratio_stencil_6 -> (-1) reciprocal_stencil_op_hcompute_reciprocal_stencil_3

edge: reciprocal_stencil_op_hcompute_reciprocal_stencil_3=>reciprocal_stencil_op_hcompute_ratio_stencil_6, w=195
after sort: outpt->reciprocal_stencil_op_hcompute_ratio_stencil_6, w=195
	subbranch size: 0
# nodes: 2
# edges: 1
Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_reciprocal_stencil_3 -> (195) reciprocal_stencil_op_hcompute_ratio_stencil_6
Fanin Group:     reciprocal_stencil_op_hcompute_reciprocal_stencil_3
        reciprocal_stencil_op_hcompute_ratio_stencil_6 -> (-1) reciprocal_stencil_op_hcompute_reciprocal_stencil_3
Bank writers: 
	 bank NO.0
		writers: {reciprocal_stencil_op_hcompute_reciprocal_stencil_3}
Bank readers: 
	 bank NO.0
		readers: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
Shift Register Output: 
	memtiles IO:: 
		 reciprocal_stencil_op_hcompute_reciprocal_stencil_3->reciprocal_stencil_op_hcompute_ratio_stencil_6, delay = 195
	register IO:: 
Bank writers: 
	 bank NO.0
		writers: {reciprocal_stencil_op_hcompute_reciprocal_stencil_3}
Bank readers: 
	 bank NO.0
		readers: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
Shift Register Output: 
	memtiles IO:: 
		 reciprocal_stencil_op_hcompute_reciprocal_stencil_3->reciprocal_stencil_op_hcompute_ratio_stencil_6, delay = 195
	register IO:: 

After shift register optimization: Bank writers: 
	 bank NO.0
		writers: {reciprocal_stencil_op_hcompute_reciprocal_stencil_3}
Bank readers: 
	 bank NO.0
		readers: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
Shift Register Output: 
	memtiles IO:: 
		 reciprocal_stencil_op_hcompute_reciprocal_stencil_3->reciprocal_stencil_op_hcompute_ratio_stencil_6, delay = 195
	register IO:: 

Done ports: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
reduced buffer: --- reciprocal_stencil
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [195 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil[0, 0] }
			max location: { reciprocal_stencil[57, 57] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_reciprocal_stencil_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	---- Output Bundles

SR outputs: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
BUF outputs: {}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {reciprocal_stencil_op_hcompute_reciprocal_stencil_3}
Bank readers: 
	 bank NO.0
		readers: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
Shift Register Output: 
	memtiles IO:: 
		 reciprocal_stencil_op_hcompute_reciprocal_stencil_3->reciprocal_stencil_op_hcompute_ratio_stencil_6, delay = 195
	register IO:: 

After bank merging: Bank writers: 
	 bank NO.0
		writers: {reciprocal_stencil_op_hcompute_reciprocal_stencil_3}
Bank readers: 
	 bank NO.0
		readers: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
Shift Register Output: 
	memtiles IO:: 
		 reciprocal_stencil_op_hcompute_reciprocal_stencil_3->reciprocal_stencil_op_hcompute_ratio_stencil_6, delay = 195
	register IO:: 

CGPL level :0
impl inputs: {reciprocal_stencil_op_hcompute_reciprocal_stencil_3}
impl outpts: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
rddom: { reciprocal_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
ls = { op_hcompute_reciprocal_stencil[root, reciprocal_s0_y, reciprocal_s0_x] }
v = 1
Bank writers: 
	 bank NO.0
		writers: {reciprocal_stencil_op_hcompute_reciprocal_stencil_3}
Bank readers: 
	 bank NO.0
		readers: {reciprocal_stencil_op_hcompute_ratio_stencil_6}
Shift Register Output: 
	memtiles IO:: 
		 reciprocal_stencil_op_hcompute_reciprocal_stencil_3->reciprocal_stencil_op_hcompute_ratio_stencil_6, delay = 195
	register IO:: 

--- reciprocal_stencil_BANK_0
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0, 0] }
			max location: { reciprocal_stencil_BANK_0[57, 57] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0, 0] }
			max location: { reciprocal_stencil_BANK_0[57, 57] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6

Stride inner most:  1
{reciprocal_stencil[d0, d1] -> reciprocal_stencil[floor((1*d1 + 60*d0)/1)] }
reduce map: { reciprocal_stencil_BANK_0[d0, d1] -> reciprocal_stencil_BANK_0[60d0 + d1] }
linear map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
linear map: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
after ubuffer regen: --- reciprocal_stencil_BANK_0
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6

addr need tight: {}
before dim id set :{ op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
After dim id set: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
before dim id set :{ op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
After dim id set: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }

	UBuffer after address tighten--- reciprocal_stencil_BANK_0
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6

getting rddom
rddom = { reciprocal_stencil_BANK_0[i0] : -2 <= i0 <= 3477 and 60*floor((2 + i0)/60) <= i0 }
Vectorization buffer capacity: 3478

	UBuffer after cgpl optimization--- reciprocal_stencil_BANK_0
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6

find bd for op :op_hcompute_reciprocal_stencil
	find candidate: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
find bd for op :op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195
	find candidate: reciprocal_stencil_op_hcompute_ratio_stencil_6_read
	aff : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(60reciprocal_s0_y + reciprocal_s0_x)] }
	div dim: 0
getting rddom
rddom = { reciprocal_stencil_BANK_0[i0] : -2 <= i0 <= 3477 and 60*floor((2 + i0)/60) <= i0 }
vectorization buffer capacity: 3478
vectorization buf name: reciprocal_stencil_BANK_0
	 original range input access map: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
	 dim id: 2
Ext by dim: {3478}
  buffer_vectorization Vectorizing: reciprocal_stencil_BANK_0
   On addr dim: 0, fetch_width: 4
--- reciprocal_stencil_BANK_0
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3
			dom : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0[0] }
			max location: { reciprocal_stencil_BANK_0[3477] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6

in bundle  = 1
out bundle = 1
Vectorize input port bundle: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
	vectorize input port: reciprocal_stencil_op_hcompute_reciprocal_stencil_3
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 57]
Domain space on <i2> is: [0, 57]
Stride : 1	Origin: 1
ADDR dim <0> range: 3364, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 60, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 58, 58, ]
	---- Out range: [3364, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 60, 1, ]
		]

origin: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }, transform: { reciprocal_stencil_BANK_0[d0] -> reciprocal_stencil_BANK_0_0_agg[d0] }
access map : { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_reciprocal_stencil[i0, i1, i2] -> op_hcompute_reciprocal_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_reciprocal_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_reciprocal_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_reciprocal_stencil[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
	sched after trans: { op_hcompute_reciprocal_stencil[i0 = 0, i1, i2] -> [196 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
Fetch_ii: 4
	final sched: { op_hcompute_reciprocal_stencil[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
Autogen slice:{ reciprocal_stencil_BANK_0[i0] -> reciprocal_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 869 , origin max: 869
agg2sram sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0_0_agg[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
After dim id set: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0_0_agg[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
before dim id set :{ op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
After dim id set: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
AGG : --- reciprocal_stencil_BANK_0_0_agg
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in
			dom : { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0_0_agg[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0_0_agg[0] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3477] }

	---- 4 out ports:
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_0
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[0] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3476] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_1
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[1] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3477] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_2
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[2] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3478] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_3
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[3] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3479] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write_agg_in
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in
	---- Output Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write_agg_out
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_0
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_1
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_2
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_3

AGG Schedule: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14; op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
Vectorize output port bundle: reciprocal_stencil_op_hcompute_ratio_stencil_6_read
	Vectorize output port: reciprocal_stencil_op_hcompute_ratio_stencil_6
Autogen slice:{ reciprocal_stencil_BANK_0[i0] -> reciprocal_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { reciprocal_stencil_BANK_0[i0] -> reciprocal_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(15reciprocal_s0_y + floor((reciprocal_s0_x)/4))] }
	aff : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(15reciprocal_s0_y + floor((reciprocal_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(reciprocal_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[d0, d1, d2]->op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[d0, d1, d2] -> op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, i3] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and i3 >= 0 and -4i2 <= i3 <= 57 - 4i2 and i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0, i1, i2, i3] -> [(15i1 + i2)] }
after removal: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0, i1, i2, i3] -> [(15i1 + i2)] }
new: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, i3] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and i3 >= 0 and -4i2 <= i3 <= 57 - 4i2 and i3 <= 3 }
remove: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, i3] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and i3 >= 0 and -4i2 <= i3 <= 57 - 4i2 and i3 <= 3 }
access map : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, i3] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and i3 >= 0 and -4i2 <= i3 <= 57 - 4i2 and i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0, i1, i2, i3] -> [(15i1 + i2)] }
	div dim: 0
rem: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, i3] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and i3 >= 0 and -4i2 <= i3 <= 57 - 4i2 and i3 <= 3 }
new: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, i3] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and i3 >= 0 and -4i2 <= i3 <= 57 - 4i2 and i3 <= 3 }
base_str : {op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, i3] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and i3 >= 0 and -4i2 <= i3 <= 57 - 4i2 and i3 <= 3 }
after:{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2, 0] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
remove dimension: {3}
sched before projection: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2] -> [391 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
access: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
access map : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2] -> [391 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2] -> [391 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
vectorized dim: 2
	 temp sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
final schedule: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
final access: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[0, i1, i2] -> reciprocal_stencil_BANK_0[15i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 57]
Domain space on <i2> is: [0, 57]
Stride : 1	Origin: 1
ADDR dim <0> range: 3364, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 60, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 58, 58, ]
	---- Out range: [3364, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 60, 1, ]
		]

Autogen slice:{ reciprocal_stencil_BANK_0[i0] -> reciprocal_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(15reciprocal_s0_y + floor((reciprocal_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(reciprocal_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 57]
Domain space on <i2> is: [0, 14]
Stride : 4	Origin: 4
ADDR dim <0> range: 870, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 60, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[60*i1+4*i2]
domain: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + 4i2] }
	 rewrite access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 57]
Domain space on <i2> is: [0, 14]
Stride : 4	Origin: 4
ADDR dim <0> range: 870, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 60, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[60*i1+4*i2+1]
domain: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[1 + 60i1 + 4i2] }
	 rewrite access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 57]
Domain space on <i2> is: [0, 14]
Stride : 4	Origin: 4
ADDR dim <0> range: 870, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 60, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[60*i1+4*i2+2]
domain: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[2 + 60i1 + 4i2] }
	 rewrite access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 57]
Domain space on <i2> is: [0, 14]
Stride : 4	Origin: 4
ADDR dim <0> range: 870, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 60, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[60*i1+4*i2+3]
domain: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[3 + 60i1 + 4i2] }
	Add TB output port: reciprocal_stencil_op_hcompute_ratio_stencil_6
Autogen slice:{ reciprocal_stencil_BANK_0[i0] -> reciprocal_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(15reciprocal_s0_y + floor((reciprocal_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root, reciprocal_s0_y, reciprocal_s0_x] -> [(reciprocal_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 57]
Domain space on <i2> is: [0, 57]
Stride : 1	Origin: 1
ADDR dim <0> range: 3364, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 60, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[60*i1+i2]
domain: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, i1, i2] -> reciprocal_stencil_BANK_0[60i1 + i2] }
tb output access map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, i1, i2] -> reciprocal_stencil_BANK_0[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
	Access map decouple reuse: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
TB  : --- reciprocal_stencil_BANK_0_0_tb
	---- 4 in ports
		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[0] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3476] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[1] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3477] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[2] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3478] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[3] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3479] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6_out
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0_0_tb[0] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3477] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read_tb_in
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read_tb_out
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out

TB Schedule: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57; op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0_sram[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0_sram[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[1 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0_sram[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[2 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[0, i1, i2] -> reciprocal_stencil_BANK_0_sram[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[3 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
before dim id set :{ op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
After dim id set: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
SRAM: --- reciprocal_stencil_BANK_0_sram
	---- 4 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_0
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[0] }
			max location: { reciprocal_stencil_BANK_0_sram[3476] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_1
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[1] }
			max location: { reciprocal_stencil_BANK_0_sram[3477] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_2
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[2] }
			max location: { reciprocal_stencil_BANK_0_sram[3478] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_3
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[3] }
			max location: { reciprocal_stencil_BANK_0_sram[3479] }

	---- 4 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[0] }
			max location: { reciprocal_stencil_BANK_0_sram[3476] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[1 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[1] }
			max location: { reciprocal_stencil_BANK_0_sram[3477] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[2 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[2] }
			max location: { reciprocal_stencil_BANK_0_sram[3478] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[3 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[3] }
			max location: { reciprocal_stencil_BANK_0_sram[3479] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_0
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_1
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_2
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3

SRAM Schedule: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14; op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
after vectorization codegen: reciprocal_stencil_BANK_0_0_agg
--- reciprocal_stencil_BANK_0_0_agg
	---- 1 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in
			dom : { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			acc : { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0_0_agg[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			sched: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0_0_agg[0] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3477] }

	---- 4 out ports:
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_0
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[0] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3476] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_1
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[1] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3477] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_2
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[2] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3478] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_3
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_agg[3] }
			max location: { reciprocal_stencil_BANK_0_0_agg[3479] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write_agg_in
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in
	---- Output Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write_agg_out
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_0
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_1
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_2
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_out_3

after vectorization codegen: reciprocal_stencil_BANK_0_0_tb
--- reciprocal_stencil_BANK_0_0_tb
	---- 4 in ports
		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[0] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3476] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[1] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3477] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[2] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3478] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_0_tb[3] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3479] }

	---- 1 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6_out
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
			min location: { reciprocal_stencil_BANK_0_0_tb[0] }
			max location: { reciprocal_stencil_BANK_0_0_tb[3477] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read_tb_in
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read_tb_out
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out

after vectorization codegen: reciprocal_stencil_BANK_0_sram
--- reciprocal_stencil_BANK_0_sram
	---- 4 in ports
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_0
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[0] }
			max location: { reciprocal_stencil_BANK_0_sram[3476] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_1
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[1 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[1] }
			max location: { reciprocal_stencil_BANK_0_sram[3477] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_2
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[2 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[2] }
			max location: { reciprocal_stencil_BANK_0_sram[3478] }

		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_3
			dom : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			acc : { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[3 + 60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[3] }
			max location: { reciprocal_stencil_BANK_0_sram[3479] }

	---- 4 out ports:
		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[0] }
			max location: { reciprocal_stencil_BANK_0_sram[3476] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[1 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[1] }
			max location: { reciprocal_stencil_BANK_0_sram[3477] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[2 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[2] }
			max location: { reciprocal_stencil_BANK_0_sram[3478] }

		reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3
			dom : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			acc : { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[3 + 60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
			sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
			min location: { reciprocal_stencil_BANK_0_sram[3] }
			max location: { reciprocal_stencil_BANK_0_sram[3479] }

	---- Input Bundles
		reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
		---- Ports...
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_0
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_1
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_2
			reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_3
	---- Output Bundles
		reciprocal_stencil_op_hcompute_ratio_stencil_6_read
		---- Ports...
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2
			reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3

bank id: 0
rd dom: { reciprocal_stencil[i0, i1] : 0 <= i0 <= 57 and 0 <= i1 <= 57 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 0, to be merged: {0}
add input: reciprocal_stencil_op_hcompute_reciprocal_stencil_3 to pt2wire
add output: reciprocal_stencil_op_hcompute_ratio_stencil_6 to pt2wire
agg2sram_opt debug start 
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_ratio_stencil_6_read
sched: reciprocal_stencil_op_hcompute_ratio_stencil_6_out_0 { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0
stmt_name_before_vec: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195 after vec 0
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_ratio_stencil_6_read
sched: reciprocal_stencil_op_hcompute_ratio_stencil_6_out_1 { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0
stmt_name_before_vec: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195 after vec 0
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_ratio_stencil_6_read
sched: reciprocal_stencil_op_hcompute_ratio_stencil_6_out_2 { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0
stmt_name_before_vec: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195 after vec 0
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_ratio_stencil_6_read
sched: reciprocal_stencil_op_hcompute_ratio_stencil_6_out_3 { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0
stmt_name_before_vec: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195 after vec 0
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
sched: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_0 { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_reciprocal_stencil after vec 0
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
sched: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_1 { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_reciprocal_stencil after vec 0
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
sched: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_2 { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_reciprocal_stencil after vec 0
for each schedule: 
bundle: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write
sched: reciprocal_stencil_op_hcompute_reciprocal_stencil_3_in_3 { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
domain name of sched: op_hcompute_reciprocal_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_reciprocal_stencil after vec 0
op_hcompute_reciprocal_stencil: {{reciprocal_stencil_op_hcompute_reciprocal_stencil_3_write, 0} }
op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195: {{reciprocal_stencil_op_hcompute_ratio_stencil_6_read, 0} }
sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
sched: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
op_name: op_hcompute_reciprocal_stencil_agg2sram_0, extent_0: 58, stride_0: 1
write map: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0_0_agg[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
{ reciprocal_stencil_BANK_0_0_agg[i0] : -3 <= i0 <= 3479 and ((-2 <= i0 <= 3477 and 60*floor((2 + i0)/60) <= i0) or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 3478 and 60*floor((1 + i0)/60) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 60*floor((i0)/60) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 3476 and 60*floor((3 + i0)/60) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 3477 and 60*floor((2 + i0)/60) < i0)) }
read map: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
write map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
{ reciprocal_stencil_BANK_0_0_tb[i0] : -3 <= i0 <= 3479 and ((-2 <= i0 <= 3477 and 60*floor((2 + i0)/60) <= i0) or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 3478 and 60*floor((1 + i0)/60) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 60*floor((i0)/60) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 3476 and 60*floor((3 + i0)/60) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 3477 and 60*floor((2 + i0)/60) < i0)) }
read map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
write map: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
{ reciprocal_stencil_BANK_0_sram[i0] : -3 <= i0 <= 3479 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 3478 and 60*floor((1 + i0)/60) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 60*floor((i0)/60) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 3476 and 60*floor((3 + i0)/60) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 3477 and 60*floor((2 + i0)/60) < i0)) }
read map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
	op name: op_hcompute_reciprocal_stencil_agg2sram_0
	Sched: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> [200 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }

"dimensionality",3,0
"cycle_starting_addr",200,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",15,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_reciprocal_stencil_agg2sram_0: mode 0, agg_read_padding 3, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_sram[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",15,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_reciprocal_stencil_agg2sram_0[i0 = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_agg[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	op name: op_hcompute_reciprocal_stencil_in2agg_0
	Sched: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [196 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }

"dimensionality",3,0
"cycle_starting_addr",196,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_reciprocal_stencil_in2agg_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> reciprocal_stencil_BANK_0_0_agg[60reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	op name: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0
	Sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[i0 = 0, i1, i2] -> [389 + 64i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }

"dimensionality",3,0
"cycle_starting_addr",389,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",15,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + 4i2] : 0 <= i1 <= 57 and 0 <= i2 <= 14 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_sram2tb_0[d0 = 0, d1, d2] -> reciprocal_stencil_BANK_0_sram[60d1 + 4d2] : 0 <= d1 <= 57 and 0 <= d2 <= 14 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",15,0
"read_data_stride_0",1,0
	op name: op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0
	Sched: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, reciprocal_s0_y, reciprocal_s0_x] -> [391 + 64reciprocal_s0_y + reciprocal_s0_x] : 0 <= reciprocal_s0_y <= 57 and 0 <= reciprocal_s0_x <= 57 }

"dimensionality",3,0
"cycle_starting_addr",391,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_reciprocal_stencilop_hcompute_reciprocal_stencil_delay_195_tb2out_0[root = 0, i1, i2] -> reciprocal_stencil_BANK_0_0_tb[60i1 + i2] : 0 <= i1 <= 57 and 0 <= i2 <= 57 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[200],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[15,58],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,15]},"in2agg_0":{"cycle_starting_addr":[196],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[389],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,58],"read_data_starting_addr":[0],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[391],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58],"read_data_starting_addr":[0],"read_data_stride":[1,12]}}
Add lake node:ub_reciprocal_stencil_BANK_0 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_reciprocal_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U45, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U45__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
create shift register for --- sharpen_stencil
	---- 1 in ports
		sharpen_stencil_op_hcompute_sharpen_stencil_0
			dom : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			acc : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			sched: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			min location: { sharpen_stencil[0, 0] }
			max location: { sharpen_stencil[57, 57] }

	---- 1 out ports:
		sharpen_stencil_op_hcompute_ratio_stencil_7
			dom : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			acc : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			sched: { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
			min location: { sharpen_stencil[0, 0] }
			max location: { sharpen_stencil[57, 57] }

	---- Input Bundles
		op_hcompute_sharpen_stencil_write
		---- Ports...
			sharpen_stencil_op_hcompute_sharpen_stencil_0
	---- Output Bundles
		op_hcompute_ratio_stencil_read
		---- Ports...
			sharpen_stencil_op_hcompute_ratio_stencil_7

==== No reduce ops on this buffer
Writer name: op_hcompute_sharpen_stencil
read_op read: {reciprocal_stencil, sharpen_stencil}
read_op write: {ratio_stencil, }
write_op write: {ratio_stencil}
write_op read: {blur_unnormalized_stencil, gray_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
reads : { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> sharpen_stencil[ratio_s0_y, ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
Schedule...
  { op_hcompute_ratio_stencil[root = 0, ratio_s0_y, ratio_s0_x] -> [391 + 64ratio_s0_y + ratio_s0_x] : 0 <= ratio_s0_y <= 57 and 0 <= ratio_s0_x <= 57 }
  { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
Time to write: { [i0] -> sharpen_stencil[o0, -390 + i0 - 64o0] : 0 <= o0 <= 57 and -447 + i0 <= 64o0 <= -390 + i0 }
Time to read : { [i0] -> sharpen_stencil[o0, -391 + i0 - 64o0] : 0 <= o0 <= 57 and -448 + i0 <= 64o0 <= -391 + i0 }
PC times     : { [i0] -> [1 + i0] : 384 <= i0 <= 4095 and 64*floor((i0)/64) <= -6 + i0 }
DDs          : { [1] }
DD           : 1
writer op    : op_hcompute_sharpen_stencil
DG: ...
# nodes: 2
# edges: 1
Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_sharpen_stencil_0 -> (1) sharpen_stencil_op_hcompute_ratio_stencil_7
Fanin Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_ratio_stencil_7 -> (-1) sharpen_stencil_op_hcompute_sharpen_stencil_0

Naive Shift registers...
# nodes: 2
# edges: 1
Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_sharpen_stencil_0 -> (1) sharpen_stencil_op_hcompute_ratio_stencil_7
Fanin Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_ratio_stencil_7 -> (-1) sharpen_stencil_op_hcompute_sharpen_stencil_0

inpt: sharpen_stencil_op_hcompute_sharpen_stencil_0
  sharpen_stencil_op_hcompute_ratio_stencil_7 -(1)-> 1
Groups...
  Group...
# nodes: 2
# edges: 1
Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_sharpen_stencil_0 -> (1) sharpen_stencil_op_hcompute_ratio_stencil_7
Fanin Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_ratio_stencil_7 -> (-1) sharpen_stencil_op_hcompute_sharpen_stencil_0

edge: sharpen_stencil_op_hcompute_sharpen_stencil_0=>sharpen_stencil_op_hcompute_ratio_stencil_7, w=1
after sort: outpt->sharpen_stencil_op_hcompute_ratio_stencil_7, w=1
	subbranch size: 0
# nodes: 2
# edges: 1
Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_sharpen_stencil_0 -> (1) sharpen_stencil_op_hcompute_ratio_stencil_7
Fanin Group:     sharpen_stencil_op_hcompute_sharpen_stencil_0
        sharpen_stencil_op_hcompute_ratio_stencil_7 -> (-1) sharpen_stencil_op_hcompute_sharpen_stencil_0
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 sharpen_stencil_op_hcompute_sharpen_stencil_0->sharpen_stencil_op_hcompute_ratio_stencil_7, delay = 1
	register IO:: 
Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 sharpen_stencil_op_hcompute_sharpen_stencil_0->sharpen_stencil_op_hcompute_ratio_stencil_7, delay = 1
	register IO:: 

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 sharpen_stencil_op_hcompute_sharpen_stencil_0->sharpen_stencil_op_hcompute_ratio_stencil_7, delay = 1
	register IO:: 

Done ports: {sharpen_stencil_op_hcompute_ratio_stencil_7}
reduced buffer: --- sharpen_stencil
	---- 1 in ports
		sharpen_stencil_op_hcompute_sharpen_stencil_0
			dom : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			acc : { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> sharpen_stencil[sharpen_s0_y, sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			sched: { op_hcompute_sharpen_stencil[root = 0, sharpen_s0_y, sharpen_s0_x] -> [390 + 64sharpen_s0_y + sharpen_s0_x] : 0 <= sharpen_s0_y <= 57 and 0 <= sharpen_s0_x <= 57 }
			min location: { sharpen_stencil[0, 0] }
			max location: { sharpen_stencil[57, 57] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_sharpen_stencil_write
		---- Ports...
			sharpen_stencil_op_hcompute_sharpen_stencil_0
	---- Output Bundles

SR outputs: {sharpen_stencil_op_hcompute_ratio_stencil_7}
BUF outputs: {}
After banking optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 sharpen_stencil_op_hcompute_sharpen_stencil_0->sharpen_stencil_op_hcompute_ratio_stencil_7, delay = 1
	register IO:: 

After bank merging: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
		 sharpen_stencil_op_hcompute_sharpen_stencil_0->sharpen_stencil_op_hcompute_ratio_stencil_7, delay = 1
	register IO:: 

add input: sharpen_stencil_op_hcompute_sharpen_stencil_0 to pt2wire
add output: sharpen_stencil_op_hcompute_ratio_stencil_7 to pt2wire
Visit op: op_hcompute_hw_output_stencil_2
Schedule to generate affine controller: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
pma: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [(391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2)] : root = 0 and 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
sched = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [(391 + 64hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2)] }
  dom = { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 57 and 0 <= hw_output_s0_x_xi_split_2 <= 57 }
ls = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",391,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_2_port_controller
Module: cgralib.Mem_amber(ID:_U47, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U47__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil_2
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Visit op: op_hcompute_hw_output_stencil_1
Schedule to generate affine controller: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
pma: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [(391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1)] : root = 0 and 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
sched = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [(391 + 64hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1)] }
  dom = { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 57 and 0 <= hw_output_s0_x_xi_split_1 <= 57 }
ls = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",391,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_1_port_controller
Module: cgralib.Mem_amber(ID:_U51, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U51__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil_1
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Visit op: op_hcompute_hw_output_stencil
Schedule to generate affine controller: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
pma: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [(391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0)] : root = 0 and 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
sched = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [(391 + 64hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0)] }
  dom = { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 57 and 0 <= hw_output_s0_x_xi_split_0 <= 57 }
ls = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",391,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",58,0
"cycle_stride_1",64,0
"extent_0",58,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U55, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U55__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: ratio_stencil
Visit op: op_hcompute_ratio_stencil
getting incoming buffers to op_hcompute_ratio_stencil
  consumed: reciprocal_stencil
  consumed: sharpen_stencil
Visit op: op_hcompute_sharpen_stencil
getting incoming buffers to op_hcompute_sharpen_stencil
  consumed: blur_unnormalized_stencil
  consumed: gray_stencil
Visit op: op_hcompute_blur_unnormalized_stencil_1
getting incoming buffers to op_hcompute_blur_unnormalized_stencil_1
  consumed: blur_unnormalized_stencil_clkwrk_dsa6
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
  consumed: gray_stencil
Visit op: op_hcompute_blur_unnormalized_stencil
getting incoming buffers to op_hcompute_blur_unnormalized_stencil
Visit op: op_hcompute_reciprocal_stencil
getting incoming buffers to op_hcompute_reciprocal_stencil
  consumed: gray_stencil
Visit op: op_hcompute_gray_stencil
getting incoming buffers to op_hcompute_gray_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Visit op: op_hcompute_hw_input_global_wrapper_stencil_2
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil_2
  consumed: hw_input_stencil_clkwrk_2
Schedule to generate affine controller: { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
pma: { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2)] : root = 0 and 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
sched = { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] -> [(64hw_input_global_wrapper_s0_y_split_2 + hw_input_global_wrapper_s0_x_split_2)] }
  dom = { op_hcompute_hw_input_global_wrapper_stencil_2[root = 0, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] : 0 <= hw_input_global_wrapper_s0_y_split_2 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_2 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil_2[root, hw_input_global_wrapper_s0_y_split_2, hw_input_global_wrapper_s0_x_split_2] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_input_global_wrapper_stencil_2_port_controller
Module: cgralib.Mem_amber(ID:_U59, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U59__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Visit op: op_hcompute_hw_input_global_wrapper_stencil_1
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil_1
  consumed: hw_input_stencil_clkwrk_1
Schedule to generate affine controller: { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
pma: { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1)] : root = 0 and 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
sched = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] -> [(64hw_input_global_wrapper_s0_y_split_1 + hw_input_global_wrapper_s0_x_split_1)] }
  dom = { op_hcompute_hw_input_global_wrapper_stencil_1[root = 0, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] : 0 <= hw_input_global_wrapper_s0_y_split_1 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil_1[root, hw_input_global_wrapper_s0_y_split_1, hw_input_global_wrapper_s0_x_split_1] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_input_global_wrapper_stencil_1_port_controller
Module: cgralib.Mem_amber(ID:_U64, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U64__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Visit op: op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil_clkwrk_0
Schedule to generate affine controller: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
pma: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0)] : root = 0 and 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
sched = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] -> [(64hw_input_global_wrapper_s0_y_split_0 + hw_input_global_wrapper_s0_x_split_0)] }
  dom = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] : 0 <= hw_input_global_wrapper_s0_y_split_0 <= 63 and 0 <= hw_input_global_wrapper_s0_x_split_0 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y_split_0, hw_input_global_wrapper_s0_x_split_0] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",64,0
"extent_0",64,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_input_global_wrapper_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U69, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U69__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Module: global.unsharp
  Type: {'clk':coreir.clkIn, 'reset':BitIn, 'hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en':Bit, 'hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read':BitIn[16][1], 'hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en':Bit, 'hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read':BitIn[16][1], 'hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en':Bit, 'hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read':BitIn[16][1], 'hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid':Bit, 'hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write':Bit[16][1], 'hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid':Bit, 'hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write':Bit[16][1], 'hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid':Bit, 'hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write':Bit[16][1]}
  Def? Yes
  Def:
    Instances:
      _U63 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      _U68 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      _U73 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      blur_unnormalized_stencil : blur_unnormalized_stencil_ub
      blur_unnormalized_stencil_clkwrk_dsa6 : blur_unnormalized_stencil_clkwrk_dsa6_ub
      gray_stencil : gray_stencil_ub
      hw_input_global_wrapper_stencil : hw_input_global_wrapper_stencil_ub
      op_hcompute_blur_unnormalized_stencil : cu_op_hcompute_blur_unnormalized_stencil
      op_hcompute_blur_unnormalized_stencil_1 : cu_op_hcompute_blur_unnormalized_stencil_1
      op_hcompute_gray_stencil : cu_op_hcompute_gray_stencil
      op_hcompute_hw_input_global_wrapper_stencil : cu_op_hcompute_hw_input_global_wrapper_stencil
      op_hcompute_hw_input_global_wrapper_stencil_1 : cu_op_hcompute_hw_input_global_wrapper_stencil_1
      op_hcompute_hw_input_global_wrapper_stencil_1_exe_start : op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U66
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller : Mem_amber(ID:_U64, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const : const
      op_hcompute_hw_input_global_wrapper_stencil_1_read_start : op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U65
      op_hcompute_hw_input_global_wrapper_stencil_1_write_start : op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U67
      op_hcompute_hw_input_global_wrapper_stencil_2 : cu_op_hcompute_hw_input_global_wrapper_stencil_2
      op_hcompute_hw_input_global_wrapper_stencil_2_exe_start : op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U61
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller : Mem_amber(ID:_U59, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const : const
      op_hcompute_hw_input_global_wrapper_stencil_2_read_start : op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U60
      op_hcompute_hw_input_global_wrapper_stencil_2_write_start : op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U62
      op_hcompute_hw_input_global_wrapper_stencil_exe_start : op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U71
      op_hcompute_hw_input_global_wrapper_stencil_port_controller : Mem_amber(ID:_U69, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_input_global_wrapper_stencil_read_start : op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U70
      op_hcompute_hw_input_global_wrapper_stencil_write_start : op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U72
      op_hcompute_hw_output_stencil : cu_op_hcompute_hw_output_stencil
      op_hcompute_hw_output_stencil_1 : cu_op_hcompute_hw_output_stencil_1
      op_hcompute_hw_output_stencil_1_exe_start : op_hcompute_hw_output_stencil_1_exe_start_pt__U53
      op_hcompute_hw_output_stencil_1_port_controller : Mem_amber(ID:_U51, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_1_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_1_read_start : op_hcompute_hw_output_stencil_1_read_start_pt__U52
      op_hcompute_hw_output_stencil_1_write_start : op_hcompute_hw_output_stencil_1_write_start_pt__U54
      op_hcompute_hw_output_stencil_2 : cu_op_hcompute_hw_output_stencil_2
      op_hcompute_hw_output_stencil_2_exe_start : op_hcompute_hw_output_stencil_2_exe_start_pt__U49
      op_hcompute_hw_output_stencil_2_port_controller : Mem_amber(ID:_U47, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_2_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_2_read_start : op_hcompute_hw_output_stencil_2_read_start_pt__U48
      op_hcompute_hw_output_stencil_2_write_start : op_hcompute_hw_output_stencil_2_write_start_pt__U50
      op_hcompute_hw_output_stencil_exe_start : op_hcompute_hw_output_stencil_exe_start_pt__U57
      op_hcompute_hw_output_stencil_port_controller : Mem_amber(ID:_U55, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_read_start : op_hcompute_hw_output_stencil_read_start_pt__U56
      op_hcompute_hw_output_stencil_write_start : op_hcompute_hw_output_stencil_write_start_pt__U58
      op_hcompute_ratio_stencil : cu_op_hcompute_ratio_stencil
      op_hcompute_reciprocal_stencil : cu_op_hcompute_reciprocal_stencil
      op_hcompute_sharpen_stencil : cu_op_hcompute_sharpen_stencil
      ratio_stencil : ratio_stencil_ub
      reciprocal_stencil : reciprocal_stencil_ub
      sharpen_stencil : sharpen_stencil_ub
    Connections:
      blur_unnormalized_stencil.reset <=> self.reset
      blur_unnormalized_stencil_clkwrk_dsa6.reset <=> self.reset
      gray_stencil.reset <=> self.reset
      hw_input_global_wrapper_stencil.reset <=> self.reset
      ratio_stencil.reset <=> self.reset
      reciprocal_stencil.reset <=> self.reset
      self.reset <=> sharpen_stencil.reset
      op_hcompute_hw_output_stencil_2_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil_1_port_controller.flush <=> self.reset
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush <=> self.reset
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush <=> self.reset
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write <=> self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write
      op_hcompute_hw_output_stencil_2_port_controller.clk_en <=> op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_2_port_controller.rst_n <=> op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_2_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_1_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk <=> self.clk
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk <=> self.clk
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_2_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_2_read_start.in
      op_hcompute_hw_output_stencil_2_exe_start.in <=> op_hcompute_hw_output_stencil_2_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_2_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_2_write_start.in
      op_hcompute_hw_output_stencil_2_write_start.out <=> self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid
      hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_2_read <=> op_hcompute_hw_output_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_read
      op_hcompute_hw_output_stencil_2.ratio_stencil_op_hcompute_hw_output_stencil_2_read <=> ratio_stencil.op_hcompute_hw_output_stencil_2_read
      op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write <=> self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write
      op_hcompute_hw_output_stencil_1_port_controller.clk_en <=> op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_1_port_controller.rst_n <=> op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_1_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_1_read_start.in
      op_hcompute_hw_output_stencil_1_exe_start.in <=> op_hcompute_hw_output_stencil_1_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_1_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_1_write_start.in
      op_hcompute_hw_output_stencil_1_write_start.out <=> self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid
      op_hcompute_hw_output_stencil_port_controller.clk_en <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.rst_n <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_1_read <=> op_hcompute_hw_output_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_read
      op_hcompute_hw_output_stencil_1.ratio_stencil_op_hcompute_hw_output_stencil_1_read <=> ratio_stencil.op_hcompute_hw_output_stencil_1_read
      op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write <=> self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_read_start.in
      op_hcompute_hw_output_stencil_exe_start.in <=> op_hcompute_hw_output_stencil_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_write_start.in
      op_hcompute_hw_output_stencil_write_start.out <=> self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid
      hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_read <=> op_hcompute_hw_output_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read
      op_hcompute_hw_output_stencil.ratio_stencil_op_hcompute_hw_output_stencil_read <=> ratio_stencil.op_hcompute_hw_output_stencil_read
      op_hcompute_ratio_stencil.ratio_stencil_op_hcompute_ratio_stencil_write <=> ratio_stencil.op_hcompute_ratio_stencil_write
      op_hcompute_ratio_stencil.reciprocal_stencil_op_hcompute_ratio_stencil_read <=> reciprocal_stencil.op_hcompute_ratio_stencil_read
      op_hcompute_ratio_stencil.sharpen_stencil_op_hcompute_ratio_stencil_read <=> sharpen_stencil.op_hcompute_ratio_stencil_read
      op_hcompute_sharpen_stencil.sharpen_stencil_op_hcompute_sharpen_stencil_write <=> sharpen_stencil.op_hcompute_sharpen_stencil_write
      blur_unnormalized_stencil.op_hcompute_sharpen_stencil_read <=> op_hcompute_sharpen_stencil.blur_unnormalized_stencil_op_hcompute_sharpen_stencil_read
      op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in <=> op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in
      op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read <=> self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read
      op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out <=> self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en
      blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write <=> op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write
      blur_unnormalized_stencil_clkwrk_dsa6.op_hcompute_blur_unnormalized_stencil_1_read <=> op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_read
      gray_stencil.op_hcompute_sharpen_stencil_read <=> op_hcompute_sharpen_stencil.gray_stencil_op_hcompute_sharpen_stencil_read
      blur_unnormalized_stencil_clkwrk_dsa6.op_hcompute_blur_unnormalized_stencil_write <=> op_hcompute_blur_unnormalized_stencil.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_write
      op_hcompute_reciprocal_stencil.reciprocal_stencil_op_hcompute_reciprocal_stencil_write <=> reciprocal_stencil.op_hcompute_reciprocal_stencil_write
      gray_stencil.op_hcompute_blur_unnormalized_stencil_1_read <=> op_hcompute_blur_unnormalized_stencil_1.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read
      hw_input_global_wrapper_stencil.op_hcompute_gray_stencil_read <=> op_hcompute_gray_stencil.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read
      gray_stencil.op_hcompute_reciprocal_stencil_read <=> op_hcompute_reciprocal_stencil.gray_stencil_op_hcompute_reciprocal_stencil_read
      gray_stencil.op_hcompute_gray_stencil_write <=> op_hcompute_gray_stencil.gray_stencil_op_hcompute_gray_stencil_write
      hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write <=> op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en <=> op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n <=> op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in
      _U63.in <=> self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read[0]
      hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write <=> op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en <=> op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n <=> op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in
      op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in <=> op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid
      op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in
      op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out <=> self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en
      op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read <=> self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read
      _U68.in <=> self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read[0]
      op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read <=> self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read
      hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write <=> op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_read_start.in
      op_hcompute_hw_input_global_wrapper_stencil_exe_start.in <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_write_start.in
      op_hcompute_hw_input_global_wrapper_stencil_read_start.out <=> self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en
      _U73.in <=> self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read[0]

Find top interface: clk
Find top interface: hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read
Find top interface: hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en
Find top interface: hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read
Find top interface: hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en
Find top interface: hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read
Find top interface: hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en
Find top interface: hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write
Find top interface: hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid
Find top interface: hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write
Find top interface: hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid
Find top interface: hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write
Find top interface: hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid
Find top interface: reset
    Connect the read directly to write port of GLB!
    ub_gray_stencil_bank_6(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_gray_stencil_bank_7(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_gray_stencil_bank_8(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U42, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U43, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_reciprocal_stencil_BANK_0(ID:_U45, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_2_port_controller(ID:_U47, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_1_port_controller(ID:_U51, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_port_controller(ID:_U55, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_input_global_wrapper_stencil_2_port_controller(ID:_U59, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_input_global_wrapper_stencil_1_port_controller(ID:_U64, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U69, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
inlining ratio_stencil
inlining op_hcompute_hw_output_stencil_write_start
inlining op_hcompute_hw_output_stencil_read_start
inlining op_hcompute_hw_output_stencil_exe_start
inlining op_hcompute_hw_output_stencil_2_write_start
inlining op_hcompute_hw_output_stencil_2_read_start
inlining op_hcompute_hw_output_stencil_2_exe_start
inlining op_hcompute_hw_output_stencil_1_write_start
inlining op_hcompute_hw_output_stencil_1_read_start
inlining op_hcompute_hw_output_stencil_1_exe_start
inlining op_hcompute_hw_input_global_wrapper_stencil_write_start
inlining op_hcompute_hw_input_global_wrapper_stencil_read_start
inlining op_hcompute_hw_input_global_wrapper_stencil_exe_start
inlining op_hcompute_hw_input_global_wrapper_stencil_2_write_start
inlining op_hcompute_hw_input_global_wrapper_stencil_2_read_start
inlining op_hcompute_hw_input_global_wrapper_stencil_2_exe_start
inlining op_hcompute_hw_input_global_wrapper_stencil_1_write_start
inlining op_hcompute_hw_input_global_wrapper_stencil_1_read_start
inlining op_hcompute_hw_input_global_wrapper_stencil_1_exe_start
inlining inner_compute$i2132_i2133_i131
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$_join_i2302_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$_join_i2190_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$_join_i2148_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$opN_1$_join_i2147_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$_join_i2159_i1808
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_0$_join_i2153_i1110
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_1$_join_i2158_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$_join_i2189_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_0$_join_i2167_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_1$_join_i2174_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$_join_i2188_i1808
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_0$_join_i2180_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_1$_join_i2187_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$_join_i2253_i1808
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$_join_i2221_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_0$_join_i2197_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_1$_join_i2204_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$_join_i2220_i1808
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_0$_join_i2212_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_1$_join_i2219_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$_join_i2252_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_0$_join_i2228_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_1$_join_i2235_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$_join_i2251_i1808
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_0$_join_i2243_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_1$_join_i2250_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$_join_i2301_i1928
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$_join_i2283_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_0$_join_i2261_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_1$_join_i2266_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$_join_i2282_i1808
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_0$_join_i2274_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_1$_join_i2281_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$_join_i2294_i364
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$opN_1$_join_i2293_i2127
inlining inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_1$_join_i2299_i2127
inlining inner_compute$mul_gray_stencil_11_1060_1064_i2170_i1461
inlining inner_compute$mul_gray_stencil_15_1060_1067_i2183_i1461
inlining inner_compute$mul_gray_stencil_17_1070_1071_i2193_i1461
inlining inner_compute$mul_gray_stencil_19_1060_1073_i2200_i1461
inlining inner_compute$mul_gray_stencil_21_1054_1075_i2208_i1461
inlining inner_compute$mul_gray_stencil_23_1070_1077_i2215_i1461
inlining inner_compute$mul_gray_stencil_25_1070_1080_i2224_i1461
inlining inner_compute$mul_gray_stencil_27_1054_1082_i2231_i1461
inlining inner_compute$mul_gray_stencil_29_1060_1084_i2239_i1461
inlining inner_compute$mul_gray_stencil_31_1070_1086_i2246_i1461
inlining inner_compute$mul_gray_stencil_33_1060_1088_i2257_i1461
inlining inner_compute$mul_gray_stencil_37_1060_1091_i2270_i1461
inlining inner_compute$mul_gray_stencil_39_1060_1093_i2277_i1461
inlining inner_compute$mul_gray_stencil_3_1054_1055_i2143_i1461
inlining inner_compute$mul_gray_stencil_43_1054_1095_i2289_i1461
inlining inner_compute$mul_gray_stencil_9_1060_1061_i2163_i1461
inlining inner_compute$add_410_415_416_tree$_join_i2477_i2127
inlining inner_compute$add_410_415_416_tree$opN_0$_join_i2473_i2127
inlining inner_compute$lshr_416_417_418_i2479_i1730
inlining inner_compute$mul_hw_input_global_wrapper_stencil_1_409_410_i2469_i1461
inlining inner_compute$mult_middle_1343_1344_1345_i2506_i1968
inlining inner_compute$mult_middle_1360_1361_1362_i2512_i1968
inlining inner_compute$mult_middle_1377_1378_1379_i2518_i1968
inlining inner_compute$mul_sharpen_stencil_1_reciprocal_stencil_1_1334_i2524_i1461
inlining inner_compute$add_951n1_952_i2532_i1808
inlining inner_compute$i2539_i2540_i1653
inlining inner_compute$umax_gray_stencil_1_949_950$max_mux_i2530_i559
inlining inner_compute$lshr_blur_unnormalized_stencil_2_1306_1307_i2557_i1730
inlining inner_compute$smax_1312_1313_1314$max_mux_i2562_i1850
inlining inner_compute$sub_1305_1309_1310_i2558_i599
inlining i2132_i2133_i131
inlining add_gray_stencil_2_1141_1142_tree$_join_i2302_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$_join_i2190_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$_join_i2148_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$opN_1$_join_i2147_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$_join_i2159_i1808
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_0$_join_i2153_i1110
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_1$_join_i2158_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$_join_i2189_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_0$_join_i2167_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_1$_join_i2174_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$_join_i2188_i1808
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_0$_join_i2180_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_1$_join_i2187_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$_join_i2253_i1808
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$_join_i2221_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_0$_join_i2197_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_1$_join_i2204_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$_join_i2220_i1808
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_0$_join_i2212_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_1$_join_i2219_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$_join_i2252_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_0$_join_i2228_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_1$_join_i2235_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$_join_i2251_i1808
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_0$_join_i2243_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_1$_join_i2250_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_1$_join_i2301_i1928
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$_join_i2283_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_0$_join_i2261_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_1$_join_i2266_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$_join_i2282_i1808
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_0$_join_i2274_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_1$_join_i2281_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$_join_i2294_i364
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$opN_1$_join_i2293_i2127
inlining add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_1$_join_i2299_i2127
inlining mul_gray_stencil_11_1060_1064_i2170_i1461
inlining mul_gray_stencil_15_1060_1067_i2183_i1461
inlining mul_gray_stencil_17_1070_1071_i2193_i1461
inlining mul_gray_stencil_19_1060_1073_i2200_i1461
inlining mul_gray_stencil_21_1054_1075_i2208_i1461
inlining mul_gray_stencil_23_1070_1077_i2215_i1461
inlining mul_gray_stencil_25_1070_1080_i2224_i1461
inlining mul_gray_stencil_27_1054_1082_i2231_i1461
inlining mul_gray_stencil_29_1060_1084_i2239_i1461
inlining mul_gray_stencil_31_1070_1086_i2246_i1461
inlining mul_gray_stencil_33_1060_1088_i2257_i1461
inlining mul_gray_stencil_37_1060_1091_i2270_i1461
inlining mul_gray_stencil_39_1060_1093_i2277_i1461
inlining mul_gray_stencil_3_1054_1055_i2143_i1461
inlining mul_gray_stencil_43_1054_1095_i2289_i1461
inlining mul_gray_stencil_9_1060_1061_i2163_i1461
inlining add_410_415_416_tree$_join_i2477_i2127
inlining add_410_415_416_tree$opN_0$_join_i2473_i2127
inlining lshr_416_417_418_i2479_i1730
inlining mul_hw_input_global_wrapper_stencil_1_409_410_i2469_i1461
inlining mult_middle_1343_1344_1345_i2506_i1968
inlining mult_middle_1360_1361_1362_i2512_i1968
inlining mult_middle_1377_1378_1379_i2518_i1968
inlining mul_sharpen_stencil_1_reciprocal_stencil_1_1334_i2524_i1461
inlining add_951n1_952_i2532_i1808
inlining i2539_i2540_i1653
inlining umax_gray_stencil_1_949_950$max_mux_i2530_i559
inlining lshr_blur_unnormalized_stencil_2_1306_1307_i2557_i1730
inlining smax_1312_1313_1314$max_mux_i2562_i1850
inlining sub_1305_1309_1310_i2558_i599
inlining d_reg__U10
inlining d_reg__U11
inlining d_reg__U12
inlining d_reg__U13
inlining d_reg__U14
inlining d_reg__U15
inlining d_reg__U16
inlining d_reg__U17
inlining d_reg__U18
inlining d_reg__U19
inlining d_reg__U20
inlining d_reg__U21
inlining d_reg__U22
inlining d_reg__U23
inlining d_reg__U24
inlining d_reg__U25
inlining d_reg__U26
inlining d_reg__U27
inlining d_reg__U28
inlining d_reg__U29
inlining d_reg__U3
inlining d_reg__U30
inlining d_reg__U31
inlining d_reg__U32
inlining d_reg__U33
inlining d_reg__U34
inlining d_reg__U35
inlining d_reg__U36
inlining d_reg__U37
inlining d_reg__U38
inlining d_reg__U39
inlining d_reg__U4
inlining d_reg__U40
inlining d_reg__U41
inlining d_reg__U5
inlining d_reg__U6
inlining d_reg__U7
inlining d_reg__U8
inlining d_reg__U9
inlining d_reg__U46
inlining _U63
inlining _U68
inlining _U73
inlining sharpen_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil_2
inlining op_hcompute_hw_input_global_wrapper_stencil_1
inlining op_hcompute_hw_input_global_wrapper_stencil
inlining raddr_slice
inlining reg0
inlining enMux
inlining readreg
inlining mem
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c10
inlining inner_compute$c11
inlining inner_compute$c12
inlining inner_compute$c13
inlining inner_compute$c14
inlining inner_compute$c15
inlining inner_compute$c16
inlining inner_compute$c17
inlining inner_compute$c18
inlining inner_compute$c19
inlining inner_compute$c2
inlining inner_compute$c20
inlining inner_compute$c21
inlining inner_compute$c22
inlining inner_compute$c23
inlining inner_compute$c24
inlining inner_compute$c25
inlining inner_compute$c26
inlining inner_compute$c27
inlining inner_compute$c28
inlining inner_compute$c29
inlining inner_compute$c3
inlining inner_compute$c30
inlining inner_compute$c31
inlining inner_compute$c32
inlining inner_compute$c33
inlining inner_compute$c34
inlining inner_compute$c35
inlining inner_compute$c36
inlining inner_compute$c37
inlining inner_compute$c38
inlining inner_compute$c39
inlining inner_compute$c4
inlining inner_compute$c40
inlining inner_compute$c41
inlining inner_compute$c42
inlining inner_compute$c43
inlining inner_compute$c44
inlining inner_compute$c45
inlining inner_compute$c46
inlining inner_compute$c47
inlining inner_compute$c48
inlining inner_compute$c49
inlining inner_compute$c5
inlining inner_compute$c50
inlining inner_compute$c51
inlining inner_compute$c6
inlining inner_compute$c7
inlining inner_compute$c8
inlining inner_compute$c9
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c2
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c2
inlining c0
inlining c0
inlining c1
inlining c10
inlining c11
inlining c12
inlining c13
inlining c14
inlining c15
inlining c16
inlining c17
inlining c18
inlining c19
inlining c2
inlining c20
inlining c21
inlining c22
inlining c23
inlining c24
inlining c25
inlining c26
inlining c27
inlining c28
inlining c29
inlining c3
inlining c30
inlining c31
inlining c32
inlining c33
inlining c34
inlining c35
inlining c36
inlining c37
inlining c38
inlining c39
inlining c4
inlining c40
inlining c41
inlining c42
inlining c43
inlining c44
inlining c45
inlining c46
inlining c47
inlining c48
inlining c49
inlining c5
inlining c50
inlining c51
inlining c6
inlining c7
inlining c8
inlining c9
inlining c0
inlining c1
inlining c2
inlining c3
inlining c0
inlining c0
inlining c0
inlining c0
inlining c0
inlining c1
inlining c2
inlining c0
inlining c1
inlining c2
inlining op_hcompute_sharpen_stencil
inlining op_hcompute_ratio_stencil
inlining op_hcompute_hw_output_stencil_2
inlining op_hcompute_hw_output_stencil_1
inlining op_hcompute_hw_output_stencil
inlining op_hcompute_gray_stencil
inlining op_hcompute_blur_unnormalized_stencil_1
inlining op_hcompute_blur_unnormalized_stencil
inlining waddr0
inlining wdata0
not inlining inner_compute$rom_rom_div_lookupa0 inner_compute$rom_rom_div_lookupa0
not inlining rom_rom_div_lookupa0 rom_rom_div_lookupa0
inlining op_hcompute_reciprocal_stencil
inlining ub_gray_stencil_bank_6_clk_en_const
inlining ub_gray_stencil_bank_7_clk_en_const
inlining ub_gray_stencil_bank_8_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const
inlining ub_reciprocal_stencil_BANK_0_clk_en_const
inlining op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const
inlining op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_1_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_2_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller
inlining op_hcompute_hw_input_global_wrapper_stencil_1_port_controller
inlining op_hcompute_hw_input_global_wrapper_stencil_2_port_controller
inlining op_hcompute_hw_output_stencil_port_controller
inlining op_hcompute_hw_output_stencil_1_port_controller
inlining op_hcompute_hw_output_stencil_2_port_controller
inlining ub_reciprocal_stencil_BANK_0
inlining reciprocal_stencil
inlining ub_hw_input_global_wrapper_stencil_BANK_2
inlining ub_hw_input_global_wrapper_stencil_BANK_1
inlining ub_hw_input_global_wrapper_stencil_BANK_0
inlining hw_input_global_wrapper_stencil
inlining ub_gray_stencil_bank_8
inlining ub_gray_stencil_bank_7
inlining ub_gray_stencil_bank_6
inlining gray_stencil
inlining blur_unnormalized_stencil
inlining blur_unnormalized_stencil_clkwrk_dsa6
    new rom syntax transformation!
    inner_compute$rom_rom_div_lookupa0(depth:256, width:16)(init:[256,128,85,64,51,42,36,32,28,25,23,21,19,18,17,16,15,14,13,12,12,11,11,10,10,9,9,9,8,8,8,8,7,7,7,7,6,6,6,6,6,6,5,5,5,5,5,5,5,5,5,4,4,4,4,4,4,4,4,4,4,4,4,4,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,153]) : memory.rom2
    Sel: clk
    Sel: raddr
    Sel: rdata
    Sel: ren
Wiring raddr
Wiring ren
Wiring rdata
    new rom syntax transformation!
    rom_rom_div_lookupa0(depth:256, width:16)(init:[256,128,85,64,51,42,36,32,28,25,23,21,19,18,17,16,15,14,13,12,12,11,11,10,10,9,9,9,8,8,8,8,7,7,7,7,6,6,6,6,6,6,5,5,5,5,5,5,5,5,5,4,4,4,4,4,4,4,4,4,4,4,4,4,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,153]) : memory.rom2
    Sel: clk
    Sel: raddr
    Sel: rdata
    Sel: ren
Wiring raddr
Wiring ren
Wiring rdata
    new rom syntax transformation!
    op_hcompute_reciprocal_stencil$inner_compute$rom_rom_div_lookupa0(depth:256, width:16)(init:[256,128,85,64,51,42,36,32,28,25,23,21,19,18,17,16,15,14,13,12,12,11,11,10,10,9,9,9,8,8,8,8,7,7,7,7,6,6,6,6,6,6,5,5,5,5,5,5,5,5,5,4,4,4,4,4,4,4,4,4,4,4,4,4,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,153]) : memory.rom2
    Sel: clk
    Sel: raddr
    Sel: rdata
    Sel: ren
Wiring raddr
Wiring ren
Wiring rdata
    new memory syntax transformation!
    ub_gray_stencil_bank_6(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_gray_stencil_bank_7(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_gray_stencil_bank_8(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U42, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U43, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_reciprocal_stencil_BANK_0(ID:_U45, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_2_port_controller(ID:_U47, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_1_port_controller(ID:_U51, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_port_controller(ID:_U55, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_input_global_wrapper_stencil_2_port_controller(ID:_U59, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_input_global_wrapper_stencil_1_port_controller(ID:_U64, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U69, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    reciprocal_stencil$ub_reciprocal_stencil_BANK_0(ID:_U45, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U42, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U43, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U44, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    gray_stencil$ub_gray_stencil_bank_6(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    gray_stencil$ub_gray_stencil_bank_7(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    gray_stencil$ub_gray_stencil_bank_8(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
