/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_2z | celloutsig_1_6z[4];
  assign celloutsig_1_11z = { celloutsig_1_1z[8:5], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z } + { in_data[123:115], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_11z[7:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z } + { in_data[117:109], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_9z = { in_data[165:160], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } === { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_5z = { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_1z[6:5], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_1z[5:2], celloutsig_1_1z[2] } && in_data[106:102];
  assign celloutsig_1_16z = celloutsig_1_1z[6:4] && celloutsig_1_15z[4:2];
  assign celloutsig_1_8z = { celloutsig_1_1z[5:2], celloutsig_1_1z[2], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z } || { in_data[156:143], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[174:167] < in_data[189:182];
  assign celloutsig_1_6z = { celloutsig_1_1z[8:3], celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[5:0] };
  assign celloutsig_1_2z = { in_data[114:105], celloutsig_1_0z, celloutsig_1_0z } !== in_data[149:138];
  assign celloutsig_0_1z = in_data[3:1] ~^ in_data[5:3];
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_16z) | celloutsig_1_11z[12]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 14'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[60:47];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_3z = { celloutsig_1_1z[8:2], celloutsig_1_1z[2], celloutsig_1_1z[2] };
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_11z[13:8], celloutsig_1_18z };
  assign { celloutsig_1_1z[2], celloutsig_1_1z[8:3] } = ~ { celloutsig_1_0z, in_data[131:126] };
  assign celloutsig_1_1z[1:0] = { celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign { out_data[128], out_data[102:96], out_data[45:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
