// Seed: 4129970404
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input wor id_2
);
  assign #1 id_1 = 1'b0;
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output logic id_2,
    input tri1 id_3
    , id_31 = 1,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    inout logic id_12,
    input wor id_13,
    output tri1 id_14,
    output supply1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    output tri0 id_19,
    output tri id_20,
    input tri1 id_21,
    output supply1 id_22,
    output wire id_23
    , id_32,
    input supply1 id_24,
    input tri0 id_25,
    input supply0 id_26,
    input supply1 id_27,
    input wand id_28,
    input wor id_29
);
  id_33 :
  assert property (@(posedge !1'b0) 1) #1 id_2 <= id_12;
  module_0 modCall_1 (
      id_19,
      id_22,
      id_21
  );
  assign modCall_1.type_2 = 0;
  assign id_23 = 1;
  wire id_34, id_35 = ~(1);
  wire id_36;
endmodule
