// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_1_20_address0,
        A_1_20_ce0,
        A_1_20_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [9:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [9:0] A_1_20_address0;
output   A_1_20_ce0;
input  [23:0] A_1_20_q0;
output  [9:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [9:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [9:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [9:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [9:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [9:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [9:0] A_8_address0;
output   A_8_ce0;
input  [23:0] A_8_q0;
output  [9:0] A_9_address0;
output   A_9_ce0;
input  [23:0] A_9_q0;
output  [9:0] A_10_address0;
output   A_10_ce0;
input  [23:0] A_10_q0;
output  [9:0] A_11_address0;
output   A_11_ce0;
input  [23:0] A_11_q0;
output  [9:0] A_12_address0;
output   A_12_ce0;
input  [23:0] A_12_q0;
output  [9:0] A_13_address0;
output   A_13_ce0;
input  [23:0] A_13_q0;
output  [9:0] A_14_address0;
output   A_14_ce0;
input  [23:0] A_14_q0;
output  [9:0] A_15_address0;
output   A_15_ce0;
input  [23:0] A_15_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_332_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1519;
wire   [63:0] zext_ln37_fu_358_p1;
reg   [63:0] zext_ln37_reg_1523;
reg  signed [23:0] A_1_load_reg_1622;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_90;
wire   [23:0] select_ln37_31_fu_1487_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_fu_94;
wire   [6:0] add_ln34_fu_363_p2;
reg   [6:0] ap_sig_allocacmp_j_2;
wire    ap_block_pp0_stage0_01001;
reg    A_1_ce0_local;
reg    A_1_20_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
reg    A_8_ce0_local;
reg    A_9_ce0_local;
reg    A_10_ce0_local;
reg    A_11_ce0_local;
reg    A_12_ce0_local;
reg    A_13_ce0_local;
reg    A_14_ce0_local;
reg    A_15_ce0_local;
wire   [1:0] lshr_ln2_fu_340_p4;
wire   [9:0] tmp_339_fu_350_p3;
wire  signed [23:0] sext_ln37_fu_377_p0;
wire  signed [23:0] add_ln37_fu_384_p1;
wire  signed [24:0] sext_ln37_1_fu_381_p1;
wire  signed [24:0] sext_ln37_fu_377_p1;
wire   [24:0] add_ln37_1_fu_389_p2;
wire   [23:0] add_ln37_fu_384_p2;
wire   [0:0] tmp_454_fu_395_p3;
wire   [0:0] tmp_455_fu_403_p3;
wire   [0:0] xor_ln37_fu_411_p2;
wire   [0:0] and_ln37_fu_417_p2;
wire   [0:0] xor_ln37_1_fu_423_p2;
wire   [23:0] select_ln37_fu_429_p3;
wire  signed [23:0] select_ln37_1_fu_437_p3;
wire  signed [23:0] sext_ln37_3_fu_449_p0;
wire  signed [23:0] add_ln37_2_fu_453_p0;
wire  signed [24:0] sext_ln37_2_fu_445_p1;
wire  signed [24:0] sext_ln37_3_fu_449_p1;
wire   [24:0] add_ln37_3_fu_459_p2;
wire   [23:0] add_ln37_2_fu_453_p2;
wire   [0:0] tmp_456_fu_465_p3;
wire   [0:0] tmp_457_fu_473_p3;
wire   [0:0] xor_ln37_2_fu_481_p2;
wire   [0:0] and_ln37_1_fu_487_p2;
wire   [0:0] xor_ln37_3_fu_493_p2;
wire   [23:0] select_ln37_2_fu_499_p3;
wire  signed [23:0] select_ln37_3_fu_507_p3;
wire  signed [23:0] sext_ln37_5_fu_519_p0;
wire  signed [23:0] add_ln37_4_fu_523_p0;
wire  signed [24:0] sext_ln37_4_fu_515_p1;
wire  signed [24:0] sext_ln37_5_fu_519_p1;
wire   [24:0] add_ln37_5_fu_529_p2;
wire   [23:0] add_ln37_4_fu_523_p2;
wire   [0:0] tmp_458_fu_535_p3;
wire   [0:0] tmp_459_fu_543_p3;
wire   [0:0] xor_ln37_4_fu_551_p2;
wire   [0:0] and_ln37_2_fu_557_p2;
wire   [0:0] xor_ln37_5_fu_563_p2;
wire   [23:0] select_ln37_4_fu_569_p3;
wire  signed [23:0] select_ln37_5_fu_577_p3;
wire  signed [23:0] sext_ln37_7_fu_589_p0;
wire  signed [23:0] add_ln37_6_fu_593_p0;
wire  signed [24:0] sext_ln37_6_fu_585_p1;
wire  signed [24:0] sext_ln37_7_fu_589_p1;
wire   [24:0] add_ln37_7_fu_599_p2;
wire   [23:0] add_ln37_6_fu_593_p2;
wire   [0:0] tmp_460_fu_605_p3;
wire   [0:0] tmp_461_fu_613_p3;
wire   [0:0] xor_ln37_6_fu_621_p2;
wire   [0:0] and_ln37_3_fu_627_p2;
wire   [0:0] xor_ln37_7_fu_633_p2;
wire   [23:0] select_ln37_6_fu_639_p3;
wire  signed [23:0] select_ln37_7_fu_647_p3;
wire  signed [23:0] sext_ln37_9_fu_659_p0;
wire  signed [23:0] add_ln37_8_fu_663_p0;
wire  signed [24:0] sext_ln37_8_fu_655_p1;
wire  signed [24:0] sext_ln37_9_fu_659_p1;
wire   [24:0] add_ln37_9_fu_669_p2;
wire   [23:0] add_ln37_8_fu_663_p2;
wire   [0:0] tmp_462_fu_675_p3;
wire   [0:0] tmp_463_fu_683_p3;
wire   [0:0] xor_ln37_8_fu_691_p2;
wire   [0:0] and_ln37_4_fu_697_p2;
wire   [0:0] xor_ln37_9_fu_703_p2;
wire   [23:0] select_ln37_8_fu_709_p3;
wire  signed [23:0] select_ln37_9_fu_717_p3;
wire  signed [23:0] sext_ln37_11_fu_729_p0;
wire  signed [23:0] add_ln37_10_fu_733_p0;
wire  signed [24:0] sext_ln37_10_fu_725_p1;
wire  signed [24:0] sext_ln37_11_fu_729_p1;
wire   [24:0] add_ln37_11_fu_739_p2;
wire   [23:0] add_ln37_10_fu_733_p2;
wire   [0:0] tmp_464_fu_745_p3;
wire   [0:0] tmp_465_fu_753_p3;
wire   [0:0] xor_ln37_10_fu_761_p2;
wire   [0:0] and_ln37_5_fu_767_p2;
wire   [0:0] xor_ln37_11_fu_773_p2;
wire   [23:0] select_ln37_10_fu_779_p3;
wire  signed [23:0] select_ln37_11_fu_787_p3;
wire  signed [23:0] sext_ln37_13_fu_799_p0;
wire  signed [23:0] add_ln37_12_fu_803_p0;
wire  signed [24:0] sext_ln37_12_fu_795_p1;
wire  signed [24:0] sext_ln37_13_fu_799_p1;
wire   [24:0] add_ln37_13_fu_809_p2;
wire   [23:0] add_ln37_12_fu_803_p2;
wire   [0:0] tmp_466_fu_815_p3;
wire   [0:0] tmp_467_fu_823_p3;
wire   [0:0] xor_ln37_12_fu_831_p2;
wire   [0:0] and_ln37_6_fu_837_p2;
wire   [0:0] xor_ln37_13_fu_843_p2;
wire   [23:0] select_ln37_12_fu_849_p3;
wire  signed [23:0] select_ln37_13_fu_857_p3;
wire  signed [23:0] sext_ln37_15_fu_869_p0;
wire  signed [23:0] add_ln37_14_fu_873_p0;
wire  signed [24:0] sext_ln37_14_fu_865_p1;
wire  signed [24:0] sext_ln37_15_fu_869_p1;
wire   [24:0] add_ln37_15_fu_879_p2;
wire   [23:0] add_ln37_14_fu_873_p2;
wire   [0:0] tmp_468_fu_885_p3;
wire   [0:0] tmp_469_fu_893_p3;
wire   [0:0] xor_ln37_14_fu_901_p2;
wire   [0:0] and_ln37_7_fu_907_p2;
wire   [0:0] xor_ln37_15_fu_913_p2;
wire   [23:0] select_ln37_14_fu_919_p3;
wire  signed [23:0] select_ln37_15_fu_927_p3;
wire  signed [23:0] sext_ln37_17_fu_939_p0;
wire  signed [23:0] add_ln37_16_fu_943_p0;
wire  signed [24:0] sext_ln37_16_fu_935_p1;
wire  signed [24:0] sext_ln37_17_fu_939_p1;
wire   [24:0] add_ln37_17_fu_949_p2;
wire   [23:0] add_ln37_16_fu_943_p2;
wire   [0:0] tmp_470_fu_955_p3;
wire   [0:0] tmp_471_fu_963_p3;
wire   [0:0] xor_ln37_16_fu_971_p2;
wire   [0:0] and_ln37_8_fu_977_p2;
wire   [0:0] xor_ln37_17_fu_983_p2;
wire   [23:0] select_ln37_16_fu_989_p3;
wire  signed [23:0] select_ln37_17_fu_997_p3;
wire  signed [23:0] sext_ln37_19_fu_1009_p0;
wire  signed [23:0] add_ln37_18_fu_1013_p0;
wire  signed [24:0] sext_ln37_18_fu_1005_p1;
wire  signed [24:0] sext_ln37_19_fu_1009_p1;
wire   [24:0] add_ln37_19_fu_1019_p2;
wire   [23:0] add_ln37_18_fu_1013_p2;
wire   [0:0] tmp_472_fu_1025_p3;
wire   [0:0] tmp_473_fu_1033_p3;
wire   [0:0] xor_ln37_18_fu_1041_p2;
wire   [0:0] and_ln37_9_fu_1047_p2;
wire   [0:0] xor_ln37_19_fu_1053_p2;
wire   [23:0] select_ln37_18_fu_1059_p3;
wire  signed [23:0] select_ln37_19_fu_1067_p3;
wire  signed [23:0] sext_ln37_21_fu_1079_p0;
wire  signed [23:0] add_ln37_20_fu_1083_p0;
wire  signed [24:0] sext_ln37_20_fu_1075_p1;
wire  signed [24:0] sext_ln37_21_fu_1079_p1;
wire   [24:0] add_ln37_21_fu_1089_p2;
wire   [23:0] add_ln37_20_fu_1083_p2;
wire   [0:0] tmp_474_fu_1095_p3;
wire   [0:0] tmp_475_fu_1103_p3;
wire   [0:0] xor_ln37_20_fu_1111_p2;
wire   [0:0] and_ln37_10_fu_1117_p2;
wire   [0:0] xor_ln37_21_fu_1123_p2;
wire   [23:0] select_ln37_20_fu_1129_p3;
wire  signed [23:0] select_ln37_21_fu_1137_p3;
wire  signed [23:0] sext_ln37_23_fu_1149_p0;
wire  signed [23:0] add_ln37_22_fu_1153_p0;
wire  signed [24:0] sext_ln37_22_fu_1145_p1;
wire  signed [24:0] sext_ln37_23_fu_1149_p1;
wire   [24:0] add_ln37_23_fu_1159_p2;
wire   [23:0] add_ln37_22_fu_1153_p2;
wire   [0:0] tmp_476_fu_1165_p3;
wire   [0:0] tmp_477_fu_1173_p3;
wire   [0:0] xor_ln37_22_fu_1181_p2;
wire   [0:0] and_ln37_11_fu_1187_p2;
wire   [0:0] xor_ln37_23_fu_1193_p2;
wire   [23:0] select_ln37_22_fu_1199_p3;
wire  signed [23:0] select_ln37_23_fu_1207_p3;
wire  signed [23:0] sext_ln37_25_fu_1219_p0;
wire  signed [23:0] add_ln37_24_fu_1223_p0;
wire  signed [24:0] sext_ln37_24_fu_1215_p1;
wire  signed [24:0] sext_ln37_25_fu_1219_p1;
wire   [24:0] add_ln37_25_fu_1229_p2;
wire   [23:0] add_ln37_24_fu_1223_p2;
wire   [0:0] tmp_478_fu_1235_p3;
wire   [0:0] tmp_479_fu_1243_p3;
wire   [0:0] xor_ln37_24_fu_1251_p2;
wire   [0:0] and_ln37_12_fu_1257_p2;
wire   [0:0] xor_ln37_25_fu_1263_p2;
wire   [23:0] select_ln37_24_fu_1269_p3;
wire  signed [23:0] select_ln37_25_fu_1277_p3;
wire  signed [23:0] sext_ln37_27_fu_1289_p0;
wire  signed [23:0] add_ln37_26_fu_1293_p0;
wire  signed [24:0] sext_ln37_26_fu_1285_p1;
wire  signed [24:0] sext_ln37_27_fu_1289_p1;
wire   [24:0] add_ln37_27_fu_1299_p2;
wire   [23:0] add_ln37_26_fu_1293_p2;
wire   [0:0] tmp_480_fu_1305_p3;
wire   [0:0] tmp_481_fu_1313_p3;
wire   [0:0] xor_ln37_26_fu_1321_p2;
wire   [0:0] and_ln37_13_fu_1327_p2;
wire   [0:0] xor_ln37_27_fu_1333_p2;
wire   [23:0] select_ln37_26_fu_1339_p3;
wire  signed [23:0] select_ln37_27_fu_1347_p3;
wire  signed [23:0] sext_ln37_29_fu_1359_p0;
wire  signed [23:0] add_ln37_28_fu_1363_p0;
wire  signed [24:0] sext_ln37_28_fu_1355_p1;
wire  signed [24:0] sext_ln37_29_fu_1359_p1;
wire   [24:0] add_ln37_29_fu_1369_p2;
wire   [23:0] add_ln37_28_fu_1363_p2;
wire   [0:0] tmp_482_fu_1375_p3;
wire   [0:0] tmp_483_fu_1383_p3;
wire   [0:0] xor_ln37_28_fu_1391_p2;
wire   [0:0] and_ln37_14_fu_1397_p2;
wire   [0:0] xor_ln37_29_fu_1403_p2;
wire   [23:0] select_ln37_28_fu_1409_p3;
wire  signed [23:0] select_ln37_29_fu_1417_p3;
wire  signed [23:0] sext_ln37_31_fu_1429_p0;
wire  signed [23:0] add_ln37_30_fu_1433_p0;
wire  signed [24:0] sext_ln37_30_fu_1425_p1;
wire  signed [24:0] sext_ln37_31_fu_1429_p1;
wire   [24:0] add_ln37_31_fu_1439_p2;
wire   [23:0] add_ln37_30_fu_1433_p2;
wire   [0:0] tmp_484_fu_1445_p3;
wire   [0:0] tmp_485_fu_1453_p3;
wire   [0:0] xor_ln37_30_fu_1461_p2;
wire   [0:0] and_ln37_15_fu_1467_p2;
wire   [0:0] xor_ln37_31_fu_1473_p2;
wire   [23:0] select_ln37_30_fu_1479_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_90 = 24'd0;
#0 j_fu_94 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_90 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_90 <= select_ln37_31_fu_1487_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_332_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_94 <= add_ln34_fu_363_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_94 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_load_reg_1622 <= A_1_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_1519 <= ap_sig_allocacmp_j_2[32'd6];
        zext_ln37_reg_1523[9 : 0] <= zext_ln37_fu_358_p1[9 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_10_ce0_local = 1'b1;
    end else begin
        A_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_11_ce0_local = 1'b1;
    end else begin
        A_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_12_ce0_local = 1'b1;
    end else begin
        A_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_13_ce0_local = 1'b1;
    end else begin
        A_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_14_ce0_local = 1'b1;
    end else begin
        A_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_15_ce0_local = 1'b1;
    end else begin
        A_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_20_ce0_local = 1'b1;
    end else begin
        A_1_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_8_ce0_local = 1'b1;
    end else begin
        A_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_9_ce0_local = 1'b1;
    end else begin
        A_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_332_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1519 == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_10_address0 = zext_ln37_reg_1523;

assign A_10_ce0 = A_10_ce0_local;

assign A_11_address0 = zext_ln37_reg_1523;

assign A_11_ce0 = A_11_ce0_local;

assign A_12_address0 = zext_ln37_reg_1523;

assign A_12_ce0 = A_12_ce0_local;

assign A_13_address0 = zext_ln37_reg_1523;

assign A_13_ce0 = A_13_ce0_local;

assign A_14_address0 = zext_ln37_reg_1523;

assign A_14_ce0 = A_14_ce0_local;

assign A_15_address0 = zext_ln37_reg_1523;

assign A_15_ce0 = A_15_ce0_local;

assign A_1_20_address0 = zext_ln37_reg_1523;

assign A_1_20_ce0 = A_1_20_ce0_local;

assign A_1_address0 = zext_ln37_fu_358_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_2_address0 = zext_ln37_reg_1523;

assign A_2_ce0 = A_2_ce0_local;

assign A_3_address0 = zext_ln37_reg_1523;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln37_reg_1523;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln37_reg_1523;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln37_reg_1523;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln37_reg_1523;

assign A_7_ce0 = A_7_ce0_local;

assign A_8_address0 = zext_ln37_reg_1523;

assign A_8_ce0 = A_8_ce0_local;

assign A_9_address0 = zext_ln37_reg_1523;

assign A_9_ce0 = A_9_ce0_local;

assign add_ln34_fu_363_p2 = (ap_sig_allocacmp_j_2 + 7'd16);

assign add_ln37_10_fu_733_p0 = A_5_q0;

assign add_ln37_10_fu_733_p2 = ($signed(add_ln37_10_fu_733_p0) + $signed(select_ln37_9_fu_717_p3));

assign add_ln37_11_fu_739_p2 = ($signed(sext_ln37_10_fu_725_p1) + $signed(sext_ln37_11_fu_729_p1));

assign add_ln37_12_fu_803_p0 = A_6_q0;

assign add_ln37_12_fu_803_p2 = ($signed(add_ln37_12_fu_803_p0) + $signed(select_ln37_11_fu_787_p3));

assign add_ln37_13_fu_809_p2 = ($signed(sext_ln37_12_fu_795_p1) + $signed(sext_ln37_13_fu_799_p1));

assign add_ln37_14_fu_873_p0 = A_7_q0;

assign add_ln37_14_fu_873_p2 = ($signed(add_ln37_14_fu_873_p0) + $signed(select_ln37_13_fu_857_p3));

assign add_ln37_15_fu_879_p2 = ($signed(sext_ln37_14_fu_865_p1) + $signed(sext_ln37_15_fu_869_p1));

assign add_ln37_16_fu_943_p0 = A_8_q0;

assign add_ln37_16_fu_943_p2 = ($signed(add_ln37_16_fu_943_p0) + $signed(select_ln37_15_fu_927_p3));

assign add_ln37_17_fu_949_p2 = ($signed(sext_ln37_16_fu_935_p1) + $signed(sext_ln37_17_fu_939_p1));

assign add_ln37_18_fu_1013_p0 = A_9_q0;

assign add_ln37_18_fu_1013_p2 = ($signed(add_ln37_18_fu_1013_p0) + $signed(select_ln37_17_fu_997_p3));

assign add_ln37_19_fu_1019_p2 = ($signed(sext_ln37_18_fu_1005_p1) + $signed(sext_ln37_19_fu_1009_p1));

assign add_ln37_1_fu_389_p2 = ($signed(sext_ln37_1_fu_381_p1) + $signed(sext_ln37_fu_377_p1));

assign add_ln37_20_fu_1083_p0 = A_10_q0;

assign add_ln37_20_fu_1083_p2 = ($signed(add_ln37_20_fu_1083_p0) + $signed(select_ln37_19_fu_1067_p3));

assign add_ln37_21_fu_1089_p2 = ($signed(sext_ln37_20_fu_1075_p1) + $signed(sext_ln37_21_fu_1079_p1));

assign add_ln37_22_fu_1153_p0 = A_11_q0;

assign add_ln37_22_fu_1153_p2 = ($signed(add_ln37_22_fu_1153_p0) + $signed(select_ln37_21_fu_1137_p3));

assign add_ln37_23_fu_1159_p2 = ($signed(sext_ln37_22_fu_1145_p1) + $signed(sext_ln37_23_fu_1149_p1));

assign add_ln37_24_fu_1223_p0 = A_12_q0;

assign add_ln37_24_fu_1223_p2 = ($signed(add_ln37_24_fu_1223_p0) + $signed(select_ln37_23_fu_1207_p3));

assign add_ln37_25_fu_1229_p2 = ($signed(sext_ln37_24_fu_1215_p1) + $signed(sext_ln37_25_fu_1219_p1));

assign add_ln37_26_fu_1293_p0 = A_13_q0;

assign add_ln37_26_fu_1293_p2 = ($signed(add_ln37_26_fu_1293_p0) + $signed(select_ln37_25_fu_1277_p3));

assign add_ln37_27_fu_1299_p2 = ($signed(sext_ln37_26_fu_1285_p1) + $signed(sext_ln37_27_fu_1289_p1));

assign add_ln37_28_fu_1363_p0 = A_14_q0;

assign add_ln37_28_fu_1363_p2 = ($signed(add_ln37_28_fu_1363_p0) + $signed(select_ln37_27_fu_1347_p3));

assign add_ln37_29_fu_1369_p2 = ($signed(sext_ln37_28_fu_1355_p1) + $signed(sext_ln37_29_fu_1359_p1));

assign add_ln37_2_fu_453_p0 = A_1_20_q0;

assign add_ln37_2_fu_453_p2 = ($signed(add_ln37_2_fu_453_p0) + $signed(select_ln37_1_fu_437_p3));

assign add_ln37_30_fu_1433_p0 = A_15_q0;

assign add_ln37_30_fu_1433_p2 = ($signed(add_ln37_30_fu_1433_p0) + $signed(select_ln37_29_fu_1417_p3));

assign add_ln37_31_fu_1439_p2 = ($signed(sext_ln37_30_fu_1425_p1) + $signed(sext_ln37_31_fu_1429_p1));

assign add_ln37_3_fu_459_p2 = ($signed(sext_ln37_2_fu_445_p1) + $signed(sext_ln37_3_fu_449_p1));

assign add_ln37_4_fu_523_p0 = A_2_q0;

assign add_ln37_4_fu_523_p2 = ($signed(add_ln37_4_fu_523_p0) + $signed(select_ln37_3_fu_507_p3));

assign add_ln37_5_fu_529_p2 = ($signed(sext_ln37_4_fu_515_p1) + $signed(sext_ln37_5_fu_519_p1));

assign add_ln37_6_fu_593_p0 = A_3_q0;

assign add_ln37_6_fu_593_p2 = ($signed(add_ln37_6_fu_593_p0) + $signed(select_ln37_5_fu_577_p3));

assign add_ln37_7_fu_599_p2 = ($signed(sext_ln37_6_fu_585_p1) + $signed(sext_ln37_7_fu_589_p1));

assign add_ln37_8_fu_663_p0 = A_4_q0;

assign add_ln37_8_fu_663_p2 = ($signed(add_ln37_8_fu_663_p0) + $signed(select_ln37_7_fu_647_p3));

assign add_ln37_9_fu_669_p2 = ($signed(sext_ln37_8_fu_655_p1) + $signed(sext_ln37_9_fu_659_p1));

assign add_ln37_fu_384_p1 = empty_fu_90;

assign add_ln37_fu_384_p2 = ($signed(A_1_load_reg_1622) + $signed(add_ln37_fu_384_p1));

assign and_ln37_10_fu_1117_p2 = (xor_ln37_20_fu_1111_p2 & tmp_475_fu_1103_p3);

assign and_ln37_11_fu_1187_p2 = (xor_ln37_22_fu_1181_p2 & tmp_477_fu_1173_p3);

assign and_ln37_12_fu_1257_p2 = (xor_ln37_24_fu_1251_p2 & tmp_479_fu_1243_p3);

assign and_ln37_13_fu_1327_p2 = (xor_ln37_26_fu_1321_p2 & tmp_481_fu_1313_p3);

assign and_ln37_14_fu_1397_p2 = (xor_ln37_28_fu_1391_p2 & tmp_483_fu_1383_p3);

assign and_ln37_15_fu_1467_p2 = (xor_ln37_30_fu_1461_p2 & tmp_485_fu_1453_p3);

assign and_ln37_1_fu_487_p2 = (xor_ln37_2_fu_481_p2 & tmp_457_fu_473_p3);

assign and_ln37_2_fu_557_p2 = (xor_ln37_4_fu_551_p2 & tmp_459_fu_543_p3);

assign and_ln37_3_fu_627_p2 = (xor_ln37_6_fu_621_p2 & tmp_461_fu_613_p3);

assign and_ln37_4_fu_697_p2 = (xor_ln37_8_fu_691_p2 & tmp_463_fu_683_p3);

assign and_ln37_5_fu_767_p2 = (xor_ln37_10_fu_761_p2 & tmp_465_fu_753_p3);

assign and_ln37_6_fu_837_p2 = (xor_ln37_12_fu_831_p2 & tmp_467_fu_823_p3);

assign and_ln37_7_fu_907_p2 = (xor_ln37_14_fu_901_p2 & tmp_469_fu_893_p3);

assign and_ln37_8_fu_977_p2 = (xor_ln37_16_fu_971_p2 & tmp_471_fu_963_p3);

assign and_ln37_9_fu_1047_p2 = (xor_ln37_18_fu_1041_p2 & tmp_473_fu_1033_p3);

assign and_ln37_fu_417_p2 = (xor_ln37_fu_411_p2 & tmp_455_fu_403_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln2_fu_340_p4 = {{ap_sig_allocacmp_j_2[5:4]}};

assign p_out = empty_fu_90;

assign select_ln37_10_fu_779_p3 = ((and_ln37_5_fu_767_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_11_fu_787_p3 = ((xor_ln37_11_fu_773_p2[0:0] == 1'b1) ? select_ln37_10_fu_779_p3 : add_ln37_10_fu_733_p2);

assign select_ln37_12_fu_849_p3 = ((and_ln37_6_fu_837_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_13_fu_857_p3 = ((xor_ln37_13_fu_843_p2[0:0] == 1'b1) ? select_ln37_12_fu_849_p3 : add_ln37_12_fu_803_p2);

assign select_ln37_14_fu_919_p3 = ((and_ln37_7_fu_907_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_15_fu_927_p3 = ((xor_ln37_15_fu_913_p2[0:0] == 1'b1) ? select_ln37_14_fu_919_p3 : add_ln37_14_fu_873_p2);

assign select_ln37_16_fu_989_p3 = ((and_ln37_8_fu_977_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_17_fu_997_p3 = ((xor_ln37_17_fu_983_p2[0:0] == 1'b1) ? select_ln37_16_fu_989_p3 : add_ln37_16_fu_943_p2);

assign select_ln37_18_fu_1059_p3 = ((and_ln37_9_fu_1047_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_19_fu_1067_p3 = ((xor_ln37_19_fu_1053_p2[0:0] == 1'b1) ? select_ln37_18_fu_1059_p3 : add_ln37_18_fu_1013_p2);

assign select_ln37_1_fu_437_p3 = ((xor_ln37_1_fu_423_p2[0:0] == 1'b1) ? select_ln37_fu_429_p3 : add_ln37_fu_384_p2);

assign select_ln37_20_fu_1129_p3 = ((and_ln37_10_fu_1117_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_21_fu_1137_p3 = ((xor_ln37_21_fu_1123_p2[0:0] == 1'b1) ? select_ln37_20_fu_1129_p3 : add_ln37_20_fu_1083_p2);

assign select_ln37_22_fu_1199_p3 = ((and_ln37_11_fu_1187_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_23_fu_1207_p3 = ((xor_ln37_23_fu_1193_p2[0:0] == 1'b1) ? select_ln37_22_fu_1199_p3 : add_ln37_22_fu_1153_p2);

assign select_ln37_24_fu_1269_p3 = ((and_ln37_12_fu_1257_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_25_fu_1277_p3 = ((xor_ln37_25_fu_1263_p2[0:0] == 1'b1) ? select_ln37_24_fu_1269_p3 : add_ln37_24_fu_1223_p2);

assign select_ln37_26_fu_1339_p3 = ((and_ln37_13_fu_1327_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_27_fu_1347_p3 = ((xor_ln37_27_fu_1333_p2[0:0] == 1'b1) ? select_ln37_26_fu_1339_p3 : add_ln37_26_fu_1293_p2);

assign select_ln37_28_fu_1409_p3 = ((and_ln37_14_fu_1397_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_29_fu_1417_p3 = ((xor_ln37_29_fu_1403_p2[0:0] == 1'b1) ? select_ln37_28_fu_1409_p3 : add_ln37_28_fu_1363_p2);

assign select_ln37_2_fu_499_p3 = ((and_ln37_1_fu_487_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_30_fu_1479_p3 = ((and_ln37_15_fu_1467_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_31_fu_1487_p3 = ((xor_ln37_31_fu_1473_p2[0:0] == 1'b1) ? select_ln37_30_fu_1479_p3 : add_ln37_30_fu_1433_p2);

assign select_ln37_3_fu_507_p3 = ((xor_ln37_3_fu_493_p2[0:0] == 1'b1) ? select_ln37_2_fu_499_p3 : add_ln37_2_fu_453_p2);

assign select_ln37_4_fu_569_p3 = ((and_ln37_2_fu_557_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_5_fu_577_p3 = ((xor_ln37_5_fu_563_p2[0:0] == 1'b1) ? select_ln37_4_fu_569_p3 : add_ln37_4_fu_523_p2);

assign select_ln37_6_fu_639_p3 = ((and_ln37_3_fu_627_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_7_fu_647_p3 = ((xor_ln37_7_fu_633_p2[0:0] == 1'b1) ? select_ln37_6_fu_639_p3 : add_ln37_6_fu_593_p2);

assign select_ln37_8_fu_709_p3 = ((and_ln37_4_fu_697_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_9_fu_717_p3 = ((xor_ln37_9_fu_703_p2[0:0] == 1'b1) ? select_ln37_8_fu_709_p3 : add_ln37_8_fu_663_p2);

assign select_ln37_fu_429_p3 = ((and_ln37_fu_417_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln37_10_fu_725_p1 = select_ln37_9_fu_717_p3;

assign sext_ln37_11_fu_729_p0 = A_5_q0;

assign sext_ln37_11_fu_729_p1 = sext_ln37_11_fu_729_p0;

assign sext_ln37_12_fu_795_p1 = select_ln37_11_fu_787_p3;

assign sext_ln37_13_fu_799_p0 = A_6_q0;

assign sext_ln37_13_fu_799_p1 = sext_ln37_13_fu_799_p0;

assign sext_ln37_14_fu_865_p1 = select_ln37_13_fu_857_p3;

assign sext_ln37_15_fu_869_p0 = A_7_q0;

assign sext_ln37_15_fu_869_p1 = sext_ln37_15_fu_869_p0;

assign sext_ln37_16_fu_935_p1 = select_ln37_15_fu_927_p3;

assign sext_ln37_17_fu_939_p0 = A_8_q0;

assign sext_ln37_17_fu_939_p1 = sext_ln37_17_fu_939_p0;

assign sext_ln37_18_fu_1005_p1 = select_ln37_17_fu_997_p3;

assign sext_ln37_19_fu_1009_p0 = A_9_q0;

assign sext_ln37_19_fu_1009_p1 = sext_ln37_19_fu_1009_p0;

assign sext_ln37_1_fu_381_p1 = A_1_load_reg_1622;

assign sext_ln37_20_fu_1075_p1 = select_ln37_19_fu_1067_p3;

assign sext_ln37_21_fu_1079_p0 = A_10_q0;

assign sext_ln37_21_fu_1079_p1 = sext_ln37_21_fu_1079_p0;

assign sext_ln37_22_fu_1145_p1 = select_ln37_21_fu_1137_p3;

assign sext_ln37_23_fu_1149_p0 = A_11_q0;

assign sext_ln37_23_fu_1149_p1 = sext_ln37_23_fu_1149_p0;

assign sext_ln37_24_fu_1215_p1 = select_ln37_23_fu_1207_p3;

assign sext_ln37_25_fu_1219_p0 = A_12_q0;

assign sext_ln37_25_fu_1219_p1 = sext_ln37_25_fu_1219_p0;

assign sext_ln37_26_fu_1285_p1 = select_ln37_25_fu_1277_p3;

assign sext_ln37_27_fu_1289_p0 = A_13_q0;

assign sext_ln37_27_fu_1289_p1 = sext_ln37_27_fu_1289_p0;

assign sext_ln37_28_fu_1355_p1 = select_ln37_27_fu_1347_p3;

assign sext_ln37_29_fu_1359_p0 = A_14_q0;

assign sext_ln37_29_fu_1359_p1 = sext_ln37_29_fu_1359_p0;

assign sext_ln37_2_fu_445_p1 = select_ln37_1_fu_437_p3;

assign sext_ln37_30_fu_1425_p1 = select_ln37_29_fu_1417_p3;

assign sext_ln37_31_fu_1429_p0 = A_15_q0;

assign sext_ln37_31_fu_1429_p1 = sext_ln37_31_fu_1429_p0;

assign sext_ln37_3_fu_449_p0 = A_1_20_q0;

assign sext_ln37_3_fu_449_p1 = sext_ln37_3_fu_449_p0;

assign sext_ln37_4_fu_515_p1 = select_ln37_3_fu_507_p3;

assign sext_ln37_5_fu_519_p0 = A_2_q0;

assign sext_ln37_5_fu_519_p1 = sext_ln37_5_fu_519_p0;

assign sext_ln37_6_fu_585_p1 = select_ln37_5_fu_577_p3;

assign sext_ln37_7_fu_589_p0 = A_3_q0;

assign sext_ln37_7_fu_589_p1 = sext_ln37_7_fu_589_p0;

assign sext_ln37_8_fu_655_p1 = select_ln37_7_fu_647_p3;

assign sext_ln37_9_fu_659_p0 = A_4_q0;

assign sext_ln37_9_fu_659_p1 = sext_ln37_9_fu_659_p0;

assign sext_ln37_fu_377_p0 = empty_fu_90;

assign sext_ln37_fu_377_p1 = sext_ln37_fu_377_p0;

assign tmp_339_fu_350_p3 = {{i_1}, {lshr_ln2_fu_340_p4}};

assign tmp_454_fu_395_p3 = add_ln37_1_fu_389_p2[32'd24];

assign tmp_455_fu_403_p3 = add_ln37_fu_384_p2[32'd23];

assign tmp_456_fu_465_p3 = add_ln37_3_fu_459_p2[32'd24];

assign tmp_457_fu_473_p3 = add_ln37_2_fu_453_p2[32'd23];

assign tmp_458_fu_535_p3 = add_ln37_5_fu_529_p2[32'd24];

assign tmp_459_fu_543_p3 = add_ln37_4_fu_523_p2[32'd23];

assign tmp_460_fu_605_p3 = add_ln37_7_fu_599_p2[32'd24];

assign tmp_461_fu_613_p3 = add_ln37_6_fu_593_p2[32'd23];

assign tmp_462_fu_675_p3 = add_ln37_9_fu_669_p2[32'd24];

assign tmp_463_fu_683_p3 = add_ln37_8_fu_663_p2[32'd23];

assign tmp_464_fu_745_p3 = add_ln37_11_fu_739_p2[32'd24];

assign tmp_465_fu_753_p3 = add_ln37_10_fu_733_p2[32'd23];

assign tmp_466_fu_815_p3 = add_ln37_13_fu_809_p2[32'd24];

assign tmp_467_fu_823_p3 = add_ln37_12_fu_803_p2[32'd23];

assign tmp_468_fu_885_p3 = add_ln37_15_fu_879_p2[32'd24];

assign tmp_469_fu_893_p3 = add_ln37_14_fu_873_p2[32'd23];

assign tmp_470_fu_955_p3 = add_ln37_17_fu_949_p2[32'd24];

assign tmp_471_fu_963_p3 = add_ln37_16_fu_943_p2[32'd23];

assign tmp_472_fu_1025_p3 = add_ln37_19_fu_1019_p2[32'd24];

assign tmp_473_fu_1033_p3 = add_ln37_18_fu_1013_p2[32'd23];

assign tmp_474_fu_1095_p3 = add_ln37_21_fu_1089_p2[32'd24];

assign tmp_475_fu_1103_p3 = add_ln37_20_fu_1083_p2[32'd23];

assign tmp_476_fu_1165_p3 = add_ln37_23_fu_1159_p2[32'd24];

assign tmp_477_fu_1173_p3 = add_ln37_22_fu_1153_p2[32'd23];

assign tmp_478_fu_1235_p3 = add_ln37_25_fu_1229_p2[32'd24];

assign tmp_479_fu_1243_p3 = add_ln37_24_fu_1223_p2[32'd23];

assign tmp_480_fu_1305_p3 = add_ln37_27_fu_1299_p2[32'd24];

assign tmp_481_fu_1313_p3 = add_ln37_26_fu_1293_p2[32'd23];

assign tmp_482_fu_1375_p3 = add_ln37_29_fu_1369_p2[32'd24];

assign tmp_483_fu_1383_p3 = add_ln37_28_fu_1363_p2[32'd23];

assign tmp_484_fu_1445_p3 = add_ln37_31_fu_1439_p2[32'd24];

assign tmp_485_fu_1453_p3 = add_ln37_30_fu_1433_p2[32'd23];

assign tmp_fu_332_p3 = ap_sig_allocacmp_j_2[32'd6];

assign xor_ln37_10_fu_761_p2 = (tmp_464_fu_745_p3 ^ 1'd1);

assign xor_ln37_11_fu_773_p2 = (tmp_465_fu_753_p3 ^ tmp_464_fu_745_p3);

assign xor_ln37_12_fu_831_p2 = (tmp_466_fu_815_p3 ^ 1'd1);

assign xor_ln37_13_fu_843_p2 = (tmp_467_fu_823_p3 ^ tmp_466_fu_815_p3);

assign xor_ln37_14_fu_901_p2 = (tmp_468_fu_885_p3 ^ 1'd1);

assign xor_ln37_15_fu_913_p2 = (tmp_469_fu_893_p3 ^ tmp_468_fu_885_p3);

assign xor_ln37_16_fu_971_p2 = (tmp_470_fu_955_p3 ^ 1'd1);

assign xor_ln37_17_fu_983_p2 = (tmp_471_fu_963_p3 ^ tmp_470_fu_955_p3);

assign xor_ln37_18_fu_1041_p2 = (tmp_472_fu_1025_p3 ^ 1'd1);

assign xor_ln37_19_fu_1053_p2 = (tmp_473_fu_1033_p3 ^ tmp_472_fu_1025_p3);

assign xor_ln37_1_fu_423_p2 = (tmp_455_fu_403_p3 ^ tmp_454_fu_395_p3);

assign xor_ln37_20_fu_1111_p2 = (tmp_474_fu_1095_p3 ^ 1'd1);

assign xor_ln37_21_fu_1123_p2 = (tmp_475_fu_1103_p3 ^ tmp_474_fu_1095_p3);

assign xor_ln37_22_fu_1181_p2 = (tmp_476_fu_1165_p3 ^ 1'd1);

assign xor_ln37_23_fu_1193_p2 = (tmp_477_fu_1173_p3 ^ tmp_476_fu_1165_p3);

assign xor_ln37_24_fu_1251_p2 = (tmp_478_fu_1235_p3 ^ 1'd1);

assign xor_ln37_25_fu_1263_p2 = (tmp_479_fu_1243_p3 ^ tmp_478_fu_1235_p3);

assign xor_ln37_26_fu_1321_p2 = (tmp_480_fu_1305_p3 ^ 1'd1);

assign xor_ln37_27_fu_1333_p2 = (tmp_481_fu_1313_p3 ^ tmp_480_fu_1305_p3);

assign xor_ln37_28_fu_1391_p2 = (tmp_482_fu_1375_p3 ^ 1'd1);

assign xor_ln37_29_fu_1403_p2 = (tmp_483_fu_1383_p3 ^ tmp_482_fu_1375_p3);

assign xor_ln37_2_fu_481_p2 = (tmp_456_fu_465_p3 ^ 1'd1);

assign xor_ln37_30_fu_1461_p2 = (tmp_484_fu_1445_p3 ^ 1'd1);

assign xor_ln37_31_fu_1473_p2 = (tmp_485_fu_1453_p3 ^ tmp_484_fu_1445_p3);

assign xor_ln37_3_fu_493_p2 = (tmp_457_fu_473_p3 ^ tmp_456_fu_465_p3);

assign xor_ln37_4_fu_551_p2 = (tmp_458_fu_535_p3 ^ 1'd1);

assign xor_ln37_5_fu_563_p2 = (tmp_459_fu_543_p3 ^ tmp_458_fu_535_p3);

assign xor_ln37_6_fu_621_p2 = (tmp_460_fu_605_p3 ^ 1'd1);

assign xor_ln37_7_fu_633_p2 = (tmp_461_fu_613_p3 ^ tmp_460_fu_605_p3);

assign xor_ln37_8_fu_691_p2 = (tmp_462_fu_675_p3 ^ 1'd1);

assign xor_ln37_9_fu_703_p2 = (tmp_463_fu_683_p3 ^ tmp_462_fu_675_p3);

assign xor_ln37_fu_411_p2 = (tmp_454_fu_395_p3 ^ 1'd1);

assign zext_ln37_fu_358_p1 = tmp_339_fu_350_p3;

always @ (posedge ap_clk) begin
    zext_ln37_reg_1523[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_4
