
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.33

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.05    0.39    0.99    1.19 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.39    0.00    1.19 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.19   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: overflow_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     8    0.08    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v _58_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.07    0.27 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _25_ (net)
                  0.12    0.00    0.27 ^ _59_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.06    0.07    0.35 v _59_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04_ (net)
                  0.06    0.00    0.35 v overflow_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ overflow_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.05    0.39    0.99    1.19 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.39    0.00    1.19 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.19   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  8.84   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.19    0.46    0.46 v counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         count[0] (net)
                  0.19    0.00    0.46 v _32_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     3    0.03    0.09    0.10    0.56 ^ _32_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _26_ (net)
                  0.09    0.00    0.56 ^ _60_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.17    0.25    0.81 ^ _60_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _28_ (net)
                  0.17    0.00    0.81 ^ _34_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    0.87 v _34_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05_ (net)
                  0.06    0.00    0.87 v _35_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    1.19 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06_ (net)
                  0.11    0.00    1.19 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.12    0.21    1.40 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07_ (net)
                  0.12    0.00    1.40 v _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.22    0.11    1.51 ^ _56_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _03_ (net)
                  0.22    0.00    1.51 ^ counter_reg[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.33   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.05    0.39    0.99    1.19 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.39    0.00    1.19 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.19   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  8.84   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.19    0.46    0.46 v counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         count[0] (net)
                  0.19    0.00    0.46 v _32_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     3    0.03    0.09    0.10    0.56 ^ _32_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _26_ (net)
                  0.09    0.00    0.56 ^ _60_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.17    0.25    0.81 ^ _60_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _28_ (net)
                  0.17    0.00    0.81 ^ _34_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    0.87 v _34_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05_ (net)
                  0.06    0.00    0.87 v _35_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    1.19 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06_ (net)
                  0.11    0.00    1.19 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.12    0.21    1.40 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07_ (net)
                  0.12    0.00    1.40 v _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.22    0.11    1.51 ^ _56_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _03_ (net)
                  0.22    0.00    1.51 ^ counter_reg[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.33   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.00e-03   3.64e-04   3.02e-09   1.36e-03  42.4%
Combinational          1.39e-03   4.69e-04   6.69e-09   1.86e-03  57.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.39e-03   8.33e-04   9.70e-09   3.22e-03 100.0%
                          74.1%      25.9%       0.0%
