// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Model implementation (design independent parts)

#include "Vdma_top__pch.h"
#include "verilated_vcd_c.h"

//============================================================
// Constructors

Vdma_top::Vdma_top(VerilatedContext* _vcontextp__, const char* _vcname__)
    : VerilatedModel{*_vcontextp__}
    , vlSymsp{new Vdma_top__Syms(contextp(), _vcname__, this)}
    , clk{vlSymsp->TOP.clk}
    , rst_n{vlSymsp->TOP.rst_n}
    , conf_ch{vlSymsp->TOP.conf_ch}
    , conf_wr{vlSymsp->TOP.conf_wr}
    , conf_field{vlSymsp->TOP.conf_field}
    , start{vlSymsp->TOP.start}
    , cov_ch0_state{vlSymsp->TOP.cov_ch0_state}
    , cov_ch1_state{vlSymsp->TOP.cov_ch1_state}
    , cov_ch2_state{vlSymsp->TOP.cov_ch2_state}
    , cov_ch3_state{vlSymsp->TOP.cov_ch3_state}
    , cov_arb_winner{vlSymsp->TOP.cov_arb_winner}
    , cov_arb_valid{vlSymsp->TOP.cov_arb_valid}
    , cov_arb_conflict{vlSymsp->TOP.cov_arb_conflict}
    , cov_active_ch{vlSymsp->TOP.cov_active_ch}
    , cov_dir{vlSymsp->TOP.cov_dir}
    , cov_burst{vlSymsp->TOP.cov_burst}
    , cov_hold{vlSymsp->TOP.cov_hold}
    , cov_done_ok_valid{vlSymsp->TOP.cov_done_ok_valid}
    , cov_done_class{vlSymsp->TOP.cov_done_class}
    , cov_seq1{vlSymsp->TOP.cov_seq1}
    , cov_seq2{vlSymsp->TOP.cov_seq2}
    , cov_seq3{vlSymsp->TOP.cov_seq3}
    , cov_seq4{vlSymsp->TOP.cov_seq4}
    , cov_seq5{vlSymsp->TOP.cov_seq5}
    , cov_seq6{vlSymsp->TOP.cov_seq6}
    , cov_seq7{vlSymsp->TOP.cov_seq7}
    , cov_seq8{vlSymsp->TOP.cov_seq8}
    , cov_seq9{vlSymsp->TOP.cov_seq9}
    , cov_seq10{vlSymsp->TOP.cov_seq10}
    , cov_seq11{vlSymsp->TOP.cov_seq11}
    , cov_seq12{vlSymsp->TOP.cov_seq12}
    , cov_len{vlSymsp->TOP.cov_len}
    , conf_data{vlSymsp->TOP.conf_data}
    , cov_saddr{vlSymsp->TOP.cov_saddr}
    , cov_daddr{vlSymsp->TOP.cov_daddr}
    , rootp{&(vlSymsp->TOP)}
{
    // Register model with the context
    contextp()->addModel(this);
}

Vdma_top::Vdma_top(const char* _vcname__)
    : Vdma_top(Verilated::threadContextp(), _vcname__)
{
}

//============================================================
// Destructor

Vdma_top::~Vdma_top() {
    delete vlSymsp;
}

//============================================================
// Evaluation function

#ifdef VL_DEBUG
void Vdma_top___024root___eval_debug_assertions(Vdma_top___024root* vlSelf);
#endif  // VL_DEBUG
void Vdma_top___024root___eval_static(Vdma_top___024root* vlSelf);
void Vdma_top___024root___eval_initial(Vdma_top___024root* vlSelf);
void Vdma_top___024root___eval_settle(Vdma_top___024root* vlSelf);
void Vdma_top___024root___eval(Vdma_top___024root* vlSelf);

void Vdma_top::eval_step() {
    VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate Vdma_top::eval_step\n"); );
#ifdef VL_DEBUG
    // Debug assertions
    Vdma_top___024root___eval_debug_assertions(&(vlSymsp->TOP));
#endif  // VL_DEBUG
    vlSymsp->__Vm_activity = true;
    vlSymsp->__Vm_deleter.deleteAll();
    if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) {
        vlSymsp->__Vm_didInit = true;
        VL_DEBUG_IF(VL_DBG_MSGF("+ Initial\n"););
        Vdma_top___024root___eval_static(&(vlSymsp->TOP));
        Vdma_top___024root___eval_initial(&(vlSymsp->TOP));
        Vdma_top___024root___eval_settle(&(vlSymsp->TOP));
    }
    VL_DEBUG_IF(VL_DBG_MSGF("+ Eval\n"););
    Vdma_top___024root___eval(&(vlSymsp->TOP));
    // Evaluate cleanup
    Verilated::endOfEval(vlSymsp->__Vm_evalMsgQp);
}

//============================================================
// Events and timing
bool Vdma_top::eventsPending() { return false; }

uint64_t Vdma_top::nextTimeSlot() {
    VL_FATAL_MT(__FILE__, __LINE__, "", "%Error: No delays in the design");
    return 0;
}

//============================================================
// Utilities

const char* Vdma_top::name() const {
    return vlSymsp->name();
}

//============================================================
// Invoke final blocks

void Vdma_top___024root___eval_final(Vdma_top___024root* vlSelf);

VL_ATTR_COLD void Vdma_top::final() {
    Vdma_top___024root___eval_final(&(vlSymsp->TOP));
}

//============================================================
// Implementations of abstract methods from VerilatedModel

const char* Vdma_top::hierName() const { return vlSymsp->name(); }
const char* Vdma_top::modelName() const { return "Vdma_top"; }
unsigned Vdma_top::threads() const { return 1; }
void Vdma_top::prepareClone() const { contextp()->prepareClone(); }
void Vdma_top::atClone() const {
    contextp()->threadPoolpOnClone();
}
std::unique_ptr<VerilatedTraceConfig> Vdma_top::traceConfig() const {
    return std::unique_ptr<VerilatedTraceConfig>{new VerilatedTraceConfig{false, false, false}};
};

//============================================================
// Trace configuration

void Vdma_top___024root__trace_decl_types(VerilatedVcd* tracep);

void Vdma_top___024root__trace_init_top(Vdma_top___024root* vlSelf, VerilatedVcd* tracep);

VL_ATTR_COLD static void trace_init(void* voidSelf, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    Vdma_top___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vdma_top___024root*>(voidSelf);
    Vdma_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    if (!vlSymsp->_vm_contextp__->calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
            "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->pushPrefix(std::string{vlSymsp->name()}, VerilatedTracePrefixType::SCOPE_MODULE);
    Vdma_top___024root__trace_decl_types(tracep);
    Vdma_top___024root__trace_init_top(vlSelf, tracep);
    tracep->popPrefix();
}

VL_ATTR_COLD void Vdma_top___024root__trace_register(Vdma_top___024root* vlSelf, VerilatedVcd* tracep);

VL_ATTR_COLD void Vdma_top::trace(VerilatedVcdC* tfp, int levels, int options) {
    if (tfp->isOpen()) {
        vl_fatal(__FILE__, __LINE__, __FILE__,"'Vdma_top::trace()' shall not be called after 'VerilatedVcdC::open()'.");
    }
    if (false && levels && options) {}  // Prevent unused
    tfp->spTrace()->addModel(this);
    tfp->spTrace()->addInitCb(&trace_init, &(vlSymsp->TOP));
    Vdma_top___024root__trace_register(&(vlSymsp->TOP), tfp->spTrace());
}
