;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 02/02/2013 09:13:56
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000041BAA  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x001B22  	6946
0x0018	0x000000  	0
0x001A	0x001B60  	7008
0x001C	0x000000  	0
0x001E	0x001AA6  	6822
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x001AE4  	6884
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x001F52  	8018
0x004E	0x000000  	0
0x0050	0x001FBC  	8124
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x001B84  	7044
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x1BAA	0x20C70F  	MOV	#3184, W15
0x1BAC	0x23FFF0  	MOV	#16383, W0
0x1BAE	0xB7A020  	MOV	WREG, SPLIM
0x1BB0	0x200000  	MOV	#0, W0
0x1BB2	0xB7A034  	MOV	WREG, PSVPAG
0x1BB4	0x200040  	MOV	#4, W0
0x1BB6	0xB72044  	IOR	CORCON
0x1BB8	0x000000022086  	CALL	8326
;CT02_III.c,399 :: 		void main()
;CT02_III.c,401 :: 		LED = 1;
0x1BBC	0x781F8A  	PUSH	W10
0x1BBE	0x781F8B  	PUSH	W11
0x1BC0	0x781F8C  	PUSH	W12
0x1BC2	0x781F8D  	PUSH	W13
0x1BC4	0xA842C5  	BSET	LATA10_bit, #10
;CT02_III.c,402 :: 		InitClock();
0x1BC6	0x07FA1C  	RCALL	_InitClock
;CT02_III.c,403 :: 		InitPorts();
0x1BC8	0x07FC80  	RCALL	_InitPorts
;CT02_III.c,404 :: 		InitTimersCapture();
0x1BCA	0x07FAE4  	RCALL	_InitTimersCapture
;CT02_III.c,405 :: 		InitCAN();
0x1BCC	0x07FB81  	RCALL	_InitCAN
;CT02_III.c,406 :: 		InitMain();
0x1BCE	0x07FC1F  	RCALL	_InitMain
;CT02_III.c,407 :: 		ready = 0;
0x1BD0	0xEF2000  	CLR	W0
0x1BD2	0x884450  	MOV	W0, _ready
;CT02_III.c,408 :: 		Delay_ms(1000);
0x1BD4	0x200CC8  	MOV	#204, W8
0x1BD6	0x273987  	MOV	#29592, W7
L_main13:
0x1BD8	0xED200E  	DEC	W7
0x1BDA	0x3AFFFE  	BRA NZ	L_main13
0x1BDC	0xED2010  	DEC	W8
0x1BDE	0x3AFFFC  	BRA NZ	L_main13
;CT02_III.c,409 :: 		LED = 0;
0x1BE0	0xA942C5  	BCLR	LATA10_bit, #10
;CT02_III.c,411 :: 		tempo_msg = 0;
0x1BE2	0xEF2000  	CLR	W0
0x1BE4	0x884470  	MOV	W0, _tempo_msg
;CT02_III.c,412 :: 		t = 0;
0x1BE6	0xEF2000  	CLR	W0
0x1BE8	0x884000  	MOV	W0, _t
;CT02_III.c,414 :: 		while(1)
L_main15:
;CT02_III.c,416 :: 		U2STA.F1 = 0;                  // Set OERR to 0
0x1BEA	0xA92232  	BCLR	U2STA, #1
;CT02_III.c,417 :: 		U2STA.F2 = 0;                  // Set FERR to 0
0x1BEC	0xA94232  	BCLR	U2STA, #2
;CT02_III.c,424 :: 		for( i = 0; i<=3; i++)
0x1BEE	0xEF2000  	CLR	W0
0x1BF0	0x884460  	MOV	W0, _i
L_main17:
0x1BF2	0x804460  	MOV	_i, W0
0x1BF4	0xE10063  	CP	W0, #3
0x1BF6	0x3E008C  	BRA GTU	L_main18
L__main95:
;CT02_III.c,426 :: 		Msg_Rcvd = ECAN1Read(&Rx_ID , RxTx_Data , &Rx_Data_Len, &Can_Rcv_Flags);  // receive message
0x1BF8	0x20888D  	MOV	#lo_addr(_Can_Rcv_Flags), W13
0x1BFA	0x208A6C  	MOV	#lo_addr(_Rx_Data_Len), W12
0x1BFC	0x208A8B  	MOV	#lo_addr(_RxTx_Data), W11
0x1BFE	0x208B0A  	MOV	#lo_addr(_Rx_ID), W10
0x1C00	0x07FA1B  	RCALL	_ECAN1Read
0x1C02	0x8844A0  	MOV	W0, _Msg_Rcvd
;CT02_III.c,427 :: 		if(Msg_Rcvd)
0x1C04	0xE20000  	CP0	W0
0x1C06	0x320080  	BRA Z	L_main20
L__main96:
;CT02_III.c,429 :: 		LED = 1;
0x1C08	0xA842C5  	BSET	LATA10_bit, #10
;CT02_III.c,430 :: 		switch(Rx_ID)
0x1C0A	0x370062  	BRA	L_main21
;CT02_III.c,432 :: 		case LSM_ELET_1:
L_main23:
;CT02_III.c,434 :: 		Hi(ICAN_BUS_LSM) = RxTx_Data[0];
0x1C0C	0x208B51  	MOV	#lo_addr(_ICAN_BUS_LSM+1), W1
0x1C0E	0x208A80  	MOV	#lo_addr(_RxTx_Data), W0
0x1C10	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,435 :: 		Lo(ICAN_BUS_LSM) = RxTx_Data[1];
0x1C12	0x208B41  	MOV	#lo_addr(_ICAN_BUS_LSM), W1
0x1C14	0x208A90  	MOV	#lo_addr(_RxTx_Data+1), W0
0x1C16	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,436 :: 		Hi(GPIN0_LSM) = RxTx_Data[2];
0x1C18	0x208BB1  	MOV	#lo_addr(_GPIN0_LSM+1), W1
0x1C1A	0x208AA0  	MOV	#lo_addr(_RxTx_Data+2), W0
0x1C1C	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,437 :: 		Lo(GPIN0_LSM) = RxTx_Data[3];
0x1C1E	0x208BA1  	MOV	#lo_addr(_GPIN0_LSM), W1
0x1C20	0x208AB0  	MOV	#lo_addr(_RxTx_Data+3), W0
0x1C22	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,438 :: 		Hi(GPIN1_LSM) = RxTx_Data[4];
0x1C24	0x208B91  	MOV	#lo_addr(_GPIN1_LSM+1), W1
0x1C26	0x208AC0  	MOV	#lo_addr(_RxTx_Data+4), W0
0x1C28	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,439 :: 		Lo(GPIN1_LSM) = RxTx_Data[5];
0x1C2A	0x208B81  	MOV	#lo_addr(_GPIN1_LSM), W1
0x1C2C	0x208AD0  	MOV	#lo_addr(_RxTx_Data+5), W0
0x1C2E	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,440 :: 		Hi(GPIN2_LSM) = RxTx_Data[6];
0x1C30	0x208B71  	MOV	#lo_addr(_GPIN2_LSM+1), W1
0x1C32	0x208AE0  	MOV	#lo_addr(_RxTx_Data+6), W0
0x1C34	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,441 :: 		Lo(GPIN2_LSM) = RxTx_Data[7];
0x1C36	0x208B61  	MOV	#lo_addr(_GPIN2_LSM), W1
0x1C38	0x208AF0  	MOV	#lo_addr(_RxTx_Data+7), W0
0x1C3A	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,442 :: 		LED = 1;
0x1C3C	0xA842C5  	BSET	LATA10_bit, #10
;CT02_III.c,443 :: 		break;
0x1C3E	0x370064  	BRA	L_main22
;CT02_III.c,445 :: 		case LSM_ELET_2:
L_main24:
;CT02_III.c,447 :: 		Hi(GPIN3_LSM) = RxTx_Data[0];
0x1C40	0x208A51  	MOV	#lo_addr(_GPIN3_LSM+1), W1
0x1C42	0x208A80  	MOV	#lo_addr(_RxTx_Data), W0
0x1C44	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,448 :: 		Lo(GPIN3_LSM) = RxTx_Data[1];
0x1C46	0x208A41  	MOV	#lo_addr(_GPIN3_LSM), W1
0x1C48	0x208A90  	MOV	#lo_addr(_RxTx_Data+1), W0
0x1C4A	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,449 :: 		Hi(GPIN4_LSM) = RxTx_Data[2];
0x1C4C	0x2089B1  	MOV	#lo_addr(_GPIN4_LSM+1), W1
0x1C4E	0x208AA0  	MOV	#lo_addr(_RxTx_Data+2), W0
0x1C50	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,450 :: 		Lo(GPIN4_LSM) = RxTx_Data[3];
0x1C52	0x2089A1  	MOV	#lo_addr(_GPIN4_LSM), W1
0x1C54	0x208AB0  	MOV	#lo_addr(_RxTx_Data+3), W0
0x1C56	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,451 :: 		Hi(GPIN5_LSM) = RxTx_Data[4];
0x1C58	0x208991  	MOV	#lo_addr(_GPIN5_LSM+1), W1
0x1C5A	0x208AC0  	MOV	#lo_addr(_RxTx_Data+4), W0
0x1C5C	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,452 :: 		Lo(GPIN5_LSM) = RxTx_Data[5];
0x1C5E	0x208981  	MOV	#lo_addr(_GPIN5_LSM), W1
0x1C60	0x208AD0  	MOV	#lo_addr(_RxTx_Data+5), W0
0x1C62	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,453 :: 		Hi(DIG1_LSM) = RxTx_Data[6];
0x1C64	0x208971  	MOV	#lo_addr(_DIG1_LSM+1), W1
0x1C66	0x208AE0  	MOV	#lo_addr(_RxTx_Data+6), W0
0x1C68	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,454 :: 		Lo(DIG1_LSM) = RxTx_Data[7];
0x1C6A	0x208961  	MOV	#lo_addr(_DIG1_LSM), W1
0x1C6C	0x208AF0  	MOV	#lo_addr(_RxTx_Data+7), W0
0x1C6E	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,455 :: 		break;
0x1C70	0x37004B  	BRA	L_main22
;CT02_III.c,457 :: 		case LSM_PGA_1:
L_main25:
;CT02_III.c,459 :: 		Hi(PGA0_LSM) = RxTx_Data[0];
0x1C72	0x2089D1  	MOV	#lo_addr(_PGA0_LSM+1), W1
0x1C74	0x208A80  	MOV	#lo_addr(_RxTx_Data), W0
0x1C76	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,460 :: 		Lo(PGA0_LSM) = RxTx_Data[1];
0x1C78	0x2089C1  	MOV	#lo_addr(_PGA0_LSM), W1
0x1C7A	0x208A90  	MOV	#lo_addr(_RxTx_Data+1), W0
0x1C7C	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,461 :: 		Hi(PGA1_LSM) = RxTx_Data[2];
0x1C7E	0x208A31  	MOV	#lo_addr(_PGA1_LSM+1), W1
0x1C80	0x208AA0  	MOV	#lo_addr(_RxTx_Data+2), W0
0x1C82	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,462 :: 		Lo(PGA1_LSM) = RxTx_Data[3];
0x1C84	0x208A21  	MOV	#lo_addr(_PGA1_LSM), W1
0x1C86	0x208AB0  	MOV	#lo_addr(_RxTx_Data+3), W0
0x1C88	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,463 :: 		Hi(PGA2_LSM) = RxTx_Data[4];
0x1C8A	0x208A11  	MOV	#lo_addr(_PGA2_LSM+1), W1
0x1C8C	0x208AC0  	MOV	#lo_addr(_RxTx_Data+4), W0
0x1C8E	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,464 :: 		Lo(PGA2_LSM) = RxTx_Data[5];
0x1C90	0x208A01  	MOV	#lo_addr(_PGA2_LSM), W1
0x1C92	0x208AD0  	MOV	#lo_addr(_RxTx_Data+5), W0
0x1C94	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,465 :: 		Hi(PGA3_LSM) = RxTx_Data[6];
0x1C96	0x2089F1  	MOV	#lo_addr(_PGA3_LSM+1), W1
0x1C98	0x208AE0  	MOV	#lo_addr(_RxTx_Data+6), W0
0x1C9A	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,466 :: 		Lo(PGA3_LSM) = RxTx_Data[7];
0x1C9C	0x2089E1  	MOV	#lo_addr(_PGA3_LSM), W1
0x1C9E	0x208AF0  	MOV	#lo_addr(_RxTx_Data+7), W0
0x1CA0	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,467 :: 		break;
0x1CA2	0x370032  	BRA	L_main22
;CT02_III.c,469 :: 		case LSM_PGA_2:
L_main26:
;CT02_III.c,471 :: 		Hi(PGA4_LSM) = RxTx_Data[0];
0x1CA4	0x209251  	MOV	#lo_addr(_PGA4_LSM+1), W1
0x1CA6	0x208A80  	MOV	#lo_addr(_RxTx_Data), W0
0x1CA8	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,472 :: 		Lo(PGA4_LSM) = RxTx_Data[1];
0x1CAA	0x209241  	MOV	#lo_addr(_PGA4_LSM), W1
0x1CAC	0x208A90  	MOV	#lo_addr(_RxTx_Data+1), W0
0x1CAE	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,473 :: 		Hi(PGA5_LSM) = RxTx_Data[2];
0x1CB0	0x209491  	MOV	#lo_addr(_PGA5_LSM+1), W1
0x1CB2	0x208AA0  	MOV	#lo_addr(_RxTx_Data+2), W0
0x1CB4	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,474 :: 		Lo(PGA5_LSM) = RxTx_Data[3];
0x1CB6	0x209481  	MOV	#lo_addr(_PGA5_LSM), W1
0x1CB8	0x208AB0  	MOV	#lo_addr(_RxTx_Data+3), W0
0x1CBA	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,475 :: 		Hi(PGA_0123_GAIN_LSM) = RxTx_Data[4];
0x1CBC	0x209471  	MOV	#lo_addr(_PGA_0123_GAIN_LSM+1), W1
0x1CBE	0x208AC0  	MOV	#lo_addr(_RxTx_Data+4), W0
0x1CC0	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,476 :: 		Lo(PGA_0123_GAIN_LSM) = RxTx_Data[5];
0x1CC2	0x209461  	MOV	#lo_addr(_PGA_0123_GAIN_LSM), W1
0x1CC4	0x208AD0  	MOV	#lo_addr(_RxTx_Data+5), W0
0x1CC6	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,477 :: 		PGA_45_GAIN_LSM = RxTx_Data[6];
0x1CC8	0x2080F1  	MOV	#lo_addr(_PGA_45_Gain_LSM), W1
0x1CCA	0x208AE0  	MOV	#lo_addr(_RxTx_Data+6), W0
0x1CCC	0x784890  	MOV.B	[W0], [W1]
;CT02_III.c,478 :: 		break;
0x1CCE	0x37001C  	BRA	L_main22
;CT02_III.c,578 :: 		}
L_main21:
0x1CD0	0x804582  	MOV	_Rx_ID, W2
0x1CD2	0x804593  	MOV	_Rx_ID+2, W3
0x1CD4	0x207D00  	MOV	#2000, W0
0x1CD6	0x200001  	MOV	#0, W1
0x1CD8	0xE11000  	CP	W2, W0
0x1CDA	0xE19801  	CPB	W3, W1
0x1CDC	0x32FF97  	BRA Z	L_main23
L__main97:
0x1CDE	0x804582  	MOV	_Rx_ID, W2
0x1CE0	0x804593  	MOV	_Rx_ID+2, W3
0x1CE2	0x207DA0  	MOV	#2010, W0
0x1CE4	0x200001  	MOV	#0, W1
0x1CE6	0xE11000  	CP	W2, W0
0x1CE8	0xE19801  	CPB	W3, W1
0x1CEA	0x32FFAA  	BRA Z	L_main24
L__main98:
0x1CEC	0x804582  	MOV	_Rx_ID, W2
0x1CEE	0x804593  	MOV	_Rx_ID+2, W3
0x1CF0	0x207E40  	MOV	#2020, W0
0x1CF2	0x200001  	MOV	#0, W1
0x1CF4	0xE11000  	CP	W2, W0
0x1CF6	0xE19801  	CPB	W3, W1
0x1CF8	0x32FFBC  	BRA Z	L_main25
L__main99:
0x1CFA	0x804582  	MOV	_Rx_ID, W2
0x1CFC	0x804593  	MOV	_Rx_ID+2, W3
0x1CFE	0x207EE0  	MOV	#2030, W0
0x1D00	0x200001  	MOV	#0, W1
0x1D02	0xE11000  	CP	W2, W0
0x1D04	0xE19801  	CPB	W3, W1
0x1D06	0x32FFCE  	BRA Z	L_main26
L__main100:
L_main22:
;CT02_III.c,580 :: 		}
L_main20:
;CT02_III.c,424 :: 		for( i = 0; i<=3; i++)
0x1D08	0x200011  	MOV	#1, W1
0x1D0A	0x2088C0  	MOV	#lo_addr(_i), W0
0x1D0C	0x408810  	ADD	W1, [W0], [W0]
;CT02_III.c,581 :: 		}
0x1D0E	0x37FF71  	BRA	L_main17
L_main18:
;CT02_III.c,603 :: 		if(gps_ready == 1)                 // if the data in txt array is ready do
0x1D10	0x804080  	MOV	_gps_ready, W0
0x1D12	0xE10061  	CP	W0, #1
0x1D14	0x3A0005  	BRA NZ	L_main27
L__main101:
;CT02_III.c,605 :: 		gps_ready = 0;
0x1D16	0xEF2000  	CLR	W0
0x1D18	0x884080  	MOV	W0, _gps_ready
;CT02_III.c,606 :: 		res = GPS_Parse(&txt);
0x1D1A	0x2094EA  	MOV	#lo_addr(_txt), W10
0x1D1C	0x07FC32  	RCALL	_GPS_Parse
0x1D1E	0x8847B0  	MOV	W0, _res
;CT02_III.c,607 :: 		}
L_main27:
;CT02_III.c,611 :: 		if(ready == 1){
0x1D20	0x804450  	MOV	_ready, W0
0x1D22	0xE10061  	CP	W0, #1
0x1D24	0x3A0114  	BRA NZ	L_main28
L__main102:
;CT02_III.c,613 :: 		GPIN0_FSM = ADC1_Get_Sample(GPIN_0);    // 0 a 5V  (mistura rica/pobre)
0x1D26	0x20006A  	MOV	#6, W10
0x1D28	0x07F8F6  	RCALL	_ADC1_Get_Sample
0x1D2A	0x884A60  	MOV	W0, _GPIN0_FSM
;CT02_III.c,614 :: 		GPIN4_FSM = ADC1_Get_Sample(GPIN_4);    // 0 a 3,3V
0x1D2C	0x20009A  	MOV	#9, W10
0x1D2E	0x07F8F3  	RCALL	_ADC1_Get_Sample
0x1D30	0x884A50  	MOV	W0, _GPIN4_FSM
;CT02_III.c,615 :: 		GPIN5_FSM = RC9_bit;                    // 0/12V Digital
0x1D32	0x209440  	MOV	#lo_addr(_GPIN5_FSM), W0
0x1D34	0xEB0800  	CLR	[W0]
0x1D36	0xAF22D3  	BTSC	RC9_bit, #9
0x1D38	0xE80810  	INC	[W0], [W0]
;CT02_III.c,616 :: 		GPIN6_FSM = ADC1_Get_Sample(GPIN_6);   // 0 a 3,3V
0x1D3A	0xEF2014  	CLR	W10
0x1D3C	0x07F8EC  	RCALL	_ADC1_Get_Sample
0x1D3E	0x8849D0  	MOV	W0, _GPIN6_FSM
;CT02_III.c,618 :: 		BOTAO_1_2_FSM =  0;
0x1D40	0xEF2000  	CLR	W0
0x1D42	0x8849C0  	MOV	W0, _BOTAO_1_2_FSM
;CT02_III.c,620 :: 		INT_ACCEL_X_FSM = ADC1_Get_Sample(ACCEL_X);
0x1D44	0x2000AA  	MOV	#10, W10
0x1D46	0x07F8E7  	RCALL	_ADC1_Get_Sample
0x1D48	0x8849E0  	MOV	W0, _INT_ACCEL_X_FSM
;CT02_III.c,621 :: 		INT_ACCEL_Y_FSM = ADC1_Get_Sample(ACCEL_Y);
0x1D4A	0x2000CA  	MOV	#12, W10
0x1D4C	0x07F8E4  	RCALL	_ADC1_Get_Sample
0x1D4E	0x884A10  	MOV	W0, _INT_ACCEL_Y_FSM
;CT02_III.c,622 :: 		INT_ACCEL_Z_FSM = ADC1_Get_Sample(ACCEL_Z);
0x1D50	0x2000BA  	MOV	#11, W10
0x1D52	0x07F8E1  	RCALL	_ADC1_Get_Sample
0x1D54	0x884A00  	MOV	W0, _INT_ACCEL_Z_FSM
;CT02_III.c,624 :: 		ADXL_POS_NEG_FSM = 0;
0x1D56	0xEF2000  	CLR	W0
0x1D58	0x8849F0  	MOV	W0, _ADXL_POS_NEG_FSM
;CT02_III.c,626 :: 		ADXL345_Read_XYZ(&values);
0x1D5A	0x20C4EA  	MOV	#lo_addr(_values), W10
0x1D5C	0x07F8EB  	RCALL	_ADXL345_Read_XYZ
;CT02_III.c,628 :: 		AdxlX = ((int)values[1]<<8)|(int)values[0];
0x1D5E	0x20C4F0  	MOV	#lo_addr(_values+1), W0
0x1D60	0xFB8010  	ZE	[W0], W0
0x1D62	0xDD00C8  	SL	W0, #8, W1
0x1D64	0x20C4E0  	MOV	#lo_addr(_values), W0
0x1D66	0xFB8010  	ZE	[W0], W0
0x1D68	0x708180  	IOR	W1, W0, W3
0x1D6A	0x886333  	MOV	W3, _AdxlX
;CT02_III.c,630 :: 		AdxlY = ((int)values[3]<<8)|(int)values[2];
0x1D6C	0x20C510  	MOV	#lo_addr(_values+3), W0
0x1D6E	0xFB8010  	ZE	[W0], W0
0x1D70	0xDD0148  	SL	W0, #8, W2
0x1D72	0x20C500  	MOV	#lo_addr(_values+2), W0
0x1D74	0xFB8090  	ZE	[W0], W1
0x1D76	0x20C640  	MOV	#lo_addr(_AdxlY), W0
0x1D78	0x710801  	IOR	W2, W1, [W0]
;CT02_III.c,632 :: 		AdxlZ = ((int)values[5]<<8)|(int)values[4];
0x1D7A	0x20C530  	MOV	#lo_addr(_values+5), W0
0x1D7C	0xFB8010  	ZE	[W0], W0
0x1D7E	0xDD0148  	SL	W0, #8, W2
0x1D80	0x20C520  	MOV	#lo_addr(_values+4), W0
0x1D82	0xFB8090  	ZE	[W0], W1
0x1D84	0x20C620  	MOV	#lo_addr(_AdxlZ), W0
0x1D86	0x710801  	IOR	W2, W1, [W0]
;CT02_III.c,634 :: 		if((AdxlX==0)&&(AdxlY==0)&&(AdxlZ==0))
0x1D88	0xE11860  	CP	W3, #0
0x1D8A	0x3A0021  	BRA NZ	L__main79
L__main103:
0x1D8C	0x806320  	MOV	_AdxlY, W0
0x1D8E	0xE10060  	CP	W0, #0
0x1D90	0x3A001E  	BRA NZ	L__main78
L__main104:
0x1D92	0x806310  	MOV	_AdxlZ, W0
0x1D94	0xE10060  	CP	W0, #0
0x1D96	0x3A001B  	BRA NZ	L__main77
L__main105:
L__main76:
;CT02_III.c,637 :: 		ADXL345_Init();
0x1D98	0x07F5BF  	RCALL	_ADXL345_Init
;CT02_III.c,639 :: 		ADXL345_Read_XYZ(&values);
0x1D9A	0x20C4EA  	MOV	#lo_addr(_values), W10
0x1D9C	0x07F8CB  	RCALL	_ADXL345_Read_XYZ
;CT02_III.c,643 :: 		AdxlX = ((int)values[1]<<8)|(int)values[0];
0x1D9E	0x20C4F0  	MOV	#lo_addr(_values+1), W0
0x1DA0	0xFB8010  	ZE	[W0], W0
0x1DA2	0xDD0148  	SL	W0, #8, W2
0x1DA4	0x20C4E0  	MOV	#lo_addr(_values), W0
0x1DA6	0xFB8090  	ZE	[W0], W1
0x1DA8	0x20C660  	MOV	#lo_addr(_AdxlX), W0
0x1DAA	0x710801  	IOR	W2, W1, [W0]
;CT02_III.c,645 :: 		AdxlY = ((int)values[3]<<8)|(int)values[2];
0x1DAC	0x20C510  	MOV	#lo_addr(_values+3), W0
0x1DAE	0xFB8010  	ZE	[W0], W0
0x1DB0	0xDD0148  	SL	W0, #8, W2
0x1DB2	0x20C500  	MOV	#lo_addr(_values+2), W0
0x1DB4	0xFB8090  	ZE	[W0], W1
0x1DB6	0x20C640  	MOV	#lo_addr(_AdxlY), W0
0x1DB8	0x710801  	IOR	W2, W1, [W0]
;CT02_III.c,647 :: 		AdxlZ = ((int)values[5]<<8)|(int)values[4];
0x1DBA	0x20C530  	MOV	#lo_addr(_values+5), W0
0x1DBC	0xFB8010  	ZE	[W0], W0
0x1DBE	0xDD0148  	SL	W0, #8, W2
0x1DC0	0x20C520  	MOV	#lo_addr(_values+4), W0
0x1DC2	0xFB8090  	ZE	[W0], W1
0x1DC4	0x20C620  	MOV	#lo_addr(_AdxlZ), W0
0x1DC6	0x710801  	IOR	W2, W1, [W0]
;CT02_III.c,649 :: 		STATUS_ACCEL_FSM = 0;
0x1DC8	0xEF2000  	CLR	W0
0x1DCA	0x886340  	MOV	W0, _STATUS_ACCEL_FSM
;CT02_III.c,650 :: 		}
0x1DCC	0x370002  	BRA	L_main32
;CT02_III.c,634 :: 		if((AdxlX==0)&&(AdxlY==0)&&(AdxlZ==0))
L__main79:
L__main78:
L__main77:
;CT02_III.c,653 :: 		STATUS_ACCEL_FSM = 1;
0x1DCE	0x200010  	MOV	#1, W0
0x1DD0	0x886340  	MOV	W0, _STATUS_ACCEL_FSM
;CT02_III.c,654 :: 		}
L_main32:
;CT02_III.c,656 :: 		if(AdxlX < 0)
0x1DD2	0x806330  	MOV	_AdxlX, W0
0x1DD4	0xE10060  	CP	W0, #0
0x1DD6	0x3D0007  	BRA GE	L_main33
L__main106:
;CT02_III.c,658 :: 		ADXL_X_FSM = abs(AdxlX);
0x1DD8	0x80633A  	MOV	_AdxlX, W10
0x1DDA	0x07F90A  	RCALL	_abs
0x1DDC	0x886370  	MOV	W0, _ADXL_X_FSM
;CT02_III.c,659 :: 		ADXL_POS_NEG_FSM |= 0b001;
0x1DDE	0x200011  	MOV	#1, W1
0x1DE0	0x2093E0  	MOV	#lo_addr(_ADXL_POS_NEG_FSM), W0
0x1DE2	0x708810  	IOR	W1, [W0], [W0]
;CT02_III.c,660 :: 		}
0x1DE4	0x370002  	BRA	L_main34
L_main33:
;CT02_III.c,663 :: 		ADXL_X_FSM = AdxlX;
0x1DE6	0x806330  	MOV	_AdxlX, W0
0x1DE8	0x886370  	MOV	W0, _ADXL_X_FSM
;CT02_III.c,664 :: 		}
L_main34:
;CT02_III.c,666 :: 		if(AdxlY < 0)
0x1DEA	0x806320  	MOV	_AdxlY, W0
0x1DEC	0xE10060  	CP	W0, #0
0x1DEE	0x3D0007  	BRA GE	L_main35
L__main107:
;CT02_III.c,668 :: 		ADXL_Y_FSM = abs(AdxlY);
0x1DF0	0x80632A  	MOV	_AdxlY, W10
0x1DF2	0x07F8FE  	RCALL	_abs
0x1DF4	0x886360  	MOV	W0, _ADXL_Y_FSM
;CT02_III.c,669 :: 		ADXL_POS_NEG_FSM |= 0b010;
0x1DF6	0x200021  	MOV	#2, W1
0x1DF8	0x2093E0  	MOV	#lo_addr(_ADXL_POS_NEG_FSM), W0
0x1DFA	0x708810  	IOR	W1, [W0], [W0]
;CT02_III.c,670 :: 		}
0x1DFC	0x370002  	BRA	L_main36
L_main35:
;CT02_III.c,673 :: 		ADXL_Y_FSM = AdxlY;
0x1DFE	0x806320  	MOV	_AdxlY, W0
0x1E00	0x886360  	MOV	W0, _ADXL_Y_FSM
;CT02_III.c,674 :: 		}
L_main36:
;CT02_III.c,676 :: 		if(AdxlZ < 0)
0x1E02	0x806310  	MOV	_AdxlZ, W0
0x1E04	0xE10060  	CP	W0, #0
0x1E06	0x3D0007  	BRA GE	L_main37
L__main108:
;CT02_III.c,678 :: 		ADXL_Z_FSM = abs(AdxlZ);
0x1E08	0x80631A  	MOV	_AdxlZ, W10
0x1E0A	0x07F8F2  	RCALL	_abs
0x1E0C	0x886350  	MOV	W0, _ADXL_Z_FSM
;CT02_III.c,679 :: 		ADXL_POS_NEG_FSM |= 0b100;
0x1E0E	0x200041  	MOV	#4, W1
0x1E10	0x2093E0  	MOV	#lo_addr(_ADXL_POS_NEG_FSM), W0
0x1E12	0x708810  	IOR	W1, [W0], [W0]
;CT02_III.c,680 :: 		}
0x1E14	0x370002  	BRA	L_main38
L_main37:
;CT02_III.c,683 :: 		ADXL_Z_FSM = AdxlZ;
0x1E16	0x806310  	MOV	_AdxlZ, W0
0x1E18	0x886350  	MOV	W0, _ADXL_Z_FSM
;CT02_III.c,684 :: 		}
L_main38:
;CT02_III.c,688 :: 		LED = 0;
0x1E1A	0xA942C5  	BCLR	LATA10_bit, #10
;CT02_III.c,689 :: 		Write_UART_UDATA(ID_FSM_ACCEL1, ADXL_X_FSM, ADXL_Y_FSM, ADXL_Z_FSM, ADXL_POS_NEG_FSM);
0x1E1C	0x80635D  	MOV	_ADXL_Z_FSM, W13
0x1E1E	0x80636C  	MOV	_ADXL_Y_FSM, W12
0x1E20	0x80637B  	MOV	_ADXL_X_FSM, W11
0x1E22	0x2A06CA  	MOV	#lo_addr(_ID_FSM_ACCEL1), W10
0x1E24	0xF8093E  	PUSH	_ADXL_POS_NEG_FSM
0x1E26	0x07F8B9  	RCALL	_Write_UART_UDATA
0x1E28	0xB1002F  	SUB	#2, W15
;CT02_III.c,690 :: 		Write_UART_UDATA(ID_FSM_ACCEL2, INT_ACCEL_X_FSM, INT_ACCEL_Y_FSM, INT_ACCEL_Z_FSM, STATUS_ACCEL_FSM);
0x1E2A	0x804A0D  	MOV	_INT_ACCEL_Z_FSM, W13
0x1E2C	0x804A1C  	MOV	_INT_ACCEL_Y_FSM, W12
0x1E2E	0x8049EB  	MOV	_INT_ACCEL_X_FSM, W11
0x1E30	0x2A067A  	MOV	#lo_addr(_ID_FSM_ACCEL2), W10
0x1E32	0xF80C68  	PUSH	_STATUS_ACCEL_FSM
0x1E34	0x07F8B2  	RCALL	_Write_UART_UDATA
0x1E36	0xB1002F  	SUB	#2, W15
;CT02_III.c,691 :: 		Write_UART_UDATA(ID_FSM_GPIO1, GPIN0_FSM, GPIN1_FSM, GPIN2_FSM, GPIN3_FSM);
0x1E38	0x8062CD  	MOV	_GPIN2_FSM, W13
0x1E3A	0x80630C  	MOV	_GPIN1_FSM, W12
0x1E3C	0x804A6B  	MOV	_GPIN0_FSM, W11
0x1E3E	0x2A062A  	MOV	#lo_addr(_ID_FSM_GPIO1), W10
0x1E40	0xF80C56  	PUSH	_GPIN3_FSM
0x1E42	0x07F8AB  	RCALL	_Write_UART_UDATA
0x1E44	0xB1002F  	SUB	#2, W15
;CT02_III.c,692 :: 		Write_UART_UDATA(ID_FSM_GPIO2, GPIN4_FSM, GPIN5_FSM, GPIN6_FSM, BOTAO_1_2_FSM);
0x1E46	0x8049DD  	MOV	_GPIN6_FSM, W13
0x1E48	0x804A2C  	MOV	_GPIN5_FSM, W12
0x1E4A	0x804A5B  	MOV	_GPIN4_FSM, W11
0x1E4C	0x2A071A  	MOV	#lo_addr(_ID_FSM_GPIO2), W10
0x1E4E	0xF80938  	PUSH	_BOTAO_1_2_FSM
0x1E50	0x07F8A4  	RCALL	_Write_UART_UDATA
0x1E52	0xB1002F  	SUB	#2, W15
;CT02_III.c,693 :: 		Write_UART_UDATA(ID_LSM_ELET_1, ICAN_BUS_LSM, GPIN0_LSM, GPIN1_LSM, GPIN2_LSM);
0x1E54	0x8045CD  	MOV	_GPIN1_LSM, W13
0x1E56	0x8045DC  	MOV	_GPIN0_LSM, W12
0x1E58	0x8045AB  	MOV	_ICAN_BUS_LSM, W11
0x1E5A	0x2A080A  	MOV	#lo_addr(_ID_LSM_ELET_1), W10
0x1E5C	0xF808B6  	PUSH	_GPIN2_LSM
0x1E5E	0x07F89D  	RCALL	_Write_UART_UDATA
0x1E60	0xB1002F  	SUB	#2, W15
;CT02_III.c,694 :: 		Write_UART_UDATA(ID_LSM_ELET_2, GPIN3_LSM, GPIN4_LSM, GPIN5_LSM, DIG1_LSM);
0x1E62	0x8044CD  	MOV	_GPIN5_LSM, W13
0x1E64	0x8044DC  	MOV	_GPIN4_LSM, W12
0x1E66	0x80452B  	MOV	_GPIN3_LSM, W11
0x1E68	0x2A07BA  	MOV	#lo_addr(_ID_LSM_ELET_2), W10
0x1E6A	0xF80896  	PUSH	_DIG1_LSM
0x1E6C	0x07F896  	RCALL	_Write_UART_UDATA
0x1E6E	0xB1002F  	SUB	#2, W15
;CT02_III.c,695 :: 		Write_UART_UDATA(ID_LSM_PGA_1, PGA0_LSM, PGA1_LSM, PGA2_LSM, PGA3_LSM);
0x1E70	0x80450D  	MOV	_PGA2_LSM, W13
0x1E72	0x80451C  	MOV	_PGA1_LSM, W12
0x1E74	0x8044EB  	MOV	_PGA0_LSM, W11
0x1E76	0x2A076A  	MOV	#lo_addr(_ID_LSM_PGA_1), W10
0x1E78	0xF8089E  	PUSH	_PGA3_LSM
0x1E7A	0x07F88F  	RCALL	_Write_UART_UDATA
0x1E7C	0xB1002F  	SUB	#2, W15
;CT02_III.c,696 :: 		Write_UART_UDATA(ID_LSM_PGA_2, PGA5_LSM, PGA6_LSM, PGA_0123_GAIN_LSM, PGA_45_GAIN_LSM);
0x1E7E	0x804A3D  	MOV	_PGA_0123_GAIN_LSM, W13
0x1E80	0x8062AC  	MOV	_PGA6_LSM, W12
0x1E82	0x804A4B  	MOV	_PGA5_LSM, W11
0x1E84	0x2A04EA  	MOV	#lo_addr(_ID_LSM_PGA_2), W10
0x1E86	0x2080F0  	MOV	#lo_addr(_PGA_45_Gain_LSM), W0
0x1E88	0xFB8010  	ZE	[W0], W0
0x1E8A	0x781F80  	PUSH	W0
0x1E8C	0x07F886  	RCALL	_Write_UART_UDATA
0x1E8E	0xB1002F  	SUB	#2, W15
;CT02_III.c,702 :: 		if(res == 1)
0x1E90	0x8047B0  	MOV	_res, W0
0x1E92	0xE10061  	CP	W0, #1
0x1E94	0x3A005A  	BRA NZ	L_main39
L__main109:
;CT02_III.c,704 :: 		UART1_Write_Text(ID_GPS_1);
0x1E96	0x2A049A  	MOV	#lo_addr(_ID_GPS_1), W10
0x1E98	0x07F7CA  	RCALL	_UART1_Write_Text
;CT02_III.c,705 :: 		UART1_Write_Text(LATITUDE_INT_GPS);
0x1E9A	0x208C8A  	MOV	#lo_addr(_LATITUDE_INT_GPS), W10
0x1E9C	0x07F7C8  	RCALL	_UART1_Write_Text
;CT02_III.c,706 :: 		UART1_Write(',');
0x1E9E	0x2002CA  	MOV	#44, W10
0x1EA0	0x07F2DF  	RCALL	_UART1_Write
;CT02_III.c,707 :: 		UART1_Write_Text(LATITUDE_FRAC_GPS);
0x1EA2	0x208DCA  	MOV	#lo_addr(_LATITUDE_FRAC_GPS), W10
0x1EA4	0x07F7C4  	RCALL	_UART1_Write_Text
;CT02_III.c,708 :: 		UART1_Write(',');
0x1EA6	0x2002CA  	MOV	#44, W10
0x1EA8	0x07F2DB  	RCALL	_UART1_Write
;CT02_III.c,709 :: 		UART1_Write_Text(LONGITUDE_INT_GPS);
0x1EAA	0x20912A  	MOV	#lo_addr(_LONGITUDE_INT_GPS), W10
0x1EAC	0x07F7C0  	RCALL	_UART1_Write_Text
;CT02_III.c,710 :: 		UART1_Write(',');
0x1EAE	0x2002CA  	MOV	#44, W10
0x1EB0	0x07F2D7  	RCALL	_UART1_Write
;CT02_III.c,711 :: 		UART1_Write_Text(LONGITUDE_FRAC_GPS);
0x1EB2	0x2090CA  	MOV	#lo_addr(_LONGITUDE_FRAC_GPS), W10
0x1EB4	0x07F7BC  	RCALL	_UART1_Write_Text
;CT02_III.c,712 :: 		UART1_Write(';');
0x1EB6	0x2003BA  	MOV	#59, W10
0x1EB8	0x07F2D3  	RCALL	_UART1_Write
;CT02_III.c,713 :: 		UART1_Write(0X0D);
0x1EBA	0x2000DA  	MOV	#13, W10
0x1EBC	0x07F2D1  	RCALL	_UART1_Write
;CT02_III.c,714 :: 		UART1_Write(0X0A);
0x1EBE	0x2000AA  	MOV	#10, W10
0x1EC0	0x07F2CF  	RCALL	_UART1_Write
;CT02_III.c,716 :: 		UART1_Write_Text(ID_GPS_2);
0x1EC2	0x2A053A  	MOV	#lo_addr(_ID_GPS_2), W10
0x1EC4	0x07F7B4  	RCALL	_UART1_Write_Text
;CT02_III.c,717 :: 		UART1_Write_Text(N_S_E_W_GPS);
0x1EC6	0x20906A  	MOV	#lo_addr(_N_S_E_W_GPS), W10
0x1EC8	0x07F7B2  	RCALL	_UART1_Write_Text
;CT02_III.c,718 :: 		UART1_Write(',');
0x1ECA	0x2002CA  	MOV	#44, W10
0x1ECC	0x07F2C9  	RCALL	_UART1_Write
;CT02_III.c,719 :: 		UART1_Write_Text(VEL_X100_GPS);
0x1ECE	0x2091CA  	MOV	#lo_addr(_VEL_X100_GPS), W10
0x1ED0	0x07F7AE  	RCALL	_UART1_Write_Text
;CT02_III.c,720 :: 		UART1_Write(',');
0x1ED2	0x2002CA  	MOV	#44, W10
0x1ED4	0x07F2C5  	RCALL	_UART1_Write
;CT02_III.c,721 :: 		UART1_Write_Text(DIRECAO_X100_GPS);
0x1ED6	0x208EAA  	MOV	#lo_addr(_DIRECAO_X100_GPS), W10
0x1ED8	0x07F7AA  	RCALL	_UART1_Write_Text
;CT02_III.c,722 :: 		UART1_Write(',');
0x1EDA	0x2002CA  	MOV	#44, W10
0x1EDC	0x07F2C1  	RCALL	_UART1_Write
;CT02_III.c,723 :: 		UART1_Write_Text(STATUS_CHECKSUM_GPS);
0x1EDE	0x208F8A  	MOV	#lo_addr(_STATUS_CHECKSUM_GPS), W10
0x1EE0	0x07F7A6  	RCALL	_UART1_Write_Text
;CT02_III.c,724 :: 		UART1_Write(';');
0x1EE2	0x2003BA  	MOV	#59, W10
0x1EE4	0x07F2BD  	RCALL	_UART1_Write
;CT02_III.c,725 :: 		UART1_Write(0X0D);
0x1EE6	0x2000DA  	MOV	#13, W10
0x1EE8	0x07F2BB  	RCALL	_UART1_Write
;CT02_III.c,726 :: 		UART1_Write(0X0A);
0x1EEA	0x2000AA  	MOV	#10, W10
0x1EEC	0x07F2B9  	RCALL	_UART1_Write
;CT02_III.c,740 :: 		UART1_Write_Text(ID_GPS_TIME_1);
0x1EEE	0x2A05DA  	MOV	#lo_addr(_ID_GPS_TIME_1), W10
0x1EF0	0x07F79E  	RCALL	_UART1_Write_Text
;CT02_III.c,741 :: 		UART1_Write_Text(DIA_GPS);
0x1EF2	0x208E2A  	MOV	#lo_addr(_DIA_GPS), W10
0x1EF4	0x07F79C  	RCALL	_UART1_Write_Text
;CT02_III.c,742 :: 		UART1_Write(',');
0x1EF6	0x2002CA  	MOV	#44, W10
0x1EF8	0x07F2B3  	RCALL	_UART1_Write
;CT02_III.c,743 :: 		UART1_Write_Text(MES_GPS);
0x1EFA	0x208F0A  	MOV	#lo_addr(_MES_GPS), W10
0x1EFC	0x07F798  	RCALL	_UART1_Write_Text
;CT02_III.c,744 :: 		UART1_Write(',');
0x1EFE	0x2002CA  	MOV	#44, W10
0x1F00	0x07F2AF  	RCALL	_UART1_Write
;CT02_III.c,745 :: 		UART1_Write_Text(ANO_GPS);
0x1F02	0x208FEA  	MOV	#lo_addr(_ANO_GPS), W10
0x1F04	0x07F794  	RCALL	_UART1_Write_Text
;CT02_III.c,746 :: 		UART1_Write(',');
0x1F06	0x2002CA  	MOV	#44, W10
0x1F08	0x07F2AB  	RCALL	_UART1_Write
;CT02_III.c,747 :: 		UART1_Write_Text(HORA_GPS);
0x1F0A	0x208BCA  	MOV	#lo_addr(_HORA_GPS), W10
0x1F0C	0x07F790  	RCALL	_UART1_Write_Text
;CT02_III.c,748 :: 		UART1_Write(';');
0x1F0E	0x2003BA  	MOV	#59, W10
0x1F10	0x07F2A7  	RCALL	_UART1_Write
;CT02_III.c,749 :: 		UART1_Write(0X0D);
0x1F12	0x2000DA  	MOV	#13, W10
0x1F14	0x07F2A5  	RCALL	_UART1_Write
;CT02_III.c,750 :: 		UART1_Write(0X0A);
0x1F16	0x2000AA  	MOV	#10, W10
0x1F18	0x07F2A3  	RCALL	_UART1_Write
;CT02_III.c,752 :: 		UART1_Write_Text(ID_GPS_TIME_2);
0x1F1A	0x2A058A  	MOV	#lo_addr(_ID_GPS_TIME_2), W10
0x1F1C	0x07F788  	RCALL	_UART1_Write_Text
;CT02_III.c,753 :: 		UART1_Write_Text(MINUTO_GPS);
0x1F1E	0x208C2A  	MOV	#lo_addr(_MINUTO_GPS), W10
0x1F20	0x07F786  	RCALL	_UART1_Write_Text
;CT02_III.c,754 :: 		UART1_Write(',');
0x1F22	0x2002CA  	MOV	#44, W10
0x1F24	0x07F29D  	RCALL	_UART1_Write
;CT02_III.c,755 :: 		UART1_Write_Text(SEGUNDO_GPS);
0x1F26	0x208D4A  	MOV	#lo_addr(_SEGUNDO_GPS), W10
0x1F28	0x07F782  	RCALL	_UART1_Write_Text
;CT02_III.c,756 :: 		UART1_Write(',');
0x1F2A	0x2002CA  	MOV	#44, W10
0x1F2C	0x07F299  	RCALL	_UART1_Write
;CT02_III.c,757 :: 		UART1_Write_Text(MILISEGUNDO_GPS);
0x1F2E	0x208CEA  	MOV	#lo_addr(_MILISEGUNDO_GPS), W10
0x1F30	0x07F77E  	RCALL	_UART1_Write_Text
;CT02_III.c,758 :: 		UART1_Write(',');
0x1F32	0x2002CA  	MOV	#44, W10
0x1F34	0x07F295  	RCALL	_UART1_Write
;CT02_III.c,759 :: 		UART1_Write_Text("00000");
0x1F36	0x20809A  	MOV	#lo_addr(?lstr1_CT02_III), W10
0x1F38	0x07F77A  	RCALL	_UART1_Write_Text
;CT02_III.c,760 :: 		UART1_Write(';');
0x1F3A	0x2003BA  	MOV	#59, W10
0x1F3C	0x07F291  	RCALL	_UART1_Write
;CT02_III.c,761 :: 		UART1_Write(0X0D);
0x1F3E	0x2000DA  	MOV	#13, W10
0x1F40	0x07F28F  	RCALL	_UART1_Write
;CT02_III.c,762 :: 		UART1_Write(0X0A);
0x1F42	0x2000AA  	MOV	#10, W10
0x1F44	0x07F28D  	RCALL	_UART1_Write
;CT02_III.c,765 :: 		res = 0;
0x1F46	0xEF2000  	CLR	W0
0x1F48	0x8847B0  	MOV	W0, _res
;CT02_III.c,766 :: 		}
L_main39:
;CT02_III.c,767 :: 		ready = 0;
0x1F4A	0xEF2000  	CLR	W0
0x1F4C	0x884450  	MOV	W0, _ready
;CT02_III.c,769 :: 		}
L_main28:
;CT02_III.c,772 :: 		}
0x1F4E	0x37FE4D  	BRA	L_main15
;CT02_III.c,773 :: 		}
L_end_main:
L__main_end_loop:
0x1F50	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_InitClock:
;Inicializacoes_FSM.c,23 :: 		void InitClock()
;Inicializacoes_FSM.c,31 :: 		CLKDIV &= 0xFFE0;   //Zera os bits do PLL prescaler que serão modificados
0x1000	0x2FFE01  	MOV	#65504, W1
0x1002	0x207440  	MOV	#lo_addr(CLKDIV), W0
0x1004	0x608810  	AND	W1, [W0], [W0]
;Inicializacoes_FSM.c,32 :: 		CLKDIV |= 0x0003;   //PLL prescaler = N1 = 5
0x1006	0x200031  	MOV	#3, W1
0x1008	0x207440  	MOV	#lo_addr(CLKDIV), W0
0x100A	0x708810  	IOR	W1, [W0], [W0]
;Inicializacoes_FSM.c,33 :: 		PLLFBD = 38;        //PLL multiplier = M = 40
0x100C	0x200260  	MOV	#38, W0
0x100E	0xB7A746  	MOV	WREG, PLLFBD
;Inicializacoes_FSM.c,34 :: 		CLKDIV &= 0xFF3F;   //PLL postscaler = N2 = 2
0x1010	0x2FF3F1  	MOV	#65343, W1
0x1012	0x207440  	MOV	#lo_addr(CLKDIV), W0
0x1014	0x608810  	AND	W1, [W0], [W0]
;Inicializacoes_FSM.c,55 :: 		MOV #0x743, w1         ;note memory address of OSSCONH address
0x1016	0x207431  	MOV	#1859, W1
;Inicializacoes_FSM.c,56 :: 		MOV.B #0b011, w0
0x1018	0xB3C030  	MOV.B	#3, W0
;Inicializacoes_FSM.c,57 :: 		MOV #0x78, w2
0x101A	0x200782  	MOV	#120, W2
;Inicializacoes_FSM.c,58 :: 		MOV #0x9A, w3
0x101C	0x2009A3  	MOV	#154, W3
;Inicializacoes_FSM.c,59 :: 		MOV.B w2, [w1]
0x101E	0x784882  	MOV.B	W2, [W1]
;Inicializacoes_FSM.c,60 :: 		MOV.B w3, [w1]
0x1020	0x784883  	MOV.B	W3, [W1]
;Inicializacoes_FSM.c,61 :: 		MOV.B w0, [w1]
0x1022	0x784880  	MOV.B	W0, [W1]
;Inicializacoes_FSM.c,63 :: 		MOV #0x742, w1         ;note memory address of OSSCONL address
0x1024	0x207421  	MOV	#1858, W1
;Inicializacoes_FSM.c,64 :: 		MOV.B #0x03, w0
0x1026	0xB3C030  	MOV.B	#3, W0
;Inicializacoes_FSM.c,65 :: 		MOV #0x46, w2
0x1028	0x200462  	MOV	#70, W2
;Inicializacoes_FSM.c,66 :: 		MOV #0x57, w3
0x102A	0x200573  	MOV	#87, W3
;Inicializacoes_FSM.c,67 :: 		MOV.B w2, [w1]
0x102C	0x784882  	MOV.B	W2, [W1]
;Inicializacoes_FSM.c,68 :: 		MOV.B w3, [w1]
0x102E	0x784883  	MOV.B	W3, [W1]
;Inicializacoes_FSM.c,69 :: 		MOV.B w0, [w1]
0x1030	0x784880  	MOV.B	W0, [W1]
;Inicializacoes_FSM.c,70 :: 		NOP
0x1032	0x000000  	NOP
;Inicializacoes_FSM.c,71 :: 		NOP
0x1034	0x000000  	NOP
;Inicializacoes_FSM.c,77 :: 		}
L_end_InitClock:
0x1036	0x060000  	RETURN
; end of _InitClock
_InitPorts:
;Inicializacoes_FSM.c,79 :: 		void InitPorts()
;Inicializacoes_FSM.c,82 :: 		AD1PCFGL = 0x01BE;
0x14CA	0x781F8A  	PUSH	W10
0x14CC	0x781F8B  	PUSH	W11
0x14CE	0x781F8C  	PUSH	W12
0x14D0	0x201BE0  	MOV	#446, W0
0x14D2	0xB7A32C  	MOV	WREG, AD1PCFGL
;Inicializacoes_FSM.c,85 :: 		TRISA10_bit = 0;        //Seta o pino do Led como uma saída digital
0x14D4	0xA942C1  	BCLR	TRISA10_bit, #10
;Inicializacoes_FSM.c,86 :: 		TRISA7_bit  = 0;        //Seta o pino do GPteste como como uma saída digital
0x14D6	0xA9E2C0  	BCLR	TRISA7_bit, #7
;Inicializacoes_FSM.c,87 :: 		TRISB2_bit  = 0;        //Seta o pino do AUX como como uma saída digital
0x14D8	0xA942C8  	BCLR	TRISB2_bit, #2
;Inicializacoes_FSM.c,88 :: 		TRISB4_bit  = 1;        //Seta o pino do botão 1 como uma entrada digital
0x14DA	0xA882C8  	BSET	TRISB4_bit, #4
;Inicializacoes_FSM.c,89 :: 		TRISA4_bit  = 1;        //Seta o pino do botão 2 como uma entrada digital
0x14DC	0xA882C0  	BSET	TRISA4_bit, #4
;Inicializacoes_FSM.c,90 :: 		TRISB1_bit  = 1;        //Seta o pino do botão 3 como uma entrada digital
0x14DE	0xA822C8  	BSET	TRISB1_bit, #1
;Inicializacoes_FSM.c,91 :: 		TRISB0_bit  = 1;        //Seta o pino do botão 4 como uma entrada digital
0x14E0	0xA802C8  	BSET	TRISB0_bit, #0
;Inicializacoes_FSM.c,92 :: 		TRISA1_bit  = 1;        //Seta o pino do jumper como uma entrada digital
0x14E2	0xA822C0  	BSET	TRISA1_bit, #1
;Inicializacoes_FSM.c,93 :: 		TRISA2_bit  = 1;        //Clock In
0x14E4	0xA842C0  	BSET	TRISA2_bit, #2
;Inicializacoes_FSM.c,94 :: 		TRISA3_bit  = 0;        //Clock Out
0x14E6	0xA962C0  	BCLR	TRISA3_bit, #3
;Inicializacoes_FSM.c,97 :: 		TRISC0_bit  = 1;        //AN6 - GPIN_0
0x14E8	0xA802D0  	BSET	TRISC0_bit, #0
;Inicializacoes_FSM.c,98 :: 		TRISC1_bit  = 1;        //AN7 - GPIN_1 (Digital para VelFE)
0x14EA	0xA822D0  	BSET	TRISC1_bit, #1
;Inicializacoes_FSM.c,99 :: 		TRISC2_bit  = 1;        //AN8 - GPIN_2 (Digital para VelFD)
0x14EC	0xA842D0  	BSET	TRISC2_bit, #2
;Inicializacoes_FSM.c,100 :: 		TRISB3_bit  = 1;        //AN5 - GPIN_3 (Digital para RPM)
0x14EE	0xA862C8  	BSET	TRISB3_bit, #3
;Inicializacoes_FSM.c,101 :: 		TRISB15_bit = 1;        //AN9 - GPIN_4
0x14F0	0xA8E2C9  	BSET	TRISB15_bit, #15
;Inicializacoes_FSM.c,102 :: 		TRISA0_bit  = 1;        //AN0 - GPIN_6
0x14F2	0xA802C0  	BSET	TRISA0_bit, #0
;Inicializacoes_FSM.c,103 :: 		TRISB14_bit = 1;        //AN12 - Acelerômetro eixo X
0x14F4	0xA8C2C9  	BSET	TRISB14_bit, #14
;Inicializacoes_FSM.c,104 :: 		TRISB12_bit = 1;        //AN10 - Acelerômetro eixo Y
0x14F6	0xA882C9  	BSET	TRISB12_bit, #12
;Inicializacoes_FSM.c,105 :: 		TRISB13_bit = 1;        //AN11 - Acelerômetro eixo Z
0x14F8	0xA8A2C9  	BSET	TRISB13_bit, #13
;Inicializacoes_FSM.c,108 :: 		ADXL_CS_Direction = 0;         //CS - Adxl345
0x14FA	0xA9A2D0  	BCLR	TRISC5_bit, #5
;Inicializacoes_FSM.c,109 :: 		Mmc_Chip_Select_Direction = 0; //CS - Cartão SD
0x14FC	0xA902C9  	BCLR	TRISB8_bit, #8
;Inicializacoes_FSM.c,110 :: 		SPExpanderRST_Direction = 0;   //Reset - Expansor SPI MCP23S17
0x14FE	0xA922C1  	BCLR	TRISA9_bit, #9
;Inicializacoes_FSM.c,111 :: 		SPExpanderCS_Direction = 0;    //ChipSelect - Expansor SPI MCP23S17
0x1500	0xA902C1  	BCLR	TRISA8_bit, #8
;Inicializacoes_FSM.c,112 :: 		TRISB5_bit = 0;                //SPI - SCK
0x1502	0xA9A2C8  	BCLR	TRISB5_bit, #5
;Inicializacoes_FSM.c,113 :: 		TRISB6_bit = 1;                //SPI - SDI
0x1504	0xA8C2C8  	BSET	TRISB6_bit, #6
;Inicializacoes_FSM.c,114 :: 		TRISB7_bit = 0;                //SPI - SDO
0x1506	0xA9E2C8  	BCLR	TRISB7_bit, #7
;Inicializacoes_FSM.c,115 :: 		TRISC8_bit = 0;                //Uart1 - TX  Conectado ao rádio da telemetria
0x1508	0xA902D1  	BCLR	TRISC8_bit, #8
;Inicializacoes_FSM.c,116 :: 		TRISC7_bit = 1;                //Uart1 - RX
0x150A	0xA8E2D0  	BSET	TRISC7_bit, #7
;Inicializacoes_FSM.c,117 :: 		TRISB9_bit = 0;                //Uart2 - TX  Conectado ao GPS
0x150C	0xA922C9  	BCLR	TRISB9_bit, #9
;Inicializacoes_FSM.c,118 :: 		TRISC6_bit = 1;                //Uart2 - RX  Conectado ao GPS
0x150E	0xA8C2D0  	BSET	TRISC6_bit, #6
;Inicializacoes_FSM.c,119 :: 		TRISC3_bit = 0;                //CAN bus TX
0x1510	0xA962D0  	BCLR	TRISC3_bit, #3
;Inicializacoes_FSM.c,120 :: 		TRISC4_bit = 1;                //CAN bus RX
0x1512	0xA882D0  	BSET	TRISC4_bit, #4
;Inicializacoes_FSM.c,121 :: 		ADXL_CS = 1;
0x1514	0xA8A2D4  	BSET	LATC5_bit, #5
;Inicializacoes_FSM.c,124 :: 		Unlock_IOLOCK();
0x1516	0x07FAD6  	RCALL	_Unlock_IOLOCK
;Inicializacoes_FSM.c,125 :: 		PPS_Mapping(5, _OUTPUT, _SCK1OUT); //Configura o pino 41 como saída do clock do SPI1
0x1518	0xB3C08C  	MOV.B	#8, W12
0x151A	0xEF2016  	CLR	W11
0x151C	0xB3C05A  	MOV.B	#5, W10
0x151E	0x07FB03  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,126 :: 		PPS_Mapping(6, _INPUT, _SDI1);     //Configura o pino 42 como entrada serial do SPI1
0x1520	0xB3C0FC  	MOV.B	#15, W12
0x1522	0xB3C01B  	MOV.B	#1, W11
0x1524	0xB3C06A  	MOV.B	#6, W10
0x1526	0x07FAFF  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,127 :: 		PPS_Mapping(7, _OUTPUT, _SDO1);    //Configura o pino 43 como saída serial do SPI1
0x1528	0xB3C07C  	MOV.B	#7, W12
0x152A	0xEF2016  	CLR	W11
0x152C	0xB3C07A  	MOV.B	#7, W10
0x152E	0x07FAFB  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,128 :: 		PPS_Mapping(24, _OUTPUT, _U1TX);   //Configura o pino 4 como TX da UART1
0x1530	0xB3C03C  	MOV.B	#3, W12
0x1532	0xEF2016  	CLR	W11
0x1534	0xB3C18A  	MOV.B	#24, W10
0x1536	0x07FAF7  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,129 :: 		PPS_Mapping(23, _INPUT, _U1RX);    //Configura o pino 3 como RX da UART1
0x1538	0xB3C0BC  	MOV.B	#11, W12
0x153A	0xB3C01B  	MOV.B	#1, W11
0x153C	0xB3C17A  	MOV.B	#23, W10
0x153E	0x07FAF3  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,130 :: 		PPS_Mapping(9, _OUTPUT, _U2TX);    //Configura o pino 1 como TX da UART2
0x1540	0xB3C05C  	MOV.B	#5, W12
0x1542	0xEF2016  	CLR	W11
0x1544	0xB3C09A  	MOV.B	#9, W10
0x1546	0x07FAEF  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,131 :: 		PPS_Mapping(22, _INPUT, _U2RX);    //Configura o pino 2 como RX da UART2
0x1548	0xB3C0DC  	MOV.B	#13, W12
0x154A	0xB3C01B  	MOV.B	#1, W11
0x154C	0xB3C16A  	MOV.B	#22, W10
0x154E	0x07FAEB  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,132 :: 		PPS_Mapping(19, _OUTPUT, _C1TX);   //Configura o pino 36 como TX do CAN
0x1550	0xB3C10C  	MOV.B	#16, W12
0x1552	0xEF2016  	CLR	W11
0x1554	0xB3C13A  	MOV.B	#19, W10
0x1556	0x07FAE7  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,133 :: 		PPS_Mapping(20, _INPUT, _CIRX);    //Configura o pino 37 como RX do CAN
0x1558	0xB3C18C  	MOV.B	#24, W12
0x155A	0xB3C01B  	MOV.B	#1, W11
0x155C	0xB3C14A  	MOV.B	#20, W10
0x155E	0x07FAE3  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,134 :: 		PPS_Mapping(17, _INPUT, _IC1);     //Configura o pino 26 (GPIN1) como Entrada do Input Capture 1 (Velocidade Roda)
0x1560	0xB3C06C  	MOV.B	#6, W12
0x1562	0xB3C01B  	MOV.B	#1, W11
0x1564	0xB3C11A  	MOV.B	#17, W10
0x1566	0x07FADF  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,135 :: 		PPS_Mapping(18, _INPUT, _IC2);     //Configura o pino 27 (GPIN2) como Entrada do Input Capture 2 (Velocidade Roda)
0x1568	0xB3C07C  	MOV.B	#7, W12
0x156A	0xB3C01B  	MOV.B	#1, W11
0x156C	0xB3C12A  	MOV.B	#18, W10
0x156E	0x07FADB  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,136 :: 		PPS_Mapping(3, _INPUT, _IC7);     //Configura o pino 24 (GPIN3) como Entrada do Input Capture 7   (Rotação)
0x1570	0xB3C08C  	MOV.B	#8, W12
0x1572	0xB3C01B  	MOV.B	#1, W11
0x1574	0xB3C03A  	MOV.B	#3, W10
0x1576	0x07FAD7  	RCALL	_PPS_Mapping
;Inicializacoes_FSM.c,137 :: 		Lock_IOLOCK();
0x1578	0x07F653  	RCALL	_Lock_IOLOCK
;Inicializacoes_FSM.c,138 :: 		}
L_end_InitPorts:
0x157A	0x78064F  	POP	W12
0x157C	0x7805CF  	POP	W11
0x157E	0x78054F  	POP	W10
0x1580	0x060000  	RETURN
; end of _InitPorts
_Unlock_IOLOCK:
0x0AC4	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,99 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,100 :: 		
0x0AC6	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,101 :: 		
0x0AC8	0x200462  	MOV	#70, W2
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,102 :: 		
0x0ACA	0x200573  	MOV	#87, W3
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,104 :: 		
0x0ACC	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,105 :: 		
0x0ACE	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,107 :: 		
0x0AD0	0xA9C742  	BCLR	IOLOCK_bit, #6
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,108 :: 		
L_end_Unlock_IOLOCK:
0x0AD2	0xFA8000  	ULNK
0x0AD4	0x060000  	RETURN
; end of _Unlock_IOLOCK
_PPS_Mapping:
0x0B26	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,276 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,277 :: 		
0x0B28	0x781F8D  	PUSH	W13
0x0B2A	0x20001D  	MOV	#1, W13
0x0B2C	0x07FCB1  	RCALL	__Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,278 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,277 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,278 :: 		
L_end_PPS_Mapping:
0x0B2E	0x7806CF  	POP	W13
0x0B30	0xFA8000  	ULNK
0x0B32	0x060000  	RETURN
; end of _PPS_Mapping
__Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping:
0x0490	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,151 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,154 :: 		
0x0492	0xE15479  	CP.B	W10, #25
0x0494	0x360002  	BRA LEU	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping0
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping93:
0x0496	0xEF2000  	CLR	W0
0x0498	0x3701C9  	BRA	L_end__PPS_Mapping
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping0:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,157 :: 		
0x049A	0xE15C60  	CP.B	W11, #0
0x049C	0x3A0089  	BRA NZ	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping1
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping94:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,158 :: 		
0x049E	0xE2001A  	CP0	W13
0x04A0	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping2
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping95:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,159 :: 		
0x04A2	0x070310  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping2:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,162 :: 		
0x04A4	0x37004E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping3
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,163 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping5:
0x04A6	0x206C00  	MOV	#lo_addr(RPOR0), W0
0x04A8	0x78480C  	MOV.B	W12, [W0]
0x04AA	0x37007F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,164 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping6:
0x04AC	0x206C10  	MOV	#lo_addr(RPOR0+1), W0
0x04AE	0x78480C  	MOV.B	W12, [W0]
0x04B0	0x37007C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,165 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping7:
0x04B2	0x206C20  	MOV	#lo_addr(RPOR1), W0
0x04B4	0x78480C  	MOV.B	W12, [W0]
0x04B6	0x370079  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,166 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping8:
0x04B8	0x206C30  	MOV	#lo_addr(RPOR1+1), W0
0x04BA	0x78480C  	MOV.B	W12, [W0]
0x04BC	0x370076  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,167 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping9:
0x04BE	0x206C40  	MOV	#lo_addr(RPOR2), W0
0x04C0	0x78480C  	MOV.B	W12, [W0]
0x04C2	0x370073  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,168 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping10:
0x04C4	0x206C50  	MOV	#lo_addr(RPOR2+1), W0
0x04C6	0x78480C  	MOV.B	W12, [W0]
0x04C8	0x370070  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,169 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping11:
0x04CA	0x206C60  	MOV	#lo_addr(RPOR3), W0
0x04CC	0x78480C  	MOV.B	W12, [W0]
0x04CE	0x37006D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,170 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping12:
0x04D0	0x206C70  	MOV	#lo_addr(RPOR3+1), W0
0x04D2	0x78480C  	MOV.B	W12, [W0]
0x04D4	0x37006A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,171 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping13:
0x04D6	0x206C80  	MOV	#lo_addr(RPOR4), W0
0x04D8	0x78480C  	MOV.B	W12, [W0]
0x04DA	0x370067  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,172 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping14:
0x04DC	0x206C90  	MOV	#lo_addr(RPOR4+1), W0
0x04DE	0x78480C  	MOV.B	W12, [W0]
0x04E0	0x370064  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,173 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping15:
0x04E2	0x206CA0  	MOV	#lo_addr(RPOR5), W0
0x04E4	0x78480C  	MOV.B	W12, [W0]
0x04E6	0x370061  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,174 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping16:
0x04E8	0x206CB0  	MOV	#lo_addr(RPOR5+1), W0
0x04EA	0x78480C  	MOV.B	W12, [W0]
0x04EC	0x37005E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,175 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping17:
0x04EE	0x206CC0  	MOV	#lo_addr(RPOR6), W0
0x04F0	0x78480C  	MOV.B	W12, [W0]
0x04F2	0x37005B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,176 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping18:
0x04F4	0x206CD0  	MOV	#lo_addr(RPOR6+1), W0
0x04F6	0x78480C  	MOV.B	W12, [W0]
0x04F8	0x370058  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,177 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping19:
0x04FA	0x206CE0  	MOV	#lo_addr(RPOR7), W0
0x04FC	0x78480C  	MOV.B	W12, [W0]
0x04FE	0x370055  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,178 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping20:
0x0500	0x206CF0  	MOV	#lo_addr(RPOR7+1), W0
0x0502	0x78480C  	MOV.B	W12, [W0]
0x0504	0x370052  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,179 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping21:
0x0506	0x206D00  	MOV	#lo_addr(RPOR8), W0
0x0508	0x78480C  	MOV.B	W12, [W0]
0x050A	0x37004F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,180 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping22:
0x050C	0x206D10  	MOV	#lo_addr(RPOR8+1), W0
0x050E	0x78480C  	MOV.B	W12, [W0]
0x0510	0x37004C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,181 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping23:
0x0512	0x206D20  	MOV	#lo_addr(RPOR9), W0
0x0514	0x78480C  	MOV.B	W12, [W0]
0x0516	0x370049  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,182 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping24:
0x0518	0x206D30  	MOV	#lo_addr(RPOR9+1), W0
0x051A	0x78480C  	MOV.B	W12, [W0]
0x051C	0x370046  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,183 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping25:
0x051E	0x206D40  	MOV	#lo_addr(RPOR10), W0
0x0520	0x78480C  	MOV.B	W12, [W0]
0x0522	0x370043  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,184 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping26:
0x0524	0x206D50  	MOV	#lo_addr(RPOR10+1), W0
0x0526	0x78480C  	MOV.B	W12, [W0]
0x0528	0x370040  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,185 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping27:
0x052A	0x206D60  	MOV	#lo_addr(RPOR11), W0
0x052C	0x78480C  	MOV.B	W12, [W0]
0x052E	0x37003D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,186 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping28:
0x0530	0x206D70  	MOV	#lo_addr(RPOR11+1), W0
0x0532	0x78480C  	MOV.B	W12, [W0]
0x0534	0x37003A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,187 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping29:
0x0536	0x206D80  	MOV	#lo_addr(RPOR12), W0
0x0538	0x78480C  	MOV.B	W12, [W0]
0x053A	0x370037  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,188 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping30:
0x053C	0x206D90  	MOV	#lo_addr(RPOR12+1), W0
0x053E	0x78480C  	MOV.B	W12, [W0]
0x0540	0x370034  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,189 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping3:
0x0542	0xE15460  	CP.B	W10, #0
0x0544	0x32FFB0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping5
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping96:
0x0546	0xE15461  	CP.B	W10, #1
0x0548	0x32FFB1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping6
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping97:
0x054A	0xE15462  	CP.B	W10, #2
0x054C	0x32FFB2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping7
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping98:
0x054E	0xE15463  	CP.B	W10, #3
0x0550	0x32FFB3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping8
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping99:
0x0552	0xE15464  	CP.B	W10, #4
0x0554	0x32FFB4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping9
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping100:
0x0556	0xE15465  	CP.B	W10, #5
0x0558	0x32FFB5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping10
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping101:
0x055A	0xE15466  	CP.B	W10, #6
0x055C	0x32FFB6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping11
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping102:
0x055E	0xE15467  	CP.B	W10, #7
0x0560	0x32FFB7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping12
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping103:
0x0562	0xE15468  	CP.B	W10, #8
0x0564	0x32FFB8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping13
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping104:
0x0566	0xE15469  	CP.B	W10, #9
0x0568	0x32FFB9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping14
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping105:
0x056A	0xE1546A  	CP.B	W10, #10
0x056C	0x32FFBA  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping15
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping106:
0x056E	0xE1546B  	CP.B	W10, #11
0x0570	0x32FFBB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping16
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping107:
0x0572	0xE1546C  	CP.B	W10, #12
0x0574	0x32FFBC  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping17
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping108:
0x0576	0xE1546D  	CP.B	W10, #13
0x0578	0x32FFBD  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping18
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping109:
0x057A	0xE1546E  	CP.B	W10, #14
0x057C	0x32FFBE  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping19
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping110:
0x057E	0xE1546F  	CP.B	W10, #15
0x0580	0x32FFBF  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping20
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping111:
0x0582	0xE15470  	CP.B	W10, #16
0x0584	0x32FFC0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping21
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping112:
0x0586	0xE15471  	CP.B	W10, #17
0x0588	0x32FFC1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping22
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping113:
0x058A	0xE15472  	CP.B	W10, #18
0x058C	0x32FFC2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping23
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping114:
0x058E	0xE15473  	CP.B	W10, #19
0x0590	0x32FFC3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping24
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping115:
0x0592	0xE15474  	CP.B	W10, #20
0x0594	0x32FFC4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping25
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping116:
0x0596	0xE15475  	CP.B	W10, #21
0x0598	0x32FFC5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping26
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping117:
0x059A	0xE15476  	CP.B	W10, #22
0x059C	0x32FFC6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping27
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping118:
0x059E	0xE15477  	CP.B	W10, #23
0x05A0	0x32FFC7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping28
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping119:
0x05A2	0xE15478  	CP.B	W10, #24
0x05A4	0x32FFC8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping29
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping120:
0x05A6	0xE15479  	CP.B	W10, #25
0x05A8	0x32FFC9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping30
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping121:
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,190 :: 		
0x05AA	0xE2001A  	CP0	W13
0x05AC	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping31
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping122:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,191 :: 		
0x05AE	0x07FE38  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping31:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,192 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping1:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,194 :: 		
0x05B0	0xE15C61  	CP.B	W11, #1
0x05B2	0x3A0084  	BRA NZ	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping32
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping123:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,195 :: 		
0x05B4	0xE2001A  	CP0	W13
0x05B6	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping33
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping124:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,196 :: 		
0x05B8	0x070285  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping33:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,197 :: 		
0x05BA	0x37004B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping34
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,199 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping36:
0x05BC	0x206810  	MOV	#lo_addr(RPINR0+1), W0
0x05BE	0x78480A  	MOV.B	W10, [W0]
0x05C0	0x37007A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,200 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping37:
0x05C2	0x206820  	MOV	#lo_addr(RPINR1), W0
0x05C4	0x78480A  	MOV.B	W10, [W0]
0x05C6	0x370077  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,201 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping38:
0x05C8	0x206860  	MOV	#lo_addr(RPINR3), W0
0x05CA	0x78480A  	MOV.B	W10, [W0]
0x05CC	0x370074  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,202 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping39:
0x05CE	0x206870  	MOV	#lo_addr(RPINR3+1), W0
0x05D0	0x78480A  	MOV.B	W10, [W0]
0x05D2	0x370071  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,203 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping40:
0x05D4	0x206880  	MOV	#lo_addr(RPINR4), W0
0x05D6	0x78480A  	MOV.B	W10, [W0]
0x05D8	0x37006E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,204 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping41:
0x05DA	0x206890  	MOV	#lo_addr(RPINR4+1), W0
0x05DC	0x78480A  	MOV.B	W10, [W0]
0x05DE	0x37006B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,205 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping42:
0x05E0	0x2068E0  	MOV	#lo_addr(RPINR7), W0
0x05E2	0x78480A  	MOV.B	W10, [W0]
0x05E4	0x370068  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,206 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping43:
0x05E6	0x2068F0  	MOV	#lo_addr(RPINR7+1), W0
0x05E8	0x78480A  	MOV.B	W10, [W0]
0x05EA	0x370065  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,207 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping44:
0x05EC	0x206940  	MOV	#lo_addr(RPINR10), W0
0x05EE	0x78480A  	MOV.B	W10, [W0]
0x05F0	0x370062  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,208 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping45:
0x05F2	0x206950  	MOV	#lo_addr(RPINR10+1), W0
0x05F4	0x78480A  	MOV.B	W10, [W0]
0x05F6	0x37005F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,209 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping46:
0x05F8	0x206960  	MOV	#lo_addr(RPINR11), W0
0x05FA	0x78480A  	MOV.B	W10, [W0]
0x05FC	0x37005C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,210 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping47:
0x05FE	0x206A40  	MOV	#lo_addr(RPINR18), W0
0x0600	0x78480A  	MOV.B	W10, [W0]
0x0602	0x370059  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,211 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping48:
0x0604	0x206A50  	MOV	#lo_addr(RPINR18+1), W0
0x0606	0x78480A  	MOV.B	W10, [W0]
0x0608	0x370056  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,212 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping49:
0x060A	0x206A60  	MOV	#lo_addr(RPINR19), W0
0x060C	0x78480A  	MOV.B	W10, [W0]
0x060E	0x370053  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,213 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping50:
0x0610	0x206A70  	MOV	#lo_addr(RPINR19+1), W0
0x0612	0x78480A  	MOV.B	W10, [W0]
0x0614	0x370050  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,214 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping51:
0x0616	0x206A80  	MOV	#lo_addr(RPINR20), W0
0x0618	0x78480A  	MOV.B	W10, [W0]
0x061A	0x37004D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,215 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping52:
0x061C	0x206A90  	MOV	#lo_addr(RPINR20+1), W0
0x061E	0x78480A  	MOV.B	W10, [W0]
0x0620	0x37004A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,216 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping53:
0x0622	0x206AA0  	MOV	#lo_addr(RPINR21), W0
0x0624	0x78480A  	MOV.B	W10, [W0]
0x0626	0x370047  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,217 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping54:
0x0628	0x206AC0  	MOV	#lo_addr(RPINR22), W0
0x062A	0x78480A  	MOV.B	W10, [W0]
0x062C	0x370044  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,218 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping55:
0x062E	0x206AD0  	MOV	#lo_addr(RPINR22+1), W0
0x0630	0x78480A  	MOV.B	W10, [W0]
0x0632	0x370041  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,219 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping56:
0x0634	0x206AE0  	MOV	#lo_addr(RPINR23), W0
0x0636	0x78480A  	MOV.B	W10, [W0]
0x0638	0x37003E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,220 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping57:
0x063A	0x206B00  	MOV	#lo_addr(RPINR24), W0
0x063C	0x78480A  	MOV.B	W10, [W0]
0x063E	0x37003B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,221 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping58:
0x0640	0x206B10  	MOV	#lo_addr(RPINR24+1), W0
0x0642	0x78480A  	MOV.B	W10, [W0]
0x0644	0x370038  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,222 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping59:
0x0646	0x206B20  	MOV	#lo_addr(RPINR25), W0
0x0648	0x78480A  	MOV.B	W10, [W0]
0x064A	0x370035  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,224 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping60:
0x064C	0x206B40  	MOV	#lo_addr(RPINR26), W0
0x064E	0x78480A  	MOV.B	W10, [W0]
0x0650	0x370032  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,226 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping34:
0x0652	0xE16460  	CP.B	W12, #0
0x0654	0x32FFB3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping36
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping125:
0x0656	0xE16461  	CP.B	W12, #1
0x0658	0x32FFB4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping37
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping126:
0x065A	0xE16462  	CP.B	W12, #2
0x065C	0x32FFB5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping38
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping127:
0x065E	0xE16463  	CP.B	W12, #3
0x0660	0x32FFB6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping39
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping128:
0x0662	0xE16464  	CP.B	W12, #4
0x0664	0x32FFB7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping40
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping129:
0x0666	0xE16465  	CP.B	W12, #5
0x0668	0x32FFB8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping41
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping130:
0x066A	0xE16466  	CP.B	W12, #6
0x066C	0x32FFB9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping42
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping131:
0x066E	0xE16467  	CP.B	W12, #7
0x0670	0x32FFBA  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping43
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping132:
0x0672	0xE16468  	CP.B	W12, #8
0x0674	0x32FFBB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping44
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping133:
0x0676	0xE16469  	CP.B	W12, #9
0x0678	0x32FFBC  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping45
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping134:
0x067A	0xE1646A  	CP.B	W12, #10
0x067C	0x32FFBD  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping46
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping135:
0x067E	0xE1646B  	CP.B	W12, #11
0x0680	0x32FFBE  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping47
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping136:
0x0682	0xE1646C  	CP.B	W12, #12
0x0684	0x32FFBF  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping48
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping137:
0x0686	0xE1646D  	CP.B	W12, #13
0x0688	0x32FFC0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping49
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping138:
0x068A	0xE1646E  	CP.B	W12, #14
0x068C	0x32FFC1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping50
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping139:
0x068E	0xE1646F  	CP.B	W12, #15
0x0690	0x32FFC2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping51
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping140:
0x0692	0xE16470  	CP.B	W12, #16
0x0694	0x32FFC3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping52
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping141:
0x0696	0xE16471  	CP.B	W12, #17
0x0698	0x32FFC4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping53
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping142:
0x069A	0xE16472  	CP.B	W12, #18
0x069C	0x32FFC5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping54
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping143:
0x069E	0xE16473  	CP.B	W12, #19
0x06A0	0x32FFC6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping55
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping144:
0x06A2	0xE16474  	CP.B	W12, #20
0x06A4	0x32FFC7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping56
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping145:
0x06A6	0xE16475  	CP.B	W12, #21
0x06A8	0x32FFC8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping57
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping146:
0x06AA	0xE16476  	CP.B	W12, #22
0x06AC	0x32FFC9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping58
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping147:
0x06AE	0xE16477  	CP.B	W12, #23
0x06B0	0x32FFCA  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping59
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping148:
0x06B2	0xE16478  	CP.B	W12, #24
0x06B4	0x32FFCB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping60
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping149:
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,227 :: 		
0x06B6	0xE2001A  	CP0	W13
0x06B8	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping61
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping150:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,228 :: 		
0x06BA	0x07FDB2  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping61:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,229 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping32:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,242 :: 		
0x06BC	0x370082  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping62
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,244 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping64:
0x06BE	0xAE0016  	BTSS	W11, #0
0x06C0	0xA902C8  	BCLR	TRISB0_bit, #0
0x06C2	0xAF0016  	BTSC	W11, #0
0x06C4	0xA802C8  	BSET	TRISB0_bit, #0
0x06C6	0x3700B1  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,245 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping65:
0x06C8	0xAE0016  	BTSS	W11, #0
0x06CA	0xA922C8  	BCLR	TRISB1_bit, #1
0x06CC	0xAF0016  	BTSC	W11, #0
0x06CE	0xA822C8  	BSET	TRISB1_bit, #1
0x06D0	0x3700AC  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,246 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping66:
0x06D2	0xAE0016  	BTSS	W11, #0
0x06D4	0xA942C8  	BCLR	TRISB2_bit, #2
0x06D6	0xAF0016  	BTSC	W11, #0
0x06D8	0xA842C8  	BSET	TRISB2_bit, #2
0x06DA	0x3700A7  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,247 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping67:
0x06DC	0xAE0016  	BTSS	W11, #0
0x06DE	0xA962C8  	BCLR	TRISB3_bit, #3
0x06E0	0xAF0016  	BTSC	W11, #0
0x06E2	0xA862C8  	BSET	TRISB3_bit, #3
0x06E4	0x3700A2  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,248 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping68:
0x06E6	0xAE0016  	BTSS	W11, #0
0x06E8	0xA982C8  	BCLR	TRISB4_bit, #4
0x06EA	0xAF0016  	BTSC	W11, #0
0x06EC	0xA882C8  	BSET	TRISB4_bit, #4
0x06EE	0x37009D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,249 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping69:
0x06F0	0xAE0016  	BTSS	W11, #0
0x06F2	0xA9A2C8  	BCLR	TRISB5_bit, #5
0x06F4	0xAF0016  	BTSC	W11, #0
0x06F6	0xA8A2C8  	BSET	TRISB5_bit, #5
0x06F8	0x370098  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,250 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping70:
0x06FA	0xAE0016  	BTSS	W11, #0
0x06FC	0xA9C2C8  	BCLR	TRISB6_bit, #6
0x06FE	0xAF0016  	BTSC	W11, #0
0x0700	0xA8C2C8  	BSET	TRISB6_bit, #6
0x0702	0x370093  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,251 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping71:
0x0704	0xAE0016  	BTSS	W11, #0
0x0706	0xA9E2C8  	BCLR	TRISB7_bit, #7
0x0708	0xAF0016  	BTSC	W11, #0
0x070A	0xA8E2C8  	BSET	TRISB7_bit, #7
0x070C	0x37008E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,252 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping72:
0x070E	0xAE0016  	BTSS	W11, #0
0x0710	0xA902C9  	BCLR	TRISB8_bit, #8
0x0712	0xAF0016  	BTSC	W11, #0
0x0714	0xA802C9  	BSET	TRISB8_bit, #8
0x0716	0x370089  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,253 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping73:
0x0718	0xAE0016  	BTSS	W11, #0
0x071A	0xA922C9  	BCLR	TRISB9_bit, #9
0x071C	0xAF0016  	BTSC	W11, #0
0x071E	0xA822C9  	BSET	TRISB9_bit, #9
0x0720	0x370084  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,254 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping74:
0x0722	0xAE0016  	BTSS	W11, #0
0x0724	0xA942C9  	BCLR	TRISB10_bit, #10
0x0726	0xAF0016  	BTSC	W11, #0
0x0728	0xA842C9  	BSET	TRISB10_bit, #10
0x072A	0x37007F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,255 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping75:
0x072C	0xAE0016  	BTSS	W11, #0
0x072E	0xA962C9  	BCLR	TRISB11_bit, #11
0x0730	0xAF0016  	BTSC	W11, #0
0x0732	0xA862C9  	BSET	TRISB11_bit, #11
0x0734	0x37007A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,256 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping76:
0x0736	0xAE0016  	BTSS	W11, #0
0x0738	0xA982C9  	BCLR	TRISB12_bit, #12
0x073A	0xAF0016  	BTSC	W11, #0
0x073C	0xA882C9  	BSET	TRISB12_bit, #12
0x073E	0x370075  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,257 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping77:
0x0740	0xAE0016  	BTSS	W11, #0
0x0742	0xA9A2C9  	BCLR	TRISB13_bit, #13
0x0744	0xAF0016  	BTSC	W11, #0
0x0746	0xA8A2C9  	BSET	TRISB13_bit, #13
0x0748	0x370070  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,258 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping78:
0x074A	0xAE0016  	BTSS	W11, #0
0x074C	0xA9C2C9  	BCLR	TRISB14_bit, #14
0x074E	0xAF0016  	BTSC	W11, #0
0x0750	0xA8C2C9  	BSET	TRISB14_bit, #14
0x0752	0x37006B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,259 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping79:
0x0754	0xAE0016  	BTSS	W11, #0
0x0756	0xA9E2C9  	BCLR	TRISB15_bit, #15
0x0758	0xAF0016  	BTSC	W11, #0
0x075A	0xA8E2C9  	BSET	TRISB15_bit, #15
0x075C	0x370066  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,260 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping80:
0x075E	0xAE0016  	BTSS	W11, #0
0x0760	0xA902D0  	BCLR	TRISC0_bit, #0
0x0762	0xAF0016  	BTSC	W11, #0
0x0764	0xA802D0  	BSET	TRISC0_bit, #0
0x0766	0x370061  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,261 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping81:
0x0768	0xAE0016  	BTSS	W11, #0
0x076A	0xA922D0  	BCLR	TRISC1_bit, #1
0x076C	0xAF0016  	BTSC	W11, #0
0x076E	0xA822D0  	BSET	TRISC1_bit, #1
0x0770	0x37005C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,262 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping82:
0x0772	0xAE0016  	BTSS	W11, #0
0x0774	0xA942D0  	BCLR	TRISC2_bit, #2
0x0776	0xAF0016  	BTSC	W11, #0
0x0778	0xA842D0  	BSET	TRISC2_bit, #2
0x077A	0x370057  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,263 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping83:
0x077C	0xAE0016  	BTSS	W11, #0
0x077E	0xA962D0  	BCLR	TRISC3_bit, #3
0x0780	0xAF0016  	BTSC	W11, #0
0x0782	0xA862D0  	BSET	TRISC3_bit, #3
0x0784	0x370052  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,264 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping84:
0x0786	0xAE0016  	BTSS	W11, #0
0x0788	0xA982D0  	BCLR	TRISC4_bit, #4
0x078A	0xAF0016  	BTSC	W11, #0
0x078C	0xA882D0  	BSET	TRISC4_bit, #4
0x078E	0x37004D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,265 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping85:
0x0790	0xAE0016  	BTSS	W11, #0
0x0792	0xA9A2D0  	BCLR	TRISC5_bit, #5
0x0794	0xAF0016  	BTSC	W11, #0
0x0796	0xA8A2D0  	BSET	TRISC5_bit, #5
0x0798	0x370048  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,266 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping86:
0x079A	0xAE0016  	BTSS	W11, #0
0x079C	0xA9C2D0  	BCLR	TRISC6_bit, #6
0x079E	0xAF0016  	BTSC	W11, #0
0x07A0	0xA8C2D0  	BSET	TRISC6_bit, #6
0x07A2	0x370043  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,267 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping87:
0x07A4	0xAE0016  	BTSS	W11, #0
0x07A6	0xA9E2D0  	BCLR	TRISC7_bit, #7
0x07A8	0xAF0016  	BTSC	W11, #0
0x07AA	0xA8E2D0  	BSET	TRISC7_bit, #7
0x07AC	0x37003E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,268 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping88:
0x07AE	0xAE0016  	BTSS	W11, #0
0x07B0	0xA902D1  	BCLR	TRISC8_bit, #8
0x07B2	0xAF0016  	BTSC	W11, #0
0x07B4	0xA802D1  	BSET	TRISC8_bit, #8
0x07B6	0x370039  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,269 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping89:
0x07B8	0xAE0016  	BTSS	W11, #0
0x07BA	0xA922D1  	BCLR	TRISC9_bit, #9
0x07BC	0xAF0016  	BTSC	W11, #0
0x07BE	0xA822D1  	BSET	TRISC9_bit, #9
0x07C0	0x370034  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,271 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping62:
0x07C2	0xE15460  	CP.B	W10, #0
0x07C4	0x32FF7C  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping64
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping151:
0x07C6	0xE15461  	CP.B	W10, #1
0x07C8	0x32FF7F  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping65
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping152:
0x07CA	0xE15462  	CP.B	W10, #2
0x07CC	0x32FF82  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping66
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping153:
0x07CE	0xE15463  	CP.B	W10, #3
0x07D0	0x32FF85  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping67
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping154:
0x07D2	0xE15464  	CP.B	W10, #4
0x07D4	0x32FF88  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping68
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping155:
0x07D6	0xE15465  	CP.B	W10, #5
0x07D8	0x32FF8B  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping69
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping156:
0x07DA	0xE15466  	CP.B	W10, #6
0x07DC	0x32FF8E  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping70
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping157:
0x07DE	0xE15467  	CP.B	W10, #7
0x07E0	0x32FF91  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping71
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping158:
0x07E2	0xE15468  	CP.B	W10, #8
0x07E4	0x32FF94  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping72
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping159:
0x07E6	0xE15469  	CP.B	W10, #9
0x07E8	0x32FF97  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping73
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping160:
0x07EA	0xE1546A  	CP.B	W10, #10
0x07EC	0x32FF9A  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping74
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping161:
0x07EE	0xE1546B  	CP.B	W10, #11
0x07F0	0x32FF9D  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping75
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping162:
0x07F2	0xE1546C  	CP.B	W10, #12
0x07F4	0x32FFA0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping76
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping163:
0x07F6	0xE1546D  	CP.B	W10, #13
0x07F8	0x32FFA3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping77
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping164:
0x07FA	0xE1546E  	CP.B	W10, #14
0x07FC	0x32FFA6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping78
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping165:
0x07FE	0xE1546F  	CP.B	W10, #15
0x0800	0x32FFA9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping79
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping166:
0x0802	0xE15470  	CP.B	W10, #16
0x0804	0x32FFAC  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping80
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping167:
0x0806	0xE15471  	CP.B	W10, #17
0x0808	0x32FFAF  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping81
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping168:
0x080A	0xE15472  	CP.B	W10, #18
0x080C	0x32FFB2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping82
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping169:
0x080E	0xE15473  	CP.B	W10, #19
0x0810	0x32FFB5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping83
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping170:
0x0812	0xE15474  	CP.B	W10, #20
0x0814	0x32FFB8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping84
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping171:
0x0816	0xE15475  	CP.B	W10, #21
0x0818	0x32FFBB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping85
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping172:
0x081A	0xE15476  	CP.B	W10, #22
0x081C	0x32FFBE  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping86
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping173:
0x081E	0xE15477  	CP.B	W10, #23
0x0820	0x32FFC1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping87
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping174:
0x0822	0xE15478  	CP.B	W10, #24
0x0824	0x32FFC4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping88
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping175:
0x0826	0xE15479  	CP.B	W10, #25
0x0828	0x32FFC7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping89
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping176:
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,274 :: 		
0x082A	0x200FF0  	MOV	#255, W0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,275 :: 		
L_end__PPS_Mapping:
0x082C	0xFA8000  	ULNK
0x082E	0x060000  	RETURN
; end of __Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
_Lock_IOLOCK:
0x0220	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,110 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,111 :: 		
0x0222	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,112 :: 		
0x0224	0x200462  	MOV	#70, W2
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,113 :: 		
0x0226	0x200573  	MOV	#87, W3
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,115 :: 		
0x0228	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,116 :: 		
0x022A	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,118 :: 		
0x022C	0xA8C742  	BSET	IOLOCK_bit, #6
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,119 :: 		
L_end_Lock_IOLOCK:
0x022E	0xFA8000  	ULNK
0x0230	0x060000  	RETURN
; end of _Lock_IOLOCK
_InitTimersCapture:
;Inicializacoes_FSM.c,142 :: 		void InitTimersCapture()
;Inicializacoes_FSM.c,145 :: 		IEC0.F3 = 1;                     // Enable Timer1 interrupt
0x1194	0xA86094  	BSET	IEC0, #3
;Inicializacoes_FSM.c,146 :: 		TMR1 = 0xE795;                   // Timer1 starts counting from 57722
0x1196	0x2E7950  	MOV	#59285, W0
0x1198	0xB7A100  	MOV	WREG, TMR1
;Inicializacoes_FSM.c,147 :: 		T1CON.F5 = 1;                    // Set Timer1 Prescaler to 1:256
0x119A	0xA8A104  	BSET	T1CON, #5
;Inicializacoes_FSM.c,148 :: 		T1CON.F4 = 1;
0x119C	0xA88104  	BSET	T1CON, #4
;Inicializacoes_FSM.c,149 :: 		IFS0.F3 = 0;                     // Clear Timer1 interrupt flag
0x119E	0xA96084  	BCLR	IFS0, #3
;Inicializacoes_FSM.c,154 :: 		T1CON.F15 = 1;                   // Start Timer 1*/
0x11A0	0xA8E105  	BSET	T1CON, #15
;Inicializacoes_FSM.c,157 :: 		T5CONbits.TCKPS = 0b01; //1:8 prescaler(Período de 0,2us e estouro em 13,1ms)
0x11A2	0xB3C100  	MOV.B	#16, W0
0x11A4	0x784080  	MOV.B	W0, W1
0x11A6	0x201200  	MOV	#lo_addr(T5CONbits), W0
0x11A8	0x68C090  	XOR.B	W1, [W0], W1
0x11AA	0xB3C300  	MOV.B	#48, W0
0x11AC	0x60C080  	AND.B	W1, W0, W1
0x11AE	0x201200  	MOV	#lo_addr(T5CONbits), W0
0x11B0	0x68C090  	XOR.B	W1, [W0], W1
0x11B2	0x201200  	MOV	#lo_addr(T5CONbits), W0
0x11B4	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,158 :: 		T5CONbits.TCS = 0;      //Clock interno (Fosc/2)
0x11B6	0xA92120  	BCLR	T5CONbits, #1
;Inicializacoes_FSM.c,159 :: 		TMR5 = 0xF447;          //Carregando o Timer 5 para gerar uma interrupção a cada 600us
0x11B8	0x2F4470  	MOV	#62535, W0
0x11BA	0xB7A118  	MOV	WREG, TMR5
;Inicializacoes_FSM.c,160 :: 		T5IE_bit = 1;
0x11BC	0xA88097  	BSET	T5IE_bit, #12
;Inicializacoes_FSM.c,161 :: 		T5IF_bit = 0;
0x11BE	0xA98087  	BCLR	T5IF_bit, #12
;Inicializacoes_FSM.c,162 :: 		T5CONbits.TON = 1;      //Liga o Timer 2
0x11C0	0xA8E121  	BSET	T5CONbits, #15
;Inicializacoes_FSM.c,165 :: 		T2CONbits.TCKPS = 0b11; //1:256 prescaler(Período de 6,4us e estouro em 419ms)
0x11C2	0x201100  	MOV	#lo_addr(T2CONbits), W0
0x11C4	0x784090  	MOV.B	[W0], W1
0x11C6	0xB3C300  	MOV.B	#48, W0
0x11C8	0x70C080  	IOR.B	W1, W0, W1
0x11CA	0x201100  	MOV	#lo_addr(T2CONbits), W0
0x11CC	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,166 :: 		T2CONbits.T32 = 0;      //Funciona como um timer de 16bits
0x11CE	0xA96110  	BCLR	T2CONbits, #3
;Inicializacoes_FSM.c,167 :: 		T2CONbits.TCS = 0;      //Clock interno (Fosc/2)
0x11D0	0xA92110  	BCLR	T2CONbits, #1
;Inicializacoes_FSM.c,168 :: 		T2CONbits.TON = 1;      //Liga o Timer 2
0x11D2	0xA8E111  	BSET	T2CONbits, #15
;Inicializacoes_FSM.c,171 :: 		T3CONbits.TCKPS = 0b10; //1:64 prescaler(Período de 1,6us e estouro em 104ms)
0x11D4	0xB3C200  	MOV.B	#32, W0
0x11D6	0x784080  	MOV.B	W0, W1
0x11D8	0x201120  	MOV	#lo_addr(T3CONbits), W0
0x11DA	0x68C090  	XOR.B	W1, [W0], W1
0x11DC	0xB3C300  	MOV.B	#48, W0
0x11DE	0x60C080  	AND.B	W1, W0, W1
0x11E0	0x201120  	MOV	#lo_addr(T3CONbits), W0
0x11E2	0x68C090  	XOR.B	W1, [W0], W1
0x11E4	0x201120  	MOV	#lo_addr(T3CONbits), W0
0x11E6	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,172 :: 		T3CONbits.TCS = 0;      //Clock interno (Fosc/2)
0x11E8	0xA92112  	BCLR	T3CONbits, #1
;Inicializacoes_FSM.c,173 :: 		T3CONbits.TON = 1;      //Liga o Timer 3
0x11EA	0xA8E113  	BSET	T3CONbits, #15
;Inicializacoes_FSM.c,176 :: 		IC1CONbits.ICM=0b00; // Disable Input Capture 1 module
0x11EC	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x11EE	0x784090  	MOV.B	[W0], W1
0x11F0	0xB3CF80  	MOV.B	#248, W0
0x11F2	0x60C080  	AND.B	W1, W0, W1
0x11F4	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x11F6	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,177 :: 		IC1CONbits.ICTMR= 1; // Select Timer2 as the IC1 Time base
0x11F8	0xA8E142  	BSET	IC1CONbits, #7
;Inicializacoes_FSM.c,178 :: 		IC1CONbits.ICI= 0b01; // Interrupt on every second capture event
0x11FA	0xB3C200  	MOV.B	#32, W0
0x11FC	0x784080  	MOV.B	W0, W1
0x11FE	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x1200	0x68C090  	XOR.B	W1, [W0], W1
0x1202	0xB3C600  	MOV.B	#96, W0
0x1204	0x60C080  	AND.B	W1, W0, W1
0x1206	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x1208	0x68C090  	XOR.B	W1, [W0], W1
0x120A	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x120C	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,179 :: 		IC1CONbits.ICM= 0b011; // Generate capture event on every Rising edge
0x120E	0xB3C030  	MOV.B	#3, W0
0x1210	0x784080  	MOV.B	W0, W1
0x1212	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x1214	0x68C090  	XOR.B	W1, [W0], W1
0x1216	0x60C0E7  	AND.B	W1, #7, W1
0x1218	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x121A	0x68C090  	XOR.B	W1, [W0], W1
0x121C	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x121E	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,182 :: 		IPC0bits.IC1IP = 1; // Setup IC1 interrupt priority level
0x1220	0xB3C100  	MOV.B	#16, W0
0x1222	0x784080  	MOV.B	W0, W1
0x1224	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x1226	0x68C090  	XOR.B	W1, [W0], W1
0x1228	0xB3C700  	MOV.B	#112, W0
0x122A	0x60C080  	AND.B	W1, W0, W1
0x122C	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x122E	0x68C090  	XOR.B	W1, [W0], W1
0x1230	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x1232	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,183 :: 		IFS0bits.IC1IF = 0; // Clear IC1 Interrupt Status Flag
0x1234	0xA92084  	BCLR	IFS0bits, #1
;Inicializacoes_FSM.c,184 :: 		IEC0bits.IC1IE = 1; // Enable IC1 interrupt
0x1236	0xA82094  	BSET	IEC0bits, #1
;Inicializacoes_FSM.c,187 :: 		IC2CONbits.ICM=0b00; // Disable Input Capture 2 module
0x1238	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x123A	0x784090  	MOV.B	[W0], W1
0x123C	0xB3CF80  	MOV.B	#248, W0
0x123E	0x60C080  	AND.B	W1, W0, W1
0x1240	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x1242	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,188 :: 		IC2CONbits.ICTMR= 1; // Select Timer2 as the IC2 Time base
0x1244	0xA8E146  	BSET	IC2CONbits, #7
;Inicializacoes_FSM.c,189 :: 		IC2CONbits.ICI= 0b01; // Interrupt on every second capture event
0x1246	0xB3C200  	MOV.B	#32, W0
0x1248	0x784080  	MOV.B	W0, W1
0x124A	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x124C	0x68C090  	XOR.B	W1, [W0], W1
0x124E	0xB3C600  	MOV.B	#96, W0
0x1250	0x60C080  	AND.B	W1, W0, W1
0x1252	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x1254	0x68C090  	XOR.B	W1, [W0], W1
0x1256	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x1258	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,190 :: 		IC2CONbits.ICM= 0b011; // Generate capture event on every Rising edge
0x125A	0xB3C030  	MOV.B	#3, W0
0x125C	0x784080  	MOV.B	W0, W1
0x125E	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x1260	0x68C090  	XOR.B	W1, [W0], W1
0x1262	0x60C0E7  	AND.B	W1, #7, W1
0x1264	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x1266	0x68C090  	XOR.B	W1, [W0], W1
0x1268	0x201460  	MOV	#lo_addr(IC2CONbits), W0
0x126A	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,193 :: 		IPC1bits.IC2IP = 1; // Setup IC2 interrupt priority level
0x126C	0xB3C100  	MOV.B	#16, W0
0x126E	0x784080  	MOV.B	W0, W1
0x1270	0x200A60  	MOV	#lo_addr(IPC1bits), W0
0x1272	0x68C090  	XOR.B	W1, [W0], W1
0x1274	0xB3C700  	MOV.B	#112, W0
0x1276	0x60C080  	AND.B	W1, W0, W1
0x1278	0x200A60  	MOV	#lo_addr(IPC1bits), W0
0x127A	0x68C090  	XOR.B	W1, [W0], W1
0x127C	0x200A60  	MOV	#lo_addr(IPC1bits), W0
0x127E	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,194 :: 		IFS0bits.IC2IF = 0; // Clear IC2 Interrupt Status Flag
0x1280	0xA9A084  	BCLR	IFS0bits, #5
;Inicializacoes_FSM.c,195 :: 		IEC0bits.IC2IE = 1; // Enable IC2 interrupt
0x1282	0xA8A094  	BSET	IEC0bits, #5
;Inicializacoes_FSM.c,198 :: 		IC7CONbits.ICM=0b00; // Disable Input Capture 7 module
0x1284	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x1286	0x784090  	MOV.B	[W0], W1
0x1288	0xB3CF80  	MOV.B	#248, W0
0x128A	0x60C080  	AND.B	W1, W0, W1
0x128C	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x128E	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,199 :: 		IC7CONbits.ICTMR= 0; // Select Timer3 as the IC7 Time base
0x1290	0xA9E15A  	BCLR	IC7CONbits, #7
;Inicializacoes_FSM.c,200 :: 		IC7CONbits.ICI= 0b01; // Interrupt on every second capture event
0x1292	0xB3C200  	MOV.B	#32, W0
0x1294	0x784080  	MOV.B	W0, W1
0x1296	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x1298	0x68C090  	XOR.B	W1, [W0], W1
0x129A	0xB3C600  	MOV.B	#96, W0
0x129C	0x60C080  	AND.B	W1, W0, W1
0x129E	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x12A0	0x68C090  	XOR.B	W1, [W0], W1
0x12A2	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x12A4	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,201 :: 		IC7CONbits.ICM= 0b011; // Generate capture event on every Rising edge
0x12A6	0xB3C030  	MOV.B	#3, W0
0x12A8	0x784080  	MOV.B	W0, W1
0x12AA	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x12AC	0x68C090  	XOR.B	W1, [W0], W1
0x12AE	0x60C0E7  	AND.B	W1, #7, W1
0x12B0	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x12B2	0x68C090  	XOR.B	W1, [W0], W1
0x12B4	0x2015A0  	MOV	#lo_addr(IC7CONbits), W0
0x12B6	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,204 :: 		IPC5bits.IC7IP = 1; // Setup IC7 interrupt priority level
0x12B8	0x201000  	MOV	#256, W0
0x12BA	0x780080  	MOV	W0, W1
0x12BC	0x200AE0  	MOV	#lo_addr(IPC5bits), W0
0x12BE	0x688090  	XOR	W1, [W0], W1
0x12C0	0x207000  	MOV	#1792, W0
0x12C2	0x608080  	AND	W1, W0, W1
0x12C4	0x200AE0  	MOV	#lo_addr(IPC5bits), W0
0x12C6	0x688090  	XOR	W1, [W0], W1
0x12C8	0x880571  	MOV	W1, IPC5bits
;Inicializacoes_FSM.c,205 :: 		IFS1bits.IC7IF = 0; // Clear IC7 Interrupt Status Flag
0x12CA	0xA9C086  	BCLR	IFS1bits, #6
;Inicializacoes_FSM.c,206 :: 		IEC1bits.IC7IE = 1; // Enable IC7 interrupt
0x12CC	0xA8C096  	BSET	IEC1bits, #6
;Inicializacoes_FSM.c,208 :: 		}
L_end_InitTimersCapture:
0x12CE	0x060000  	RETURN
; end of _InitTimersCapture
_InitCAN:
;CT02_III.c,199 :: 		void InitCAN()
;CT02_III.c,207 :: 		IFS0=0;
0x12D0	0x781F8A  	PUSH	W10
0x12D2	0x781F8B  	PUSH	W11
0x12D4	0x781F8C  	PUSH	W12
0x12D6	0x781F8D  	PUSH	W13
0x12D8	0xEF2084  	CLR	IFS0
;CT02_III.c,208 :: 		IFS1=0;
0x12DA	0xEF2086  	CLR	IFS1
;CT02_III.c,209 :: 		IFS2=0;
0x12DC	0xEF2088  	CLR	IFS2
;CT02_III.c,210 :: 		IFS3=0;
0x12DE	0xEF208A  	CLR	IFS3
;CT02_III.c,211 :: 		IFS4=0;
0x12E0	0xEF208C  	CLR	IFS4
;CT02_III.c,215 :: 		IEC2bits.C1IE   = 1;                       // enable ECAN1 interrupts
0x12E2	0xA86098  	BSET	IEC2bits, #3
;CT02_III.c,217 :: 		C1INTEbits.TBIE = 1;                       // enable ECAN1 tx interrupt
0x12E4	0xA8040C  	BSET.B	C1INTEbits, #0
;CT02_III.c,218 :: 		C1INTEbits.RBIE = 1;                       // enable ECAN1 rx interrupt
0x12E6	0xA8240C  	BSET.B	C1INTEbits, #1
;CT02_III.c,220 :: 		Can_Init_Flags = 0;                              //
0x12E8	0xEF2000  	CLR	W0
0x12EA	0x884490  	MOV	W0, _Can_Init_Flags
;CT02_III.c,221 :: 		Can_Send_Flags = 0;                              // clear flags
0x12EC	0xEF2000  	CLR	W0
0x12EE	0x884480  	MOV	W0, _Can_Send_Flags
;CT02_III.c,222 :: 		Can_Rcv_Flags  = 0;                              //
0x12F0	0xEF2000  	CLR	W0
0x12F2	0x884440  	MOV	W0, _Can_Rcv_Flags
;CT02_III.c,226 :: 		_ECAN_TX_NO_RTR_FRAME;
0x12F4	0x200F40  	MOV	#244, W0
0x12F6	0x884480  	MOV	W0, _Can_Send_Flags
;CT02_III.c,232 :: 		_ECAN_CONFIG_LINE_FILTER_OFF;
0x12F8	0x200F10  	MOV	#241, W0
0x12FA	0x884490  	MOV	W0, _Can_Init_Flags
;CT02_III.c,235 :: 		ECAN1DmaChannelInit(0, 1, &ECAN1RxTxRAMBuffer);  // init dma channel 0 for
0x12FC	0x24000C  	MOV	#16384, W12
0x12FE	0x20001B  	MOV	#1, W11
0x1300	0xEF2014  	CLR	W10
0x1302	0x07FDD3  	RCALL	_ECAN1DmaChannelInit
;CT02_III.c,237 :: 		ECAN1DmaChannelInit(2, 0, &ECAN1RxTxRAMBuffer);  // init dma channel 2 for
0x1304	0x24000C  	MOV	#16384, W12
0x1306	0xEF2016  	CLR	W11
0x1308	0x20002A  	MOV	#2, W10
0x130A	0x07FDCF  	RCALL	_ECAN1DmaChannelInit
;CT02_III.c,240 :: 		ECAN1Initialize(SJW, BRP, PHSEG1, PHSEG2, PROPSEG, Can_Init_Flags);  // initialize ECAN 1Mbps
0x130C	0x20003D  	MOV	#3, W13
0x130E	0x20003C  	MOV	#3, W12
0x1310	0x20004B  	MOV	#4, W11
0x1312	0x20001A  	MOV	#1, W10
0x1314	0xF80892  	PUSH	_Can_Init_Flags
0x1316	0x200010  	MOV	#1, W0
0x1318	0x781F80  	PUSH	W0
0x131A	0x07FDAA  	RCALL	_ECAN1Initialize
0x131C	0xB1004F  	SUB	#4, W15
;CT02_III.c,241 :: 		ECAN1SetBufferSize(ECAN1RAMBUFFERSIZE);          // set number of rx+tx buffers in DMA RAM
0x131E	0x20010A  	MOV	#16, W10
0x1320	0x07FCAC  	RCALL	_ECAN1SetBufferSize
;CT02_III.c,243 :: 		ECAN1SelectTxBuffers(0x0003);                    // select transmit buffers
0x1322	0x20003A  	MOV	#3, W10
0x1324	0x07FD4F  	RCALL	_ECAN1SelectTxBuffers
;CT02_III.c,245 :: 		ECAN1SetOperationMode(_ECAN_MODE_CONFIG,0xFF);   // set CONFIGURATION mode
0x1326	0x200FFB  	MOV	#255, W11
0x1328	0x20004A  	MOV	#4, W10
0x132A	0x07FACF  	RCALL	_ECAN1SetOperationMode
;CT02_III.c,247 :: 		ECAN1SetMask(_ECAN_MASK_0, -1, _ECAN_CONFIG_MATCH_MSG_TYPE & _ECAN_CONFIG_XTD_MSG);         // set all mask1 bits to ones
0x132C	0x200F7D  	MOV	#247, W13
0x132E	0x2FFFFB  	MOV	#65535, W11
0x1330	0x2FFFFC  	MOV	#65535, W12
0x1332	0xEF2014  	CLR	W10
0x1334	0x07FD8D  	RCALL	_ECAN1SetMask
;CT02_III.c,248 :: 		ECAN1SetMask(_ECAN_MASK_1, -1, _ECAN_CONFIG_MATCH_MSG_TYPE & _ECAN_CONFIG_XTD_MSG);         // set all mask2 bits to ones
0x1336	0x200F7D  	MOV	#247, W13
0x1338	0x2FFFFB  	MOV	#65535, W11
0x133A	0x2FFFFC  	MOV	#65535, W12
0x133C	0x20001A  	MOV	#1, W10
0x133E	0x07FD88  	RCALL	_ECAN1SetMask
;CT02_III.c,249 :: 		ECAN1SetMask(_ECAN_MASK_2, -1, _ECAN_CONFIG_MATCH_MSG_TYPE & _ECAN_CONFIG_XTD_MSG);         // set all mask3 bits to ones
0x1340	0x200F7D  	MOV	#247, W13
0x1342	0x2FFFFB  	MOV	#65535, W11
0x1344	0x2FFFFC  	MOV	#65535, W12
0x1346	0x20002A  	MOV	#2, W10
0x1348	0x07FD83  	RCALL	_ECAN1SetMask
;CT02_III.c,250 :: 		ECAN1SetFilter(_ECAN_FILTER_0, LSM_ELET_1, _ECAN_MASK_0, _ECAN_RX_BUFFER_2, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x134A	0xEF201A  	CLR	W13
0x134C	0x207D0B  	MOV	#2000, W11
0x134E	0x20000C  	MOV	#0, W12
0x1350	0xEF2014  	CLR	W10
0x1352	0x200F70  	MOV	#247, W0
0x1354	0x781F80  	PUSH	W0
0x1356	0x200020  	MOV	#2, W0
0x1358	0x781F80  	PUSH	W0
0x135A	0x07FCFA  	RCALL	_ECAN1SetFilter
0x135C	0xB1004F  	SUB	#4, W15
;CT02_III.c,251 :: 		ECAN1SetFilter(_ECAN_FILTER_1, LSM_ELET_2, _ECAN_MASK_0, _ECAN_RX_BUFFER_3, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x135E	0xEF201A  	CLR	W13
0x1360	0x207DAB  	MOV	#2010, W11
0x1362	0x20000C  	MOV	#0, W12
0x1364	0x20001A  	MOV	#1, W10
0x1366	0x200F70  	MOV	#247, W0
0x1368	0x781F80  	PUSH	W0
0x136A	0x200030  	MOV	#3, W0
0x136C	0x781F80  	PUSH	W0
0x136E	0x07FCF0  	RCALL	_ECAN1SetFilter
0x1370	0xB1004F  	SUB	#4, W15
;CT02_III.c,252 :: 		ECAN1SetFilter(_ECAN_FILTER_2, LSM_PGA_1, _ECAN_MASK_0, _ECAN_RX_BUFFER_4, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x1372	0xEF201A  	CLR	W13
0x1374	0x207E4B  	MOV	#2020, W11
0x1376	0x20000C  	MOV	#0, W12
0x1378	0x20002A  	MOV	#2, W10
0x137A	0x200F70  	MOV	#247, W0
0x137C	0x781F80  	PUSH	W0
0x137E	0x200040  	MOV	#4, W0
0x1380	0x781F80  	PUSH	W0
0x1382	0x07FCE6  	RCALL	_ECAN1SetFilter
0x1384	0xB1004F  	SUB	#4, W15
;CT02_III.c,253 :: 		ECAN1SetFilter(_ECAN_FILTER_3, LSM_PGA_2, _ECAN_MASK_0, _ECAN_RX_BUFFER_5, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x1386	0xEF201A  	CLR	W13
0x1388	0x207EEB  	MOV	#2030, W11
0x138A	0x20000C  	MOV	#0, W12
0x138C	0x20003A  	MOV	#3, W10
0x138E	0x200F70  	MOV	#247, W0
0x1390	0x781F80  	PUSH	W0
0x1392	0x200050  	MOV	#5, W0
0x1394	0x781F80  	PUSH	W0
0x1396	0x07FCDC  	RCALL	_ECAN1SetFilter
0x1398	0xB1004F  	SUB	#4, W15
;CT02_III.c,254 :: 		ECAN1SetFilter(_ECAN_FILTER_4, BSM_ANA_1, _ECAN_MASK_0, _ECAN_RX_BUFFER_6, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x139A	0xEF201A  	CLR	W13
0x139C	0x20BB8B  	MOV	#3000, W11
0x139E	0x20000C  	MOV	#0, W12
0x13A0	0x20004A  	MOV	#4, W10
0x13A2	0x200F70  	MOV	#247, W0
0x13A4	0x781F80  	PUSH	W0
0x13A6	0x200060  	MOV	#6, W0
0x13A8	0x781F80  	PUSH	W0
0x13AA	0x07FCD2  	RCALL	_ECAN1SetFilter
0x13AC	0xB1004F  	SUB	#4, W15
;CT02_III.c,255 :: 		ECAN1SetFilter(_ECAN_FILTER_5, BSM_ANA_2, _ECAN_MASK_0, _ECAN_RX_BUFFER_7, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x13AE	0xEF201A  	CLR	W13
0x13B0	0x20BC2B  	MOV	#3010, W11
0x13B2	0x20000C  	MOV	#0, W12
0x13B4	0x20005A  	MOV	#5, W10
0x13B6	0x200F70  	MOV	#247, W0
0x13B8	0x781F80  	PUSH	W0
0x13BA	0x200070  	MOV	#7, W0
0x13BC	0x781F80  	PUSH	W0
0x13BE	0x07FCC8  	RCALL	_ECAN1SetFilter
0x13C0	0xB1004F  	SUB	#4, W15
;CT02_III.c,256 :: 		ECAN1SetFilter(_ECAN_FILTER_6, BSM_ANA_3, _ECAN_MASK_0, _ECAN_RX_BUFFER_8, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x13C2	0xEF201A  	CLR	W13
0x13C4	0x20BD6B  	MOV	#3030, W11
0x13C6	0x20000C  	MOV	#0, W12
0x13C8	0x20006A  	MOV	#6, W10
0x13CA	0x200F70  	MOV	#247, W0
0x13CC	0x781F80  	PUSH	W0
0x13CE	0x200080  	MOV	#8, W0
0x13D0	0x781F80  	PUSH	W0
0x13D2	0x07FCBE  	RCALL	_ECAN1SetFilter
0x13D4	0xB1004F  	SUB	#4, W15
;CT02_III.c,257 :: 		ECAN1SetFilter(_ECAN_FILTER_7, BSM_DIG_1, _ECAN_MASK_0, _ECAN_RX_BUFFER_9, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x13D6	0xEF201A  	CLR	W13
0x13D8	0x20BE0B  	MOV	#3040, W11
0x13DA	0x20000C  	MOV	#0, W12
0x13DC	0x20007A  	MOV	#7, W10
0x13DE	0x200F70  	MOV	#247, W0
0x13E0	0x781F80  	PUSH	W0
0x13E2	0x200090  	MOV	#9, W0
0x13E4	0x781F80  	PUSH	W0
0x13E6	0x07FCB4  	RCALL	_ECAN1SetFilter
0x13E8	0xB1004F  	SUB	#4, W15
;CT02_III.c,258 :: 		ECAN1SetFilter(_ECAN_FILTER_8, BSM_DIG_2, _ECAN_MASK_1, _ECAN_RX_BUFFER_10, _ECAN_CONFIG_XTD_MSG);  // set id of filter10 to 2nd node ID
0x13EA	0x20001D  	MOV	#1, W13
0x13EC	0x20BEAB  	MOV	#3050, W11
0x13EE	0x20000C  	MOV	#0, W12
0x13F0	0x20008A  	MOV	#8, W10
0x13F2	0x200F70  	MOV	#247, W0
0x13F4	0x781F80  	PUSH	W0
0x13F6	0x2000A0  	MOV	#10, W0
0x13F8	0x781F80  	PUSH	W0
0x13FA	0x07FCAA  	RCALL	_ECAN1SetFilter
0x13FC	0xB1004F  	SUB	#4, W15
;CT02_III.c,272 :: 		ECAN1SetOperationMode(_ECAN_MODE_NORMAL, 0xFF);  // set NORMAL mode
0x13FE	0x200FFB  	MOV	#255, W11
0x1400	0xEF2014  	CLR	W10
0x1402	0x07FA63  	RCALL	_ECAN1SetOperationMode
;CT02_III.c,273 :: 		}
L_end_InitCAN:
0x1404	0x7806CF  	POP	W13
0x1406	0x78064F  	POP	W12
0x1408	0x7805CF  	POP	W11
0x140A	0x78054F  	POP	W10
0x140C	0x060000  	RETURN
; end of _InitCAN
_ECAN1DmaChannelInit:
0x0EAA	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,773 :: 		
;__Lib_ECAN_1.c,776 :: 		
0x0EAC	0xE15068  	CP	W10, #8
0x0EAE	0x390002  	BRA LTU	L_ECAN1DmaChannelInit42
L__ECAN1DmaChannelInit113:
;__Lib_ECAN_1.c,777 :: 		
0x0EB0	0x2FFFF0  	MOV	#65535, W0
0x0EB2	0x37002F  	BRA	L_end_ECAN1DmaChannelInit
L_ECAN1DmaChannelInit42:
;__Lib_ECAN_1.c,779 :: 		
0x0EB4	0x240000  	MOV	#16384, W0
0x0EB6	0x560000  	SUB	W12, W0, W0
0x0EB8	0x780600  	MOV	W0, W12
;__Lib_ECAN_1.c,781 :: 		
0x0EBA	0x200060  	MOV	#6, W0
0x0EBC	0xB85000  	MUL.UU	W10, W0, W0
0x0EBE	0xDD00C1  	SL	W0, #1, W1
0x0EC0	0x203800  	MOV	#lo_addr(DMA0CON), W0
0x0EC2	0x400001  	ADD	W0, W1, W0
; ptr start address is: 4 (W2)
0x0EC4	0x780100  	MOV	W0, W2
;__Lib_ECAN_1.c,783 :: 		
0x0EC6	0xA6F010  	BTSS	[W0], #15
0x0EC8	0x370002  	BRA	L_ECAN1DmaChannelInit43
; ptr end address is: 4 (W2)
;__Lib_ECAN_1.c,784 :: 		
0x0ECA	0x200010  	MOV	#1, W0
0x0ECC	0x370022  	BRA	L_end_ECAN1DmaChannelInit
L_ECAN1DmaChannelInit43:
;__Lib_ECAN_1.c,786 :: 		
; ptr start address is: 4 (W2)
0x0ECE	0xEF23E0  	CLR	DMACS0
;__Lib_ECAN_1.c,788 :: 		
0x0ED0	0xE20016  	CP0	W11
0x0ED2	0x32000E  	BRA Z	L_ECAN1DmaChannelInit44
L__ECAN1DmaChannelInit114:
;__Lib_ECAN_1.c,790 :: 		
0x0ED4	0x220200  	MOV	#8224, W0
0x0ED6	0x780900  	MOV	W0, [W2]
;__Lib_ECAN_1.c,795 :: 		
0x0ED8	0x4100E8  	ADD	W2, #8, W1
0x0EDA	0x204420  	MOV	#1090, W0
0x0EDC	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,796 :: 		
0x0EDE	0x4100EA  	ADD	W2, #10, W1
0x0EE0	0x200070  	MOV	#7, W0
0x0EE2	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,797 :: 		
0x0EE4	0x4100E2  	ADD	W2, #2, W1
0x0EE6	0x200460  	MOV	#70, W0
0x0EE8	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,798 :: 		
0x0EEA	0x410064  	ADD	W2, #4, W0
0x0EEC	0x78080C  	MOV	W12, [W0]
;__Lib_ECAN_1.c,799 :: 		
0x0EEE	0x37000D  	BRA	L_ECAN1DmaChannelInit45
L_ECAN1DmaChannelInit44:
;__Lib_ECAN_1.c,802 :: 		
0x0EF0	0x200200  	MOV	#32, W0
0x0EF2	0x780900  	MOV	W0, [W2]
;__Lib_ECAN_1.c,807 :: 		
0x0EF4	0x4100E8  	ADD	W2, #8, W1
0x0EF6	0x204400  	MOV	#1088, W0
0x0EF8	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,808 :: 		
0x0EFA	0x4100EA  	ADD	W2, #10, W1
0x0EFC	0x200070  	MOV	#7, W0
0x0EFE	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,809 :: 		
0x0F00	0x4100E2  	ADD	W2, #2, W1
0x0F02	0x200220  	MOV	#34, W0
0x0F04	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,810 :: 		
0x0F06	0x410064  	ADD	W2, #4, W0
0x0F08	0x78080C  	MOV	W12, [W0]
;__Lib_ECAN_1.c,811 :: 		
L_ECAN1DmaChannelInit45:
;__Lib_ECAN_1.c,813 :: 		
0x0F0A	0x780092  	MOV	[W2], W1
0x0F0C	0x280000  	MOV	#32768, W0
0x0F0E	0x708900  	IOR	W1, W0, [W2]
; ptr end address is: 4 (W2)
;__Lib_ECAN_1.c,815 :: 		
0x0F10	0xEF2000  	CLR	W0
;__Lib_ECAN_1.c,816 :: 		
L_end_ECAN1DmaChannelInit:
0x0F12	0xFA8000  	ULNK
0x0F14	0x060000  	RETURN
; end of _ECAN1DmaChannelInit
_ECAN1Initialize:
0x0E70	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,1313 :: 		
;__Lib_ECAN_1.c,1318 :: 		
0x0E72	0x781F8A  	PUSH	W10
0x0E74	0x781F8B  	PUSH	W11
; PROPSEG start address is: 4 (W2)
0x0E76	0x97B94E  	MOV	[W14-8], W2
; ECAN_CONFIG_FLAGS start address is: 6 (W3)
0x0E78	0x97B9BE  	MOV	[W14-10], W3
0x0E7A	0xEF2430  	CLR	C1TR01CON
;__Lib_ECAN_1.c,1319 :: 		
0x0E7C	0xEF2432  	CLR	C1TR23CON
;__Lib_ECAN_1.c,1320 :: 		
0x0E7E	0xEF2434  	CLR	C1TR45CON
;__Lib_ECAN_1.c,1321 :: 		
0x0E80	0xEF2436  	CLR	C1TR67CON
;__Lib_ECAN_1.c,1325 :: 		
0x0E82	0xA86401  	BSET	C1CTRL1bits, #11
;__Lib_ECAN_1.c,1326 :: 		
0x0E84	0xA88401  	BSET	C1CTRL1bits, #12
;__Lib_ECAN_1.c,1327 :: 		
0x0E86	0xA9A401  	BCLR	C1CTRL1bits, #13
;__Lib_ECAN_1.c,1328 :: 		
0x0E88	0xA96400  	BCLR	C1CTRL1bits, #3
;__Lib_ECAN_1.c,1329 :: 		
0x0E8A	0xBE9F8A  	PUSH.D	W10
0x0E8C	0x200FFB  	MOV	#255, W11
0x0E8E	0x20004A  	MOV	#4, W10
0x0E90	0x07FD1C  	RCALL	_ECAN1SetOperationMode
0x0E92	0xBE054F  	POP.D	W10
;__Lib_ECAN_1.c,1334 :: 		
;__Lib_ECAN_1.c,1333 :: 		
;__Lib_ECAN_1.c,1332 :: 		
;__Lib_ECAN_1.c,1331 :: 		
;__Lib_ECAN_1.c,1336 :: 		
0x0E94	0x781F83  	PUSH	W3
; ECAN_CONFIG_FLAGS end address is: 6 (W3)
;__Lib_ECAN_1.c,1335 :: 		
0x0E96	0x781F82  	PUSH	W2
; PROPSEG end address is: 4 (W2)
;__Lib_ECAN_1.c,1336 :: 		
0x0E98	0x07FCCB  	RCALL	_ECAN1SetBaudRate
0x0E9A	0xB1004F  	SUB	#4, W15
;__Lib_ECAN_1.c,1340 :: 		
0x0E9C	0x200FFB  	MOV	#255, W11
0x0E9E	0xEF2014  	CLR	W10
0x0EA0	0x07FD14  	RCALL	_ECAN1SetOperationMode
;__Lib_ECAN_1.c,1341 :: 		
L_end_ECAN1Initialize:
0x0EA2	0x7805CF  	POP	W11
0x0EA4	0x78054F  	POP	W10
0x0EA6	0xFA8000  	ULNK
0x0EA8	0x060000  	RETURN
; end of _ECAN1Initialize
_ECAN1SetOperationMode:
0x08CA	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,494 :: 		
;__Lib_ECAN_1.c,497 :: 		
0x08CC	0xE20016  	CP0	W11
0x08CE	0x320017  	BRA Z	L_ECAN1SetOperationMode13
L__ECAN1SetOperationMode93:
;__Lib_ECAN_1.c,499 :: 		
0x08D0	0x78008A  	MOV	W10, W1
0x08D2	0xB3C080  	MOV.B	#8, W0
0x08D4	0xFB0000  	SE	W0, W0
0x08D6	0xDD0880  	SL	W1, W0, W1
0x08D8	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x08DA	0x688090  	XOR	W1, [W0], W1
0x08DC	0x207000  	MOV	#1792, W0
0x08DE	0x608080  	AND	W1, W0, W1
0x08E0	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x08E2	0x688090  	XOR	W1, [W0], W1
0x08E4	0x882001  	MOV	W1, C1CTRL1bits
;__Lib_ECAN_1.c,501 :: 		
L_ECAN1SetOperationMode14:
0x08E6	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x08E8	0x784010  	MOV.B	[W0], W0
0x08EA	0x784080  	MOV.B	W0, W1
0x08EC	0xB3CE00  	MOV.B	#224, W0
0x08EE	0x60C080  	AND.B	W1, W0, W1
0x08F0	0xFB8001  	ZE	W1, W0
0x08F2	0xDE00C5  	LSR	W0, #5, W1
0x08F4	0xFB8001  	ZE	W1, W0
0x08F6	0xE1000A  	CP	W0, W10
0x08F8	0x320001  	BRA Z	L_ECAN1SetOperationMode15
L__ECAN1SetOperationMode94:
;__Lib_ECAN_1.c,502 :: 		
0x08FA	0x37FFF5  	BRA	L_ECAN1SetOperationMode14
L_ECAN1SetOperationMode15:
;__Lib_ECAN_1.c,503 :: 		
0x08FC	0x37000B  	BRA	L_ECAN1SetOperationMode16
L_ECAN1SetOperationMode13:
;__Lib_ECAN_1.c,506 :: 		
0x08FE	0x78008A  	MOV	W10, W1
0x0900	0xB3C080  	MOV.B	#8, W0
0x0902	0xFB0000  	SE	W0, W0
0x0904	0xDD0880  	SL	W1, W0, W1
0x0906	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x0908	0x688090  	XOR	W1, [W0], W1
0x090A	0x207000  	MOV	#1792, W0
0x090C	0x608080  	AND	W1, W0, W1
0x090E	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x0910	0x688090  	XOR	W1, [W0], W1
0x0912	0x882001  	MOV	W1, C1CTRL1bits
;__Lib_ECAN_1.c,507 :: 		
L_ECAN1SetOperationMode16:
;__Lib_ECAN_1.c,508 :: 		
L_end_ECAN1SetOperationMode:
0x0914	0xFA8000  	ULNK
0x0916	0x060000  	RETURN
; end of _ECAN1SetOperationMode
_ECAN1SetBaudRate:
0x0830	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,863 :: 		
;__Lib_ECAN_1.c,866 :: 		
; PROPSEG start address is: 2 (W1)
0x0832	0x97B8CE  	MOV	[W14-8], W1
; ECAN_CONFIG_FLAGS start address is: 8 (W4)
0x0834	0x97BA3E  	MOV	[W14-10], W4
0x0836	0x550061  	SUB	W10, #1, W0
0x0838	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,867 :: 		
0x083A	0x558061  	SUB	W11, #1, W0
0x083C	0x780580  	MOV	W0, W11
;__Lib_ECAN_1.c,868 :: 		
0x083E	0x560061  	SUB	W12, #1, W0
0x0840	0x780600  	MOV	W0, W12
;__Lib_ECAN_1.c,869 :: 		
0x0842	0x568061  	SUB	W13, #1, W0
0x0844	0x780680  	MOV	W0, W13
;__Lib_ECAN_1.c,870 :: 		
; PROPSEG start address is: 10 (W5)
0x0846	0x5082E1  	SUB	W1, #1, W5
; PROPSEG end address is: 2 (W1)
;__Lib_ECAN_1.c,872 :: 		
0x0848	0x78418A  	MOV.B	W10, W3
0x084A	0xB3C060  	MOV.B	#6, W0
0x084C	0xFB8083  	ZE	W3, W1
0x084E	0xFB0100  	SE	W0, W2
0x0850	0xDD0982  	SL	W1, W2, W3
0x0852	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x0854	0x69C190  	XOR.B	W3, [W0], W3
0x0856	0xB3CC00  	MOV.B	#192, W0
0x0858	0x61C180  	AND.B	W3, W0, W3
0x085A	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x085C	0x69C190  	XOR.B	W3, [W0], W3
0x085E	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x0860	0x784803  	MOV.B	W3, [W0]
;__Lib_ECAN_1.c,873 :: 		
0x0862	0x78408B  	MOV.B	W11, W1
0x0864	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x0866	0x68C090  	XOR.B	W1, [W0], W1
0x0868	0xB3C3F0  	MOV.B	#63, W0
0x086A	0x60C080  	AND.B	W1, W0, W1
0x086C	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x086E	0x68C090  	XOR.B	W1, [W0], W1
0x0870	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x0872	0x784801  	MOV.B	W1, [W0]
;__Lib_ECAN_1.c,874 :: 		
0x0874	0x784085  	MOV.B	W5, W1
; PROPSEG end address is: 10 (W5)
0x0876	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0878	0x68C090  	XOR.B	W1, [W0], W1
0x087A	0x60C0E7  	AND.B	W1, #7, W1
0x087C	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x087E	0x68C090  	XOR.B	W1, [W0], W1
0x0880	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0882	0x784801  	MOV.B	W1, [W0]
;__Lib_ECAN_1.c,875 :: 		
0x0884	0x78418C  	MOV.B	W12, W3
0x0886	0xB3C030  	MOV.B	#3, W0
0x0888	0xFB8083  	ZE	W3, W1
0x088A	0xFB0100  	SE	W0, W2
0x088C	0xDD0982  	SL	W1, W2, W3
0x088E	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0890	0x69C190  	XOR.B	W3, [W0], W3
0x0892	0xB3C380  	MOV.B	#56, W0
0x0894	0x61C180  	AND.B	W3, W0, W3
0x0896	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0898	0x69C190  	XOR.B	W3, [W0], W3
0x089A	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x089C	0x784803  	MOV.B	W3, [W0]
;__Lib_ECAN_1.c,876 :: 		
0x089E	0x78008D  	MOV	W13, W1
0x08A0	0xB3C080  	MOV.B	#8, W0
0x08A2	0xFB0000  	SE	W0, W0
0x08A4	0xDD0880  	SL	W1, W0, W1
0x08A6	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x08A8	0x688090  	XOR	W1, [W0], W1
0x08AA	0x207000  	MOV	#1792, W0
0x08AC	0x608080  	AND	W1, W0, W1
0x08AE	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x08B0	0x688090  	XOR	W1, [W0], W1
0x08B2	0x882091  	MOV	W1, C1CFG2bits
;__Lib_ECAN_1.c,878 :: 		
0x08B4	0xAF4008  	BTSC	W4, #2
0x08B6	0x370001  	BRA	L_ECAN1SetBaudRate46
;__Lib_ECAN_1.c,879 :: 		
0x08B8	0xA8C412  	BSET	C1CFG2bits, #6
L_ECAN1SetBaudRate46:
;__Lib_ECAN_1.c,881 :: 		
0x08BA	0xAE0008  	BTSS	W4, #0
0x08BC	0x370001  	BRA	L_ECAN1SetBaudRate47
;__Lib_ECAN_1.c,882 :: 		
0x08BE	0xA8E412  	BSET	C1CFG2bits, #7
L_ECAN1SetBaudRate47:
;__Lib_ECAN_1.c,884 :: 		
0x08C0	0xAE2008  	BTSS	W4, #1
0x08C2	0x370001  	BRA	L_ECAN1SetBaudRate48
; ECAN_CONFIG_FLAGS end address is: 8 (W4)
;__Lib_ECAN_1.c,885 :: 		
0x08C4	0xA8C413  	BSET	C1CFG2bits, #14
L_ECAN1SetBaudRate48:
;__Lib_ECAN_1.c,886 :: 		
L_end_ECAN1SetBaudRate:
0x08C6	0xFA8000  	ULNK
0x08C8	0x060000  	RETURN
; end of _ECAN1SetBaudRate
_ECAN1SetBufferSize:
0x0C7A	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,702 :: 		
;__Lib_ECAN_1.c,704 :: 		
0x0C7C	0x8843AA  	MOV	W10, __Lib_ECAN_1_Ecan1RAMBufferSize
;__Lib_ECAN_1.c,705 :: 		
0x0C7E	0x370043  	BRA	L_ECAN1SetBufferSize32
;__Lib_ECAN_1.c,706 :: 		
L_ECAN1SetBufferSize34:
;__Lib_ECAN_1.c,707 :: 		
0x0C80	0x802031  	MOV	C1FCTRLbits, W1
0x0C82	0x21FFF0  	MOV	#8191, W0
0x0C84	0x608000  	AND	W1, W0, W0
0x0C86	0xB7A406  	MOV	WREG, C1FCTRLbits
;__Lib_ECAN_1.c,708 :: 		
0x0C88	0x37004E  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,710 :: 		
L_ECAN1SetBufferSize35:
;__Lib_ECAN_1.c,711 :: 		
0x0C8A	0x220000  	MOV	#8192, W0
0x0C8C	0x780080  	MOV	W0, W1
0x0C8E	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0C90	0x688090  	XOR	W1, [W0], W1
0x0C92	0x2E0000  	MOV	#57344, W0
0x0C94	0x608080  	AND	W1, W0, W1
0x0C96	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0C98	0x688090  	XOR	W1, [W0], W1
0x0C9A	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,712 :: 		
0x0C9C	0x370044  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,714 :: 		
L_ECAN1SetBufferSize36:
;__Lib_ECAN_1.c,715 :: 		
0x0C9E	0x240000  	MOV	#16384, W0
0x0CA0	0x780080  	MOV	W0, W1
0x0CA2	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CA4	0x688090  	XOR	W1, [W0], W1
0x0CA6	0x2E0000  	MOV	#57344, W0
0x0CA8	0x608080  	AND	W1, W0, W1
0x0CAA	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CAC	0x688090  	XOR	W1, [W0], W1
0x0CAE	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,716 :: 		
0x0CB0	0x37003A  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,718 :: 		
L_ECAN1SetBufferSize37:
;__Lib_ECAN_1.c,719 :: 		
0x0CB2	0x260000  	MOV	#24576, W0
0x0CB4	0x780080  	MOV	W0, W1
0x0CB6	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CB8	0x688090  	XOR	W1, [W0], W1
0x0CBA	0x2E0000  	MOV	#57344, W0
0x0CBC	0x608080  	AND	W1, W0, W1
0x0CBE	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CC0	0x688090  	XOR	W1, [W0], W1
0x0CC2	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,720 :: 		
0x0CC4	0x370030  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,722 :: 		
L_ECAN1SetBufferSize38:
;__Lib_ECAN_1.c,723 :: 		
0x0CC6	0x280000  	MOV	#32768, W0
0x0CC8	0x780080  	MOV	W0, W1
0x0CCA	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CCC	0x688090  	XOR	W1, [W0], W1
0x0CCE	0x2E0000  	MOV	#57344, W0
0x0CD0	0x608080  	AND	W1, W0, W1
0x0CD2	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CD4	0x688090  	XOR	W1, [W0], W1
0x0CD6	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,724 :: 		
0x0CD8	0x370026  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,726 :: 		
L_ECAN1SetBufferSize39:
;__Lib_ECAN_1.c,727 :: 		
0x0CDA	0x2A0000  	MOV	#40960, W0
0x0CDC	0x780080  	MOV	W0, W1
0x0CDE	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CE0	0x688090  	XOR	W1, [W0], W1
0x0CE2	0x2E0000  	MOV	#57344, W0
0x0CE4	0x608080  	AND	W1, W0, W1
0x0CE6	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CE8	0x688090  	XOR	W1, [W0], W1
0x0CEA	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,728 :: 		
0x0CEC	0x37001C  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,730 :: 		
L_ECAN1SetBufferSize40:
;__Lib_ECAN_1.c,731 :: 		
0x0CEE	0x2C0000  	MOV	#49152, W0
0x0CF0	0x780080  	MOV	W0, W1
0x0CF2	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CF4	0x688090  	XOR	W1, [W0], W1
0x0CF6	0x2E0000  	MOV	#57344, W0
0x0CF8	0x608080  	AND	W1, W0, W1
0x0CFA	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0CFC	0x688090  	XOR	W1, [W0], W1
0x0CFE	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,732 :: 		
0x0D00	0x370012  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,734 :: 		
L_ECAN1SetBufferSize41:
0x0D02	0x2FFFF0  	MOV	#65535, W0
0x0D04	0x370011  	BRA	L_end_ECAN1SetBufferSize
;__Lib_ECAN_1.c,735 :: 		
L_ECAN1SetBufferSize32:
0x0D06	0xE15064  	CP	W10, #4
0x0D08	0x32FFBB  	BRA Z	L_ECAN1SetBufferSize34
L__ECAN1SetBufferSize105:
0x0D0A	0xE15066  	CP	W10, #6
0x0D0C	0x32FFBE  	BRA Z	L_ECAN1SetBufferSize35
L__ECAN1SetBufferSize106:
0x0D0E	0xE15068  	CP	W10, #8
0x0D10	0x32FFC6  	BRA Z	L_ECAN1SetBufferSize36
L__ECAN1SetBufferSize107:
0x0D12	0xE1506C  	CP	W10, #12
0x0D14	0x32FFCE  	BRA Z	L_ECAN1SetBufferSize37
L__ECAN1SetBufferSize108:
0x0D16	0xE15070  	CP	W10, #16
0x0D18	0x32FFD6  	BRA Z	L_ECAN1SetBufferSize38
L__ECAN1SetBufferSize109:
0x0D1A	0xE15078  	CP	W10, #24
0x0D1C	0x32FFDE  	BRA Z	L_ECAN1SetBufferSize39
L__ECAN1SetBufferSize110:
0x0D1E	0x200200  	MOV	#32, W0
0x0D20	0xE15000  	CP	W10, W0
0x0D22	0x32FFE5  	BRA Z	L_ECAN1SetBufferSize40
L__ECAN1SetBufferSize111:
0x0D24	0x37FFEE  	BRA	L_ECAN1SetBufferSize41
L_ECAN1SetBufferSize33:
;__Lib_ECAN_1.c,737 :: 		
0x0D26	0xEF2000  	CLR	W0
;__Lib_ECAN_1.c,738 :: 		
L_end_ECAN1SetBufferSize:
0x0D28	0xFA8000  	ULNK
0x0D2A	0x060000  	RETURN
; end of _ECAN1SetBufferSize
_ECAN1SelectTxBuffers:
0x0DC4	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,567 :: 		
;__Lib_ECAN_1.c,570 :: 		
; save_win start address is: 4 (W2)
0x0DC6	0xEF2004  	CLR	W2
0x0DC8	0xAF0400  	BTSC	C1CTRL1bits, #0
0x0DCA	0xEC2004  	INC	W2
;__Lib_ECAN_1.c,573 :: 		
0x0DCC	0xA90400  	BCLR	C1CTRL1bits, #0
;__Lib_ECAN_1.c,575 :: 		
0x0DCE	0x27F7F1  	MOV	#32639, W1
0x0DD0	0x204300  	MOV	#lo_addr(C1TR01CON), W0
0x0DD2	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,576 :: 		
0x0DD4	0x27F7F1  	MOV	#32639, W1
0x0DD6	0x204320  	MOV	#lo_addr(C1TR23CON), W0
0x0DD8	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,577 :: 		
0x0DDA	0x27F7F1  	MOV	#32639, W1
0x0DDC	0x204340  	MOV	#lo_addr(C1TR45CON), W0
0x0DDE	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,578 :: 		
0x0DE0	0x27F7F1  	MOV	#32639, W1
0x0DE2	0x204360  	MOV	#lo_addr(C1TR67CON), W0
0x0DE4	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,580 :: 		
0x0DE6	0x200FF0  	MOV	#255, W0
0x0DE8	0xE15000  	CP	W10, W0
0x0DEA	0x360002  	BRA LEU	L_ECAN1SelectTxBuffers17
L__ECAN1SelectTxBuffers97:
; save_win end address is: 4 (W2)
;__Lib_ECAN_1.c,581 :: 		
0x0DEC	0x2FFFF0  	MOV	#65535, W0
0x0DEE	0x37001D  	BRA	L_end_ECAN1SelectTxBuffers
L_ECAN1SelectTxBuffers17:
;__Lib_ECAN_1.c,582 :: 		
; save_win start address is: 4 (W2)
0x0DF0	0xAE0014  	BTSS	W10, #0
0x0DF2	0x370001  	BRA	L_ECAN1SelectTxBuffers18
;__Lib_ECAN_1.c,583 :: 		
0x0DF4	0xA8E430  	BSET	C1TR01CONbits, #7
L_ECAN1SelectTxBuffers18:
;__Lib_ECAN_1.c,584 :: 		
0x0DF6	0xAE2014  	BTSS	W10, #1
0x0DF8	0x370001  	BRA	L_ECAN1SelectTxBuffers19
;__Lib_ECAN_1.c,585 :: 		
0x0DFA	0xA8E431  	BSET	C1TR01CONbits, #15
L_ECAN1SelectTxBuffers19:
;__Lib_ECAN_1.c,586 :: 		
0x0DFC	0xAE4014  	BTSS	W10, #2
0x0DFE	0x370001  	BRA	L_ECAN1SelectTxBuffers20
;__Lib_ECAN_1.c,587 :: 		
0x0E00	0xA8E432  	BSET	C1TR23CONbits, #7
L_ECAN1SelectTxBuffers20:
;__Lib_ECAN_1.c,588 :: 		
0x0E02	0xAE6014  	BTSS	W10, #3
0x0E04	0x370001  	BRA	L_ECAN1SelectTxBuffers21
;__Lib_ECAN_1.c,589 :: 		
0x0E06	0xA8E433  	BSET	C1TR23CONbits, #15
L_ECAN1SelectTxBuffers21:
;__Lib_ECAN_1.c,590 :: 		
0x0E08	0xAE8014  	BTSS	W10, #4
0x0E0A	0x370001  	BRA	L_ECAN1SelectTxBuffers22
;__Lib_ECAN_1.c,591 :: 		
0x0E0C	0xA8E434  	BSET	C1TR45CONbits, #7
L_ECAN1SelectTxBuffers22:
;__Lib_ECAN_1.c,592 :: 		
0x0E0E	0xAEA014  	BTSS	W10, #5
0x0E10	0x370001  	BRA	L_ECAN1SelectTxBuffers23
;__Lib_ECAN_1.c,593 :: 		
0x0E12	0xA8E435  	BSET	C1TR45CONbits, #15
L_ECAN1SelectTxBuffers23:
;__Lib_ECAN_1.c,594 :: 		
0x0E14	0xAEC014  	BTSS	W10, #6
0x0E16	0x370001  	BRA	L_ECAN1SelectTxBuffers24
;__Lib_ECAN_1.c,595 :: 		
0x0E18	0xA8E436  	BSET	C1TR67CONbits, #7
L_ECAN1SelectTxBuffers24:
;__Lib_ECAN_1.c,596 :: 		
0x0E1A	0xAEE014  	BTSS	W10, #7
0x0E1C	0x370001  	BRA	L_ECAN1SelectTxBuffers25
;__Lib_ECAN_1.c,597 :: 		
0x0E1E	0xA8E437  	BSET	C1TR67CONbits, #15
L_ECAN1SelectTxBuffers25:
;__Lib_ECAN_1.c,599 :: 		
0x0E20	0xAE0004  	BTSS	W2, #0
0x0E22	0xA90400  	BCLR	C1CTRL1bits, #0
0x0E24	0xAF0004  	BTSC	W2, #0
0x0E26	0xA80400  	BSET	C1CTRL1bits, #0
; save_win end address is: 4 (W2)
;__Lib_ECAN_1.c,601 :: 		
0x0E28	0xEF2000  	CLR	W0
;__Lib_ECAN_1.c,602 :: 		
L_end_ECAN1SelectTxBuffers:
0x0E2A	0xFA8000  	ULNK
0x0E2C	0x060000  	RETURN
; end of _ECAN1SelectTxBuffers
_ECAN1SetMask:
0x0E50	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,916 :: 		
;__Lib_ECAN_1.c,920 :: 		
0x0E52	0x781F8A  	PUSH	W10
0x0E54	0x781F8D  	PUSH	W13
0x0E56	0xDD5041  	SL	W10, #1, W0
0x0E58	0xDD00C1  	SL	W0, #1, W1
0x0E5A	0x204300  	MOV	#lo_addr(C1RXM0SID), W0
0x0E5C	0x400001  	ADD	W0, W1, W0
0x0E5E	0x781F8D  	PUSH	W13
0x0E60	0xEF201A  	CLR	W13
0x0E62	0x780500  	MOV	W0, W10
0x0E64	0x07F9E6  	RCALL	__Lib_ECAN_1_ECAN1IDToRegs
0x0E66	0xB1002F  	SUB	#2, W15
;__Lib_ECAN_1.c,921 :: 		
L_end_ECAN1SetMask:
0x0E68	0x7806CF  	POP	W13
0x0E6A	0x78054F  	POP	W10
0x0E6C	0xFA8000  	ULNK
0x0E6E	0x060000  	RETURN
; end of _ECAN1SetMask
__Lib_ECAN_1_ECAN1IDToRegs:
0x0232	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,379 :: 		
;__Lib_ECAN_1.c,382 :: 		
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x0234	0x97B8CE  	MOV	[W14-8], W1
; save_win start address is: 8 (W4)
0x0236	0xEF2008  	CLR	W4
0x0238	0xAF0400  	BTSC	C1CTRL1bits, #0
0x023A	0xEC2008  	INC	W4
;__Lib_ECAN_1.c,385 :: 		
0x023C	0xA80400  	BSET	C1CTRL1bits, #0
;__Lib_ECAN_1.c,387 :: 		
0x023E	0x370069  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs0
;__Lib_ECAN_1.c,388 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs2:
;__Lib_ECAN_1.c,389 :: 		
0x0240	0xAE6002  	BTSS	W1, #3
0x0242	0x370006  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs3
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
;__Lib_ECAN_1.c,391 :: 		
0x0244	0xDD5845  	SL	W11, #5, W0
0x0246	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,393 :: 		
0x0248	0x78009A  	MOV	[W10], W1
0x024A	0x2FFF70  	MOV	#65527, W0
0x024C	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,394 :: 		
0x024E	0x370010  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs4
L___Lib_ECAN_1_ECAN1IDToRegs3:
;__Lib_ECAN_1.c,397 :: 		
0x0250	0x200162  	MOV	#lo_addr(W11), W2
0x0252	0x410062  	ADD	W2, #2, W0
0x0254	0x780090  	MOV	[W0], W1
0x0256	0x21FFC0  	MOV	#8188, W0
0x0258	0x608000  	AND	W1, W0, W0
0x025A	0xDD00C3  	SL	W0, #3, W1
0x025C	0x410062  	ADD	W2, #2, W0
0x025E	0x780010  	MOV	[W0], W0
0x0260	0x600063  	AND	W0, #3, W0
0x0262	0x708D00  	IOR	W1, W0, [W10]
;__Lib_ECAN_1.c,400 :: 		
0x0264	0x78001A  	MOV	[W10], W0
0x0266	0x700068  	IOR	W0, #8, W0
0x0268	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,401 :: 		
0x026A	0x450062  	ADD	W10, #2, W0
0x026C	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,402 :: 		
0x026E	0x78080B  	MOV	W11, [W0]
;__Lib_ECAN_1.c,403 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs4:
;__Lib_ECAN_1.c,404 :: 		
0x0270	0x780004  	MOV	W4, W0
0x0272	0x370056  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs1
;__Lib_ECAN_1.c,406 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs5:
;__Lib_ECAN_1.c,407 :: 		
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x0274	0xAEA002  	BTSS	W1, #5
0x0276	0x370019  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs6
;__Lib_ECAN_1.c,410 :: 		
0x0278	0xAE6002  	BTSS	W1, #3
0x027A	0x370006  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs7
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
;__Lib_ECAN_1.c,412 :: 		
0x027C	0xDD5845  	SL	W11, #5, W0
0x027E	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,414 :: 		
0x0280	0x78001A  	MOV	[W10], W0
0x0282	0x700068  	IOR	W0, #8, W0
0x0284	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,415 :: 		
0x0286	0x370010  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs8
L___Lib_ECAN_1_ECAN1IDToRegs7:
;__Lib_ECAN_1.c,418 :: 		
0x0288	0x200162  	MOV	#lo_addr(W11), W2
0x028A	0x410062  	ADD	W2, #2, W0
0x028C	0x780090  	MOV	[W0], W1
0x028E	0x21FFC0  	MOV	#8188, W0
0x0290	0x608000  	AND	W1, W0, W0
0x0292	0xDD00C3  	SL	W0, #3, W1
0x0294	0x410062  	ADD	W2, #2, W0
0x0296	0x780010  	MOV	[W0], W0
0x0298	0x600063  	AND	W0, #3, W0
0x029A	0x708D00  	IOR	W1, W0, [W10]
;__Lib_ECAN_1.c,421 :: 		
0x029C	0x78001A  	MOV	[W10], W0
0x029E	0x700068  	IOR	W0, #8, W0
0x02A0	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,422 :: 		
0x02A2	0x450062  	ADD	W10, #2, W0
0x02A4	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,423 :: 		
0x02A6	0x78080B  	MOV	W11, [W0]
;__Lib_ECAN_1.c,424 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs8:
;__Lib_ECAN_1.c,425 :: 		
0x02A8	0x370010  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs9
L___Lib_ECAN_1_ECAN1IDToRegs6:
;__Lib_ECAN_1.c,430 :: 		
0x02AA	0x200162  	MOV	#lo_addr(W11), W2
0x02AC	0x410062  	ADD	W2, #2, W0
0x02AE	0x780090  	MOV	[W0], W1
0x02B0	0x21FFC0  	MOV	#8188, W0
0x02B2	0x608000  	AND	W1, W0, W0
0x02B4	0xDD00C3  	SL	W0, #3, W1
0x02B6	0x410062  	ADD	W2, #2, W0
0x02B8	0x780010  	MOV	[W0], W0
0x02BA	0x600063  	AND	W0, #3, W0
0x02BC	0x708D00  	IOR	W1, W0, [W10]
;__Lib_ECAN_1.c,433 :: 		
0x02BE	0x78009A  	MOV	[W10], W1
0x02C0	0x2FFF70  	MOV	#65527, W0
0x02C2	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,434 :: 		
0x02C4	0x450062  	ADD	W10, #2, W0
0x02C6	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,435 :: 		
0x02C8	0x78080B  	MOV	W11, [W0]
;__Lib_ECAN_1.c,436 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs9:
;__Lib_ECAN_1.c,437 :: 		
0x02CA	0x780004  	MOV	W4, W0
0x02CC	0x370029  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs1
;__Lib_ECAN_1.c,439 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs10:
;__Lib_ECAN_1.c,440 :: 		
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x02CE	0xAE6002  	BTSS	W1, #3
0x02D0	0x370003  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs11
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
;__Lib_ECAN_1.c,443 :: 		
0x02D2	0xDD5842  	SL	W11, #2, W0
0x02D4	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,447 :: 		
0x02D6	0x37001B  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs12
L___Lib_ECAN_1_ECAN1IDToRegs11:
;__Lib_ECAN_1.c,450 :: 		
0x02D8	0x200163  	MOV	#lo_addr(W11), W3
0x02DA	0x418062  	ADD	W3, #2, W0
0x02DC	0x780090  	MOV	[W0], W1
0x02DE	0x23FFC0  	MOV	#16380, W0
0x02E0	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,452 :: 		
0x02E2	0x78001A  	MOV	[W10], W0
0x02E4	0x700061  	IOR	W0, #1, W0
0x02E6	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,453 :: 		
0x02E8	0x450162  	ADD	W10, #2, W2
0x02EA	0x780502  	MOV	W2, W10
;__Lib_ECAN_1.c,454 :: 		
0x02EC	0x418062  	ADD	W3, #2, W0
0x02EE	0x780010  	MOV	[W0], W0
0x02F0	0x600063  	AND	W0, #3, W0
0x02F2	0xDD00CA  	SL	W0, #10, W1
0x02F4	0x2FFC00  	MOV	#65472, W0
0x02F6	0x658000  	AND	W11, W0, W0
0x02F8	0xDE0046  	LSR	W0, #6, W0
0x02FA	0x708900  	IOR	W1, W0, [W2]
;__Lib_ECAN_1.c,455 :: 		
0x02FC	0x4500E2  	ADD	W10, #2, W1
0x02FE	0x780501  	MOV	W1, W10
;__Lib_ECAN_1.c,456 :: 		
0x0300	0x2003F0  	MOV	#63, W0
0x0302	0x658000  	AND	W11, W0, W0
0x0304	0xDD004A  	SL	W0, #10, W0
0x0306	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,457 :: 		
0x0308	0x78009A  	MOV	[W10], W1
0x030A	0x2FEEF0  	MOV	#65263, W0
0x030C	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,458 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs12:
;__Lib_ECAN_1.c,459 :: 		
0x030E	0x780004  	MOV	W4, W0
0x0310	0x370007  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs1
;__Lib_ECAN_1.c,461 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs0:
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x0312	0xE16861  	CP	W13, #1
0x0314	0x32FF95  	BRA Z	L___Lib_ECAN_1_ECAN1IDToRegs2
L___Lib_ECAN_1_ECAN1IDToRegs89:
0x0316	0xE16860  	CP	W13, #0
0x0318	0x32FFAD  	BRA Z	L___Lib_ECAN_1_ECAN1IDToRegs5
L___Lib_ECAN_1_ECAN1IDToRegs90:
0x031A	0xE16862  	CP	W13, #2
0x031C	0x32FFD8  	BRA Z	L___Lib_ECAN_1_ECAN1IDToRegs10
L___Lib_ECAN_1_ECAN1IDToRegs91:
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
; save_win end address is: 8 (W4)
0x031E	0x780004  	MOV	W4, W0
L___Lib_ECAN_1_ECAN1IDToRegs1:
;__Lib_ECAN_1.c,463 :: 		
; save_win start address is: 0 (W0)
0x0320	0xAE0000  	BTSS	W0, #0
0x0322	0xA90400  	BCLR	C1CTRL1bits, #0
0x0324	0xAF0000  	BTSC	W0, #0
0x0326	0xA80400  	BSET	C1CTRL1bits, #0
; save_win end address is: 0 (W0)
;__Lib_ECAN_1.c,465 :: 		
L_end_ECAN1IDToRegs:
0x0328	0xFA8000  	ULNK
0x032A	0x060000  	RETURN
; end of __Lib_ECAN_1_ECAN1IDToRegs
_ECAN1SetFilter:
0x0D50	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,963 :: 		
;__Lib_ECAN_1.c,970 :: 		
0x0D52	0x781F8D  	PUSH	W13
; ECAN_FILTER_RXBUFF start address is: 6 (W3)
0x0D54	0x97B9CE  	MOV	[W14-8], W3
; ECAN_CONFIG_FLAGS start address is: 8 (W4)
0x0D56	0x97BA3E  	MOV	[W14-10], W4
0x0D58	0xDE5043  	LSR	W10, #3, W0
0x0D5A	0xDD00C1  	SL	W0, #1, W1
0x0D5C	0x204180  	MOV	#lo_addr(C1FMSKSEL1), W0
0x0D5E	0x400101  	ADD	W0, W1, W2
; ptr start address is: 10 (W5)
0x0D60	0x780282  	MOV	W2, W5
0x0D62	0x650067  	AND	W10, #7, W0
0x0D64	0xDD00C1  	SL	W0, #1, W1
; bitmask start address is: 12 (W6)
0x0D66	0x780301  	MOV	W1, W6
0x0D68	0x200030  	MOV	#3, W0
0x0D6A	0xDD0001  	SL	W0, W1, W0
0x0D6C	0xEEA000  	COM	W0
0x0D6E	0x600912  	AND	W0, [W2], [W2]
;__Lib_ECAN_1.c,971 :: 		
0x0D70	0xDD6806  	SL	W13, W6, W0
; bitmask end address is: 12 (W6)
0x0D72	0x700A95  	IOR	W0, [W5], [W5]
; ptr end address is: 10 (W5)
;__Lib_ECAN_1.c,975 :: 		
; save_win start address is: 10 (W5)
0x0D74	0xEF200A  	CLR	W5
0x0D76	0xAF0400  	BTSC	C1CTRL1bits, #0
0x0D78	0xEC200A  	INC	W5
;__Lib_ECAN_1.c,977 :: 		
0x0D7A	0xA80400  	BSET	C1CTRL1bits, #0
;__Lib_ECAN_1.c,978 :: 		
0x0D7C	0xDE5042  	LSR	W10, #2, W0
0x0D7E	0xDD00C1  	SL	W0, #1, W1
0x0D80	0x204200  	MOV	#lo_addr(C1BUFPNT1), W0
0x0D82	0x400101  	ADD	W0, W1, W2
; ptr start address is: 12 (W6)
0x0D84	0x780302  	MOV	W2, W6
0x0D86	0x650063  	AND	W10, #3, W0
0x0D88	0xDD00C2  	SL	W0, #2, W1
; bitmask start address is: 14 (W7)
0x0D8A	0x780381  	MOV	W1, W7
0x0D8C	0x2000F0  	MOV	#15, W0
0x0D8E	0xDD0001  	SL	W0, W1, W0
0x0D90	0xEEA000  	COM	W0
0x0D92	0x600912  	AND	W0, [W2], [W2]
;__Lib_ECAN_1.c,979 :: 		
0x0D94	0xDD1807  	SL	W3, W7, W0
; ECAN_FILTER_RXBUFF end address is: 6 (W3)
; bitmask end address is: 14 (W7)
0x0D96	0x700B16  	IOR	W0, [W6], [W6]
; ptr end address is: 12 (W6)
;__Lib_ECAN_1.c,984 :: 		
0x0D98	0xDD5041  	SL	W10, #1, W0
0x0D9A	0xDD00C1  	SL	W0, #1, W1
0x0D9C	0x204400  	MOV	#lo_addr(C1RXF0SID), W0
0x0D9E	0x400001  	ADD	W0, W1, W0
0x0DA0	0x781F8A  	PUSH	W10
0x0DA2	0x20001D  	MOV	#1, W13
0x0DA4	0x780500  	MOV	W0, W10
0x0DA6	0x781F84  	PUSH	W4
; ECAN_CONFIG_FLAGS end address is: 8 (W4)
0x0DA8	0x07FA44  	RCALL	__Lib_ECAN_1_ECAN1IDToRegs
0x0DAA	0xB1002F  	SUB	#2, W15
0x0DAC	0x78054F  	POP	W10
;__Lib_ECAN_1.c,986 :: 		
0x0DAE	0xAE000A  	BTSS	W5, #0
0x0DB0	0xA90400  	BCLR	C1CTRL1bits, #0
0x0DB2	0xAF000A  	BTSC	W5, #0
0x0DB4	0xA80400  	BSET	C1CTRL1bits, #0
; save_win end address is: 10 (W5)
;__Lib_ECAN_1.c,990 :: 		
0x0DB6	0x200010  	MOV	#1, W0
0x0DB8	0xDD008A  	SL	W0, W10, W1
0x0DBA	0x204140  	MOV	#lo_addr(C1FEN1), W0
0x0DBC	0x708810  	IOR	W1, [W0], [W0]
;__Lib_ECAN_1.c,993 :: 		
L_end_ECAN1SetFilter:
0x0DBE	0x7806CF  	POP	W13
0x0DC0	0xFA8000  	ULNK
0x0DC2	0x060000  	RETURN
; end of _ECAN1SetFilter
_InitMain:
;Inicializacoes_FSM.c,210 :: 		void InitMain()
;Inicializacoes_FSM.c,212 :: 		ADC1_Init_Advanced(_ADC_12bit, _ADC_INTERNAL_REF);
0x140E	0x781F8A  	PUSH	W10
0x1410	0x781F8B  	PUSH	W11
0x1412	0x781F8C  	PUSH	W12
0x1414	0x781F8D  	PUSH	W13
0x1416	0xEF2016  	CLR	W11
0x1418	0x20001A  	MOV	#1, W10
0x141A	0x07FC88  	RCALL	_ADC1_Init_Advanced
;Inicializacoes_FSM.c,214 :: 		UART1_Init(115200);             // Initialize UART1 module at 115200 bps
0x141C	0x2C200A  	MOV	#49664, W10
0x141E	0x20001B  	MOV	#1, W11
0x1420	0x07FBB3  	RCALL	_UART1_Init
;Inicializacoes_FSM.c,215 :: 		Delay_ms(1000);                  // Wait for UART module to stabilize
0x1422	0x200CC8  	MOV	#204, W8
0x1424	0x273987  	MOV	#29592, W7
L_InitMain0:
0x1426	0xED200E  	DEC	W7
0x1428	0x3AFFFE  	BRA NZ	L_InitMain0
0x142A	0xED2010  	DEC	W8
0x142C	0x3AFFFC  	BRA NZ	L_InitMain0
;Inicializacoes_FSM.c,217 :: 		UART1_Write_Text("Inicializando módulo...");
0x142E	0x20812A  	MOV	#lo_addr(?lstr1_Inicializacoes_FSM), W10
0x1430	0x07FCFE  	RCALL	_UART1_Write_Text
;Inicializacoes_FSM.c,218 :: 		UART1_Write(0X0D);
0x1432	0x2000DA  	MOV	#13, W10
0x1434	0x07F815  	RCALL	_UART1_Write
;Inicializacoes_FSM.c,219 :: 		UART1_Write(0X0A);
0x1436	0x2000AA  	MOV	#10, W10
0x1438	0x07F813  	RCALL	_UART1_Write
;Inicializacoes_FSM.c,221 :: 		UART2_Init(57600);              // Initialize UART2 module at 19200 bps for GPS
0x143A	0x2E100A  	MOV	#57600, W10
0x143C	0x20000B  	MOV	#0, W11
0x143E	0x07FAB8  	RCALL	_UART2_Init
;Inicializacoes_FSM.c,222 :: 		U2MODEbits.UARTEN = 0;
0x1440	0xA9E231  	BCLR	U2MODEbits, #15
;Inicializacoes_FSM.c,223 :: 		U2RXIF_bit = 0;                  //Zerar flag de interrupções
0x1442	0xA9C087  	BCLR	U2RXIF_bit, #14
;Inicializacoes_FSM.c,224 :: 		IPC7bits.U2RXIP = 0;             // Definir prioridade (baixa)
0x1444	0x800591  	MOV	IPC7bits, W1
0x1446	0x2F8FF0  	MOV	#63743, W0
0x1448	0x608000  	AND	W1, W0, W0
0x144A	0xB7A0B2  	MOV	WREG, IPC7bits
;Inicializacoes_FSM.c,225 :: 		U2STAbits.URXISEL = 0b11;        //Interrupção a cada recebimento de caractere
0x144C	0x202320  	MOV	#lo_addr(U2STAbits), W0
0x144E	0x784090  	MOV.B	[W0], W1
0x1450	0xB3CC00  	MOV.B	#192, W0
0x1452	0x70C080  	IOR.B	W1, W0, W1
0x1454	0x202320  	MOV	#lo_addr(U2STAbits), W0
0x1456	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_FSM.c,226 :: 		IFS1bits.U2TXIF = 0;	// Clear the Transmit Interrupt Flag
0x1458	0xA9E087  	BCLR	IFS1bits, #15
;Inicializacoes_FSM.c,227 :: 		IEC1bits.U2TXIE = 1;	// Enable Transmit Interrupts
0x145A	0xA8E097  	BSET	IEC1bits, #15
;Inicializacoes_FSM.c,228 :: 		IFS1bits.U2RXIF = 0;	// Clear the Recieve Interrupt Flag
0x145C	0xA9C087  	BCLR	IFS1bits, #14
;Inicializacoes_FSM.c,229 :: 		IEC1bits.U2RXIE = 1;	// Enable Recieve Interrupts
0x145E	0xA8C097  	BSET	IEC1bits, #14
;Inicializacoes_FSM.c,230 :: 		U2MODEbits.UARTEN = 1;
0x1460	0xA8E231  	BSET	U2MODEbits, #15
;Inicializacoes_FSM.c,231 :: 		Delay_ms(1000);                  // Wait for UART2 module to stabilize
0x1462	0x200CC8  	MOV	#204, W8
0x1464	0x273987  	MOV	#29592, W7
L_InitMain2:
0x1466	0xED200E  	DEC	W7
0x1468	0x3AFFFE  	BRA NZ	L_InitMain2
0x146A	0xED2010  	DEC	W8
0x146C	0x3AFFFC  	BRA NZ	L_InitMain2
;Inicializacoes_FSM.c,235 :: 		UART2_Write_Text("$PMTK314,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*29");
0x146E	0x2082AA  	MOV	#lo_addr(?lstr2_Inicializacoes_FSM), W10
0x1470	0x07FB18  	RCALL	_UART2_Write_Text
;Inicializacoes_FSM.c,236 :: 		UART2_Write(0x0D);
0x1472	0x2000DA  	MOV	#13, W10
0x1474	0x07F7FC  	RCALL	_UART2_Write
;Inicializacoes_FSM.c,237 :: 		UART2_Write(0x0A);
0x1476	0x2000AA  	MOV	#10, W10
0x1478	0x07F7FA  	RCALL	_UART2_Write
;Inicializacoes_FSM.c,238 :: 		Delay_ms(500);
0x147A	0x200668  	MOV	#102, W8
0x147C	0x2B9CB7  	MOV	#47563, W7
L_InitMain4:
0x147E	0xED200E  	DEC	W7
0x1480	0x3AFFFE  	BRA NZ	L_InitMain4
0x1482	0xED2010  	DEC	W8
0x1484	0x3AFFFC  	BRA NZ	L_InitMain4
0x1486	0x000000  	NOP
;Inicializacoes_FSM.c,240 :: 		UART2_Write_Text("$PMTK220,200*2C");
0x1488	0x20863A  	MOV	#lo_addr(?lstr3_Inicializacoes_FSM), W10
0x148A	0x07FB0B  	RCALL	_UART2_Write_Text
;Inicializacoes_FSM.c,241 :: 		UART2_Write(0x0D);
0x148C	0x2000DA  	MOV	#13, W10
0x148E	0x07F7EF  	RCALL	_UART2_Write
;Inicializacoes_FSM.c,242 :: 		UART2_Write(0x0A);
0x1490	0x2000AA  	MOV	#10, W10
0x1492	0x07F7ED  	RCALL	_UART2_Write
;Inicializacoes_FSM.c,243 :: 		Delay_ms(500);
0x1494	0x200668  	MOV	#102, W8
0x1496	0x2B9CB7  	MOV	#47563, W7
L_InitMain6:
0x1498	0xED200E  	DEC	W7
0x149A	0x3AFFFE  	BRA NZ	L_InitMain6
0x149C	0xED2010  	DEC	W8
0x149E	0x3AFFFC  	BRA NZ	L_InitMain6
0x14A0	0x000000  	NOP
;Inicializacoes_FSM.c,249 :: 		SPI1_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_8, _SPI_PRESCALE_PRI_4,_SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_HIGH, _SPI_ACTIVE_2_IDLE);
0x14A2	0x20002D  	MOV	#2, W13
0x14A4	0xEF2018  	CLR	W12
0x14A6	0xEF2016  	CLR	W11
0x14A8	0x20020A  	MOV	#32, W10
0x14AA	0xEF2000  	CLR	W0
0x14AC	0x781F80  	PUSH	W0
0x14AE	0x200400  	MOV	#64, W0
0x14B0	0x781F80  	PUSH	W0
0x14B2	0xEF2000  	CLR	W0
0x14B4	0x781F80  	PUSH	W0
0x14B6	0xEF2000  	CLR	W0
0x14B8	0x781F80  	PUSH	W0
0x14BA	0x07FA63  	RCALL	_SPI1_Init_Advanced
0x14BC	0xB1008F  	SUB	#8, W15
;Inicializacoes_FSM.c,251 :: 		ADXL345_Init();
0x14BE	0x07FA2C  	RCALL	_ADXL345_Init
;Inicializacoes_FSM.c,256 :: 		}
L_end_InitMain:
0x14C0	0x7806CF  	POP	W13
0x14C2	0x78064F  	POP	W12
0x14C4	0x7805CF  	POP	W11
0x14C6	0x78054F  	POP	W10
0x14C8	0x060000  	RETURN
; end of _InitMain
_ADC1_Init_Advanced:
0x0D2C	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24HJ_p33_2_7.c,46 :: 		
;__Lib_ADC_1_p24HJ_p33_2_7.c,47 :: 		
0x0D2E	0x20F160  	MOV	#lo_addr(_ADC1_Get_Sample), W0
0x0D30	0x8843B0  	MOV	W0, _ADC_Get_Sample_Ptr
;__Lib_ADC_1_p24HJ_p33_2_7.c,48 :: 		
0x0D32	0x200E00  	MOV	#224, W0
0x0D34	0xB7A320  	MOV	WREG, AD1CON1
;__Lib_ADC_1_p24HJ_p33_2_7.c,49 :: 		
0x0D36	0xDD50CA  	SL	W10, #10, W1
0x0D38	0x203200  	MOV	#lo_addr(AD1CON1), W0
0x0D3A	0x708810  	IOR	W1, [W0], [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,51 :: 		
0x0D3C	0x2E0001  	MOV	#57344, W1
0x0D3E	0x203220  	MOV	#lo_addr(AD1CON2), W0
0x0D40	0x658801  	AND	W11, W1, [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,52 :: 		
0x0D42	0x21F3F0  	MOV	#7999, W0
0x0D44	0xB7A324  	MOV	WREG, AD1CON3
;__Lib_ADC_1_p24HJ_p33_2_7.c,53 :: 		
0x0D46	0xEF2332  	CLR	AD1CON4
;__Lib_ADC_1_p24HJ_p33_2_7.c,54 :: 		
0x0D48	0xEF2330  	CLR	AD1CSSL
;__Lib_ADC_1_p24HJ_p33_2_7.c,55 :: 		
0x0D4A	0xA8E321  	BSET	AD1CON1, #15
;__Lib_ADC_1_p24HJ_p33_2_7.c,56 :: 		
L_end_ADC1_Init_Advanced:
0x0D4C	0xFA8000  	ULNK
0x0D4E	0x060000  	RETURN
; end of _ADC1_Init_Advanced
_UART1_Init:
0x0B88	0xFA0008  	LNK	#8
;__Lib_UART_12_p24_p33.c,145 :: 		
;__Lib_UART_12_p24_p33.c,148 :: 		
0x0B8A	0x204600  	MOV	#lo_addr(_UART1_Write), W0
0x0B8C	0x8843E0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,149 :: 		
0x0B8E	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x0B90	0x8843D0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,150 :: 		
0x0B92	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0B94	0x8843C0  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,151 :: 		
0x0B96	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0B98	0x8843F0  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,156 :: 		
0x0B9A	0xEF2220  	CLR	U1MODE
;__Lib_UART_12_p24_p33.c,157 :: 		
0x0B9C	0x280000  	MOV	#32768, W0
0x0B9E	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_12_p24_p33.c,161 :: 		
0x0BA0	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_12_p24_p33.c,162 :: 		
0x0BA2	0x07FC20  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0BA4	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,164 :: 		
0x0BA6	0x203E80  	MOV	#1000, W0
0x0BA8	0x200001  	MOV	#0, W1
0x0BAA	0x07FC1F  	RCALL	__Multiply_32x32
0x0BAC	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,166 :: 		
0x0BAE	0x200051  	MOV	#5, W1
0x0BB0	0x470060  	ADD	W14, #0, W0
0x0BB2	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init83:
0x0BB4	0xE90081  	DEC	W1, W1
0x0BB6	0x350003  	BRA LT	L__UART1_Init84
0x0BB8	0xD01810  	SL	[W0], [W0++]
0x0BBA	0xD29010  	RLC	[W0], [W0--]
0x0BBC	0x37FFFB  	BRA	L__UART1_Init83
L__UART1_Init84:
;__Lib_UART_12_p24_p33.c,168 :: 		
0x0BBE	0xBE9F82  	PUSH.D	W2
0x0BC0	0xBE9F8A  	PUSH.D	W10
0x0BC2	0xBE0002  	MOV.D	W2, W0
0x0BC4	0x90010E  	MOV	[W14+0], W2
0x0BC6	0x90019E  	MOV	[W14+2], W3
0x0BC8	0xEB0200  	CLR	W4
0x0BCA	0x07FBB0  	RCALL	__Modulus_32x32
0x0BCC	0xBE054F  	POP.D	W10
0x0BCE	0xBE014F  	POP.D	W2
0x0BD0	0x980720  	MOV	W0, [W14+4]
0x0BD2	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,169 :: 		
0x0BD4	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0BD6	0xBE0002  	MOV.D	W2, W0
0x0BD8	0x90010E  	MOV	[W14+0], W2
0x0BDA	0x90019E  	MOV	[W14+2], W3
0x0BDC	0xEB0200  	CLR	W4
0x0BDE	0x07FBD2  	RCALL	__Divide_32x32
0x0BE0	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0BE2	0x780180  	MOV	W0, W3
0x0BE4	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,171 :: 		
0x0BE6	0x470060  	ADD	W14, #0, W0
0x0BE8	0x7800B0  	MOV	[W0++], W1
0x0BEA	0x780120  	MOV	[W0--], W2
0x0BEC	0xD10102  	LSR	W2, W2
0x0BEE	0xD38081  	RRC	W1, W1
0x0BF0	0x470064  	ADD	W14, #4, W0
0x0BF2	0xE10830  	CP	W1, [W0++]
0x0BF4	0xE19020  	CPB	W2, [W0--]
0x0BF6	0x310004  	BRA GEU	L__UART1_Init62
L__UART1_Init85:
;__Lib_UART_12_p24_p33.c,172 :: 		
0x0BF8	0x418061  	ADD	W3, #1, W0
0x0BFA	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 4 (W2)
0x0BFC	0xBE0100  	MOV.D	W0, W2
; tmp end address is: 4 (W2)
0x0BFE	0x370002  	BRA	L_UART1_Init13
L__UART1_Init62:
;__Lib_UART_12_p24_p33.c,171 :: 		
0x0C00	0x780103  	MOV	W3, W2
0x0C02	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,172 :: 		
L_UART1_Init13:
;__Lib_UART_12_p24_p33.c,175 :: 		
; tmp start address is: 4 (W2)
0x0C04	0x718002  	IOR	W3, W2, W0
0x0C06	0x3A002F  	BRA NZ	L__UART1_Init64
L__UART1_Init86:
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,177 :: 		
0x0C08	0x07FBED  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0C0A	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,179 :: 		
0x0C0C	0x203E80  	MOV	#1000, W0
0x0C0E	0x200001  	MOV	#0, W1
0x0C10	0x07FBEC  	RCALL	__Multiply_32x32
0x0C12	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,181 :: 		
0x0C14	0x200031  	MOV	#3, W1
0x0C16	0x470060  	ADD	W14, #0, W0
0x0C18	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init87:
0x0C1A	0xE90081  	DEC	W1, W1
0x0C1C	0x350003  	BRA LT	L__UART1_Init88
0x0C1E	0xD01810  	SL	[W0], [W0++]
0x0C20	0xD29010  	RLC	[W0], [W0--]
0x0C22	0x37FFFB  	BRA	L__UART1_Init87
L__UART1_Init88:
;__Lib_UART_12_p24_p33.c,183 :: 		
0x0C24	0xBE9F82  	PUSH.D	W2
0x0C26	0xBE0002  	MOV.D	W2, W0
0x0C28	0x90010E  	MOV	[W14+0], W2
0x0C2A	0x90019E  	MOV	[W14+2], W3
0x0C2C	0xEB0200  	CLR	W4
0x0C2E	0x07FB7E  	RCALL	__Modulus_32x32
0x0C30	0xBE014F  	POP.D	W2
0x0C32	0x980720  	MOV	W0, [W14+4]
0x0C34	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,184 :: 		
0x0C36	0xBE0002  	MOV.D	W2, W0
0x0C38	0x90010E  	MOV	[W14+0], W2
0x0C3A	0x90019E  	MOV	[W14+2], W3
0x0C3C	0xEB0200  	CLR	W4
0x0C3E	0x07FBA2  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0C40	0x780180  	MOV	W0, W3
0x0C42	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,186 :: 		
0x0C44	0x470060  	ADD	W14, #0, W0
0x0C46	0x7800B0  	MOV	[W0++], W1
0x0C48	0x780120  	MOV	[W0--], W2
0x0C4A	0xD10102  	LSR	W2, W2
0x0C4C	0xD38081  	RRC	W1, W1
0x0C4E	0x470064  	ADD	W14, #4, W0
0x0C50	0xE10830  	CP	W1, [W0++]
0x0C52	0xE19020  	CPB	W2, [W0--]
0x0C54	0x310004  	BRA GEU	L__UART1_Init63
L__UART1_Init89:
;__Lib_UART_12_p24_p33.c,187 :: 		
0x0C56	0x418061  	ADD	W3, #1, W0
0x0C58	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 4 (W2)
0x0C5A	0xBE0100  	MOV.D	W0, W2
; tmp end address is: 4 (W2)
0x0C5C	0x370002  	BRA	L_UART1_Init15
L__UART1_Init63:
;__Lib_UART_12_p24_p33.c,186 :: 		
0x0C5E	0x780103  	MOV	W3, W2
0x0C60	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,187 :: 		
L_UART1_Init15:
;__Lib_UART_12_p24_p33.c,189 :: 		
; tmp start address is: 4 (W2)
0x0C62	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,190 :: 		
0x0C64	0x370000  	BRA	L_UART1_Init14
L__UART1_Init64:
;__Lib_UART_12_p24_p33.c,175 :: 		
;__Lib_UART_12_p24_p33.c,190 :: 		
L_UART1_Init14:
;__Lib_UART_12_p24_p33.c,192 :: 		
; tmp start address is: 4 (W2)
0x0C66	0x510061  	SUB	W2, #1, W0
0x0C68	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0C6A	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,195 :: 		
0x0C6C	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_12_p24_p33.c,197 :: 		
0x0C6E	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_12_p24_p33.c,198 :: 		
0x0C70	0xA84223  	BSET	U1STA, #10
;__Lib_UART_12_p24_p33.c,200 :: 		
0x0C72	0x07FBB1  	RCALL	_Delay_100ms
0x0C74	0x07FBB0  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,202 :: 		
L_end_UART1_Init:
0x0C76	0xFA8000  	ULNK
0x0C78	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x03E4	0x238800  	MOV	#14464, W0
0x03E6	0x200011  	MOV	#1, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x03E8	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x03D6	0x200158  	MOV	#21, W8
0x03D8	0x2585B7  	MOV	#22619, W7
L_Delay_100ms33:
0x03DA	0xED200E  	DEC	W7
0x03DC	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x03DE	0xED2010  	DEC	W8
0x03E0	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x03E2	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x03EA	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x03EC	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x03EE	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x03F0	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x03F2	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x03F4	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x03F6	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x03F8	0xFA8000  	ULNK
0x03FA	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x032C	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x032E	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0330	0x000000040380  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0334	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x0336	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x0338	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x033A	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x033C	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x033E	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0340	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0342	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x0344	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x0346	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x0348	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x034A	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x034C	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x034E	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0350	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0352	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x0354	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x0356	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x0358	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x035A	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x035C	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x035E	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0360	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x0362	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x0364	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x0366	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x0368	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x036A	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x036C	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x036E	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x0370	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x0372	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x0374	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x0376	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x0378	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x037A	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x037C	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x037E	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0380	0xFA8000  	ULNK
0x0382	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x0384	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x0386	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x0388	0x0000000403D2  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x038C	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x038E	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0390	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x0392	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x0394	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x0396	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x0398	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x039A	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x039C	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x039E	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x03A0	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x03A2	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x03A4	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x03A6	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x03A8	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x03AA	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x03AC	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x03AE	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x03B0	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x03B2	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x03B4	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x03B6	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x03B8	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x03BA	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x03BC	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x03BE	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x03C0	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x03C2	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x03C4	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x03C6	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x03C8	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x03CA	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x03CC	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x03CE	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x03D0	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x03D2	0xFA8000  	ULNK
0x03D4	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Write_Text:
0x0E2E	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,76 :: 		
;__Lib_UART_12_p24_p33.c,77 :: 		
; counter start address is: 2 (W1)
0x0E30	0xEF2002  	CLR	W1
;__Lib_UART_12_p24_p33.c,79 :: 		
; data_ start address is: 0 (W0)
0x0E32	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,80 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x0E34	0xE10460  	CP.B	W0, #0
0x0E36	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text71:
;__Lib_UART_12_p24_p33.c,81 :: 		
0x0E38	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0E3A	0xFB8500  	ZE	W0, W10
0x0E3C	0x07FB11  	RCALL	_UART1_Write
0x0E3E	0x78054F  	POP	W10
;__Lib_UART_12_p24_p33.c,82 :: 		
0x0E40	0x40C061  	ADD.B	W1, #1, W0
0x0E42	0x784080  	MOV.B	W0, W1
;__Lib_UART_12_p24_p33.c,83 :: 		
0x0E44	0xFB8000  	ZE	W0, W0
0x0E46	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0E48	0x784010  	MOV.B	[W0], W0
;__Lib_UART_12_p24_p33.c,84 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0E4A	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_12_p24_p33.c,85 :: 		
L_end_UART1_Write_Text:
0x0E4C	0xFA8000  	ULNK
0x0E4E	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x0460	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,70 :: 		
;__Lib_UART_12_p24_p33.c,71 :: 		
L_UART1_Write0:
0x0462	0xAF0223  	BTSC	U1STA, #8
0x0464	0x370001  	BRA	L_UART1_Write1
0x0466	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p24_p33.c,72 :: 		
0x0468	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_12_p24_p33.c,73 :: 		
L_end_UART1_Write:
0x046A	0xFA8000  	ULNK
0x046C	0x060000  	RETURN
; end of _UART1_Write
_UART2_Init:
0x09B0	0xFA0008  	LNK	#8
;__Lib_UART_12_p24_p33.c,380 :: 		
;__Lib_UART_12_p24_p33.c,383 :: 		
0x09B2	0x2046E0  	MOV	#lo_addr(_UART2_Write), W0
0x09B4	0x8843E0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,384 :: 		
0x09B6	0x2FFFF0  	MOV	#lo_addr(_UART2_Read), W0
0x09B8	0x8843D0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,385 :: 		
0x09BA	0x2FFFF0  	MOV	#lo_addr(_UART2_Data_Ready), W0
0x09BC	0x8843C0  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,386 :: 		
0x09BE	0x2FFFF0  	MOV	#lo_addr(_UART2_Tx_Idle), W0
0x09C0	0x8843F0  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,391 :: 		
0x09C2	0xEF2230  	CLR	U2MODE
;__Lib_UART_12_p24_p33.c,392 :: 		
0x09C4	0x280000  	MOV	#32768, W0
0x09C6	0xB7A232  	MOV	WREG, U2STA
;__Lib_UART_12_p24_p33.c,396 :: 		
0x09C8	0xA96230  	BCLR	U2MODE, #3
;__Lib_UART_12_p24_p33.c,397 :: 		
0x09CA	0x07FD0C  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x09CC	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,399 :: 		
0x09CE	0x203E80  	MOV	#1000, W0
0x09D0	0x200001  	MOV	#0, W1
0x09D2	0x07FD0B  	RCALL	__Multiply_32x32
0x09D4	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,401 :: 		
0x09D6	0x200051  	MOV	#5, W1
0x09D8	0x470060  	ADD	W14, #0, W0
0x09DA	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init120:
0x09DC	0xE90081  	DEC	W1, W1
0x09DE	0x350003  	BRA LT	L__UART2_Init121
0x09E0	0xD01810  	SL	[W0], [W0++]
0x09E2	0xD29010  	RLC	[W0], [W0--]
0x09E4	0x37FFFB  	BRA	L__UART2_Init120
L__UART2_Init121:
;__Lib_UART_12_p24_p33.c,403 :: 		
0x09E6	0xBE9F82  	PUSH.D	W2
0x09E8	0xBE9F8A  	PUSH.D	W10
0x09EA	0xBE0002  	MOV.D	W2, W0
0x09EC	0x90010E  	MOV	[W14+0], W2
0x09EE	0x90019E  	MOV	[W14+2], W3
0x09F0	0xEB0200  	CLR	W4
0x09F2	0x07FC9C  	RCALL	__Modulus_32x32
0x09F4	0xBE054F  	POP.D	W10
0x09F6	0xBE014F  	POP.D	W2
0x09F8	0x980720  	MOV	W0, [W14+4]
0x09FA	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,404 :: 		
0x09FC	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x09FE	0xBE0002  	MOV.D	W2, W0
0x0A00	0x90010E  	MOV	[W14+0], W2
0x0A02	0x90019E  	MOV	[W14+2], W3
0x0A04	0xEB0200  	CLR	W4
0x0A06	0x07FCBE  	RCALL	__Divide_32x32
0x0A08	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0A0A	0x780180  	MOV	W0, W3
0x0A0C	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,406 :: 		
0x0A0E	0x470060  	ADD	W14, #0, W0
0x0A10	0x7800B0  	MOV	[W0++], W1
0x0A12	0x780120  	MOV	[W0--], W2
0x0A14	0xD10102  	LSR	W2, W2
0x0A16	0xD38081  	RRC	W1, W1
0x0A18	0x470064  	ADD	W14, #4, W0
0x0A1A	0xE10830  	CP	W1, [W0++]
0x0A1C	0xE19020  	CPB	W2, [W0--]
0x0A1E	0x310004  	BRA GEU	L__UART2_Init66
L__UART2_Init122:
;__Lib_UART_12_p24_p33.c,407 :: 		
0x0A20	0x418061  	ADD	W3, #1, W0
0x0A22	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 4 (W2)
0x0A24	0xBE0100  	MOV.D	W0, W2
; tmp end address is: 4 (W2)
0x0A26	0x370002  	BRA	L_UART2_Init38
L__UART2_Init66:
;__Lib_UART_12_p24_p33.c,406 :: 		
0x0A28	0x780103  	MOV	W3, W2
0x0A2A	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,407 :: 		
L_UART2_Init38:
;__Lib_UART_12_p24_p33.c,410 :: 		
; tmp start address is: 4 (W2)
0x0A2C	0x718002  	IOR	W3, W2, W0
0x0A2E	0x3A002F  	BRA NZ	L__UART2_Init68
L__UART2_Init123:
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,412 :: 		
0x0A30	0x07FCD9  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0A32	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,414 :: 		
0x0A34	0x203E80  	MOV	#1000, W0
0x0A36	0x200001  	MOV	#0, W1
0x0A38	0x07FCD8  	RCALL	__Multiply_32x32
0x0A3A	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,416 :: 		
0x0A3C	0x200031  	MOV	#3, W1
0x0A3E	0x470060  	ADD	W14, #0, W0
0x0A40	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init124:
0x0A42	0xE90081  	DEC	W1, W1
0x0A44	0x350003  	BRA LT	L__UART2_Init125
0x0A46	0xD01810  	SL	[W0], [W0++]
0x0A48	0xD29010  	RLC	[W0], [W0--]
0x0A4A	0x37FFFB  	BRA	L__UART2_Init124
L__UART2_Init125:
;__Lib_UART_12_p24_p33.c,418 :: 		
0x0A4C	0xBE9F82  	PUSH.D	W2
0x0A4E	0xBE0002  	MOV.D	W2, W0
0x0A50	0x90010E  	MOV	[W14+0], W2
0x0A52	0x90019E  	MOV	[W14+2], W3
0x0A54	0xEB0200  	CLR	W4
0x0A56	0x07FC6A  	RCALL	__Modulus_32x32
0x0A58	0xBE014F  	POP.D	W2
0x0A5A	0x980720  	MOV	W0, [W14+4]
0x0A5C	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,419 :: 		
0x0A5E	0xBE0002  	MOV.D	W2, W0
0x0A60	0x90010E  	MOV	[W14+0], W2
0x0A62	0x90019E  	MOV	[W14+2], W3
0x0A64	0xEB0200  	CLR	W4
0x0A66	0x07FC8E  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0A68	0x780180  	MOV	W0, W3
0x0A6A	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,421 :: 		
0x0A6C	0x470060  	ADD	W14, #0, W0
0x0A6E	0x7800B0  	MOV	[W0++], W1
0x0A70	0x780120  	MOV	[W0--], W2
0x0A72	0xD10102  	LSR	W2, W2
0x0A74	0xD38081  	RRC	W1, W1
0x0A76	0x470064  	ADD	W14, #4, W0
0x0A78	0xE10830  	CP	W1, [W0++]
0x0A7A	0xE19020  	CPB	W2, [W0--]
0x0A7C	0x310004  	BRA GEU	L__UART2_Init67
L__UART2_Init126:
;__Lib_UART_12_p24_p33.c,422 :: 		
0x0A7E	0x418061  	ADD	W3, #1, W0
0x0A80	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 4 (W2)
0x0A82	0xBE0100  	MOV.D	W0, W2
; tmp end address is: 4 (W2)
0x0A84	0x370002  	BRA	L_UART2_Init40
L__UART2_Init67:
;__Lib_UART_12_p24_p33.c,421 :: 		
0x0A86	0x780103  	MOV	W3, W2
0x0A88	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,422 :: 		
L_UART2_Init40:
;__Lib_UART_12_p24_p33.c,424 :: 		
; tmp start address is: 4 (W2)
0x0A8A	0xA86230  	BSET	U2MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,425 :: 		
0x0A8C	0x370000  	BRA	L_UART2_Init39
L__UART2_Init68:
;__Lib_UART_12_p24_p33.c,410 :: 		
;__Lib_UART_12_p24_p33.c,425 :: 		
L_UART2_Init39:
;__Lib_UART_12_p24_p33.c,427 :: 		
; tmp start address is: 4 (W2)
0x0A8E	0x510061  	SUB	W2, #1, W0
0x0A90	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0A92	0x8811C0  	MOV	W0, U2BRG
; tmp end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,430 :: 		
0x0A94	0xA92232  	BCLR	U2STA, #1
;__Lib_UART_12_p24_p33.c,432 :: 		
0x0A96	0xA8E231  	BSET	U2MODE, #15
;__Lib_UART_12_p24_p33.c,433 :: 		
0x0A98	0xA84233  	BSET	U2STA, #10
;__Lib_UART_12_p24_p33.c,435 :: 		
0x0A9A	0x07FC9D  	RCALL	_Delay_100ms
0x0A9C	0x07FC9C  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,437 :: 		
L_end_UART2_Init:
0x0A9E	0xFA8000  	ULNK
0x0AA0	0x060000  	RETURN
; end of _UART2_Init
_UART2_Write_Text:
0x0AA2	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,311 :: 		
;__Lib_UART_12_p24_p33.c,312 :: 		
; counter start address is: 2 (W1)
0x0AA4	0xEF2002  	CLR	W1
;__Lib_UART_12_p24_p33.c,314 :: 		
; data_ start address is: 0 (W0)
0x0AA6	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,315 :: 		
L_UART2_Write_Text27:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x0AA8	0xE10460  	CP.B	W0, #0
0x0AAA	0x32000A  	BRA Z	L_UART2_Write_Text28
L__UART2_Write_Text108:
;__Lib_UART_12_p24_p33.c,316 :: 		
0x0AAC	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0AAE	0xFB8500  	ZE	W0, W10
0x0AB0	0x07FCDE  	RCALL	_UART2_Write
0x0AB2	0x78054F  	POP	W10
;__Lib_UART_12_p24_p33.c,317 :: 		
0x0AB4	0x40C061  	ADD.B	W1, #1, W0
0x0AB6	0x784080  	MOV.B	W0, W1
;__Lib_UART_12_p24_p33.c,318 :: 		
0x0AB8	0xFB8000  	ZE	W0, W0
0x0ABA	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0ABC	0x784010  	MOV.B	[W0], W0
;__Lib_UART_12_p24_p33.c,319 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0ABE	0x37FFF4  	BRA	L_UART2_Write_Text27
L_UART2_Write_Text28:
;__Lib_UART_12_p24_p33.c,320 :: 		
L_end_UART2_Write_Text:
0x0AC0	0xFA8000  	ULNK
0x0AC2	0x060000  	RETURN
; end of _UART2_Write_Text
_UART2_Write:
0x046E	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,305 :: 		
;__Lib_UART_12_p24_p33.c,306 :: 		
L_UART2_Write25:
0x0470	0xAF0233  	BTSC	U2STA, #8
0x0472	0x370001  	BRA	L_UART2_Write26
0x0474	0x37FFFD  	BRA	L_UART2_Write25
L_UART2_Write26:
;__Lib_UART_12_p24_p33.c,307 :: 		
0x0476	0x8811AA  	MOV	W10, U2TXREG
;__Lib_UART_12_p24_p33.c,308 :: 		
L_end_UART2_Write:
0x0478	0xFA8000  	ULNK
0x047A	0x060000  	RETURN
; end of _UART2_Write
_SPI1_Init_Advanced:
0x0982	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,123 :: 		
;__Lib_SPI_12.c,126 :: 		
; slave_select start address is: 2 (W1)
0x0984	0x97B8CE  	MOV	[W14-8], W1
; data_sample start address is: 8 (W4)
0x0986	0x97BA3E  	MOV	[W14-10], W4
; clock_idle start address is: 4 (W2)
0x0988	0x97B92E  	MOV	[W14-12], W2
; edge start address is: 6 (W3)
0x098A	0x97B99E  	MOV	[W14-14], W3
0x098C	0xEF2240  	CLR	SPI1STAT
;__Lib_SPI_12.c,127 :: 		
0x098E	0xEF2242  	CLR	SPI1CON
;__Lib_SPI_12.c,129 :: 		
0x0990	0x202000  	MOV	#lo_addr(_SPI1_Read), W0
0x0992	0x884410  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_12.c,130 :: 		
0x0994	0x202180  	MOV	#lo_addr(_SPI1_Write), W0
0x0996	0x884400  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_12.c,132 :: 		
0x0998	0x75000B  	IOR	W10, W11, W0
0x099A	0x70000C  	IOR	W0, W12, W0
0x099C	0x70000D  	IOR	W0, W13, W0
0x099E	0x700001  	IOR	W0, W1, W0
; slave_select end address is: 2 (W1)
0x09A0	0x700004  	IOR	W0, W4, W0
; data_sample end address is: 8 (W4)
;__Lib_SPI_12.c,133 :: 		
0x09A2	0x700082  	IOR	W0, W2, W1
; clock_idle end address is: 4 (W2)
0x09A4	0x202420  	MOV	#lo_addr(SPI1CON), W0
0x09A6	0x708803  	IOR	W1, W3, [W0]
; edge end address is: 6 (W3)
;__Lib_SPI_12.c,135 :: 		
0x09A8	0xA9C240  	BCLR	SPI1STAT, #6
;__Lib_SPI_12.c,136 :: 		
0x09AA	0xA8E241  	BSET	SPI1STAT, #15
;__Lib_SPI_12.c,138 :: 		
L_end_SPI1_Init_Advanced:
0x09AC	0xFA8000  	ULNK
0x09AE	0x060000  	RETURN
; end of _SPI1_Init_Advanced
_ADXL345_Init:
;Funcoes_ADXL.c,65 :: 		void ADXL345_Init()
;Funcoes_ADXL.c,68 :: 		ADXL345_Write(_POWER_CTL, 0x00);
0x0918	0x781F8A  	PUSH	W10
0x091A	0x781F8B  	PUSH	W11
0x091C	0xEF2016  	CLR	W11
0x091E	0xB3C2DA  	MOV.B	#45, W10
0x0920	0x07FDAD  	RCALL	_ADXL345_Write
;Funcoes_ADXL.c,71 :: 		ADXL345_Write(_DATA_FORMAT, 0x02);
0x0922	0xB3C02B  	MOV.B	#2, W11
0x0924	0xB3C31A  	MOV.B	#49, W10
0x0926	0x07FDAA  	RCALL	_ADXL345_Write
;Funcoes_ADXL.c,74 :: 		ADXL345_Write(_BW_RATE, _SPEED_100);
0x0928	0xB3C0AB  	MOV.B	#10, W11
0x092A	0xB3C2CA  	MOV.B	#44, W10
0x092C	0x07FDA7  	RCALL	_ADXL345_Write
;Funcoes_ADXL.c,77 :: 		ADXL345_Write(_POWER_CTL, 0x08);
0x092E	0xB3C08B  	MOV.B	#8, W11
0x0930	0xB3C2DA  	MOV.B	#45, W10
0x0932	0x07FDA4  	RCALL	_ADXL345_Write
;Funcoes_ADXL.c,78 :: 		}
L_end_ADXL345_Init:
0x0934	0x7805CF  	POP	W11
0x0936	0x78054F  	POP	W10
0x0938	0x060000  	RETURN
; end of _ADXL345_Init
_ADXL345_Write:
;Funcoes_ADXL.c,29 :: 		void ADXL345_Write(unsigned short address, unsigned short data1) {
;Funcoes_ADXL.c,30 :: 		unsigned short internal = 0;
0x047C	0x781F8A  	PUSH	W10
;Funcoes_ADXL.c,31 :: 		internal = address | _SPI_WRITE;                 // Register and Write bit
0x047E	0xFB800A  	ZE	W10, W0
;Funcoes_ADXL.c,33 :: 		ADXL_CS = 0;
0x0480	0xA9A2D4  	BCLR	LATC5_bit, #5
;Funcoes_ADXL.c,34 :: 		SPI1_Write(internal);
0x0482	0xFB8500  	ZE	W0, W10
0x0484	0x07FEC9  	RCALL	_SPI1_Write
;Funcoes_ADXL.c,35 :: 		SPI1_Write(data1);
0x0486	0xFB850B  	ZE	W11, W10
0x0488	0x07FEC7  	RCALL	_SPI1_Write
;Funcoes_ADXL.c,36 :: 		ADXL_CS = 1;
0x048A	0xA8A2D4  	BSET	LATC5_bit, #5
;Funcoes_ADXL.c,37 :: 		}
L_end_ADXL345_Write:
0x048C	0x78054F  	POP	W10
0x048E	0x060000  	RETURN
; end of _ADXL345_Write
_SPI1_Write:
0x0218	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,111 :: 		
;__Lib_SPI_12.c,112 :: 		
0x021A	0x07FFF2  	RCALL	_SPI1_Read
;__Lib_SPI_12.c,119 :: 		
L_end_SPI1_Write:
0x021C	0xFA8000  	ULNK
0x021E	0x060000  	RETURN
; end of _SPI1_Write
_SPI1_Read:
0x0200	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,99 :: 		
;__Lib_SPI_12.c,101 :: 		
0x0202	0xA9C240  	BCLR	SPI1STAT, #6
;__Lib_SPI_12.c,103 :: 		
L_SPI1_Read0:
0x0204	0xAE2240  	BTSS	SPI1STAT, #1
0x0206	0x370001  	BRA	L_SPI1_Read1
0x0208	0x37FFFD  	BRA	L_SPI1_Read0
L_SPI1_Read1:
;__Lib_SPI_12.c,104 :: 		
0x020A	0x88124A  	MOV	W10, SPI1BUF
;__Lib_SPI_12.c,105 :: 		
L_SPI1_Read2:
0x020C	0xAF0240  	BTSC	SPI1STAT, #0
0x020E	0x370001  	BRA	L_SPI1_Read3
0x0210	0x37FFFD  	BRA	L_SPI1_Read2
L_SPI1_Read3:
;__Lib_SPI_12.c,107 :: 		
0x0212	0xBF8248  	MOV	SPI1BUF, WREG
;__Lib_SPI_12.c,109 :: 		
L_end_SPI1_Read:
0x0214	0xFA8000  	ULNK
0x0216	0x060000  	RETURN
; end of _SPI1_Read
_ECAN1Read:
0x1038	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,1180 :: 		
;__Lib_ECAN_1.c,1185 :: 		
; save_win start address is: 4 (W2)
0x103A	0xEF2004  	CLR	W2
0x103C	0xAF0400  	BTSC	C1CTRL1bits, #0
0x103E	0xEC2004  	INC	W2
;__Lib_ECAN_1.c,1187 :: 		
0x1040	0xA90400  	BCLR	C1CTRL1bits, #0
;__Lib_ECAN_1.c,1190 :: 		
0x1042	0xEF2000  	CLR	W0
0x1044	0x780E80  	MOV	W0, [W13]
;__Lib_ECAN_1.c,1193 :: 		
; rxfull start address is: 6 (W3)
0x1046	0xEF2006  	CLR	W3
; rxfull end address is: 6 (W3)
; save_win end address is: 4 (W2)
L_ECAN1Read64:
; rxfull start address is: 6 (W3)
; save_win start address is: 4 (W2)
0x1048	0xE11868  	CP	W3, #8
0x104A	0x31001D  	BRA GEU	L__ECAN1Read86
L__ECAN1Read123:
;__Lib_ECAN_1.c,1197 :: 		
0x104C	0xDE1841  	LSR	W3, #1, W0
0x104E	0xDD00C1  	SL	W0, #1, W1
0x1050	0x204300  	MOV	#lo_addr(C1TR01CON), W0
0x1052	0x400001  	ADD	W0, W1, W0
; temp start address is: 8 (W4)
0x1054	0x780210  	MOV	[W0], W4
;__Lib_ECAN_1.c,1198 :: 		
0x1056	0xA77010  	BTSC	[W0], #7
0x1058	0x370008  	BRA	L_ECAN1Read67
;__Lib_ECAN_1.c,1199 :: 		
0x105A	0x200010  	MOV	#1, W0
0x105C	0xDD0083  	SL	W0, W3, W1
0x105E	0x204200  	MOV	#lo_addr(C1RXFUL1), W0
0x1060	0x608010  	AND	W1, [W0], W0
0x1062	0xE20000  	CP0	W0
0x1064	0x320002  	BRA Z	L_ECAN1Read68
L__ECAN1Read124:
; temp end address is: 8 (W4)
;__Lib_ECAN_1.c,1200 :: 		
0x1066	0x780203  	MOV	W3, W4
0x1068	0x37000F  	BRA	L_ECAN1Read65
;__Lib_ECAN_1.c,1201 :: 		
L_ECAN1Read68:
;__Lib_ECAN_1.c,1202 :: 		
; temp start address is: 8 (W4)
L_ECAN1Read67:
;__Lib_ECAN_1.c,1203 :: 		
0x106A	0xAFE009  	BTSC	W4, #15
0x106C	0x370009  	BRA	L_ECAN1Read69
; temp end address is: 8 (W4)
;__Lib_ECAN_1.c,1204 :: 		
0x106E	0x4180E1  	ADD	W3, #1, W1
0x1070	0x200010  	MOV	#1, W0
0x1072	0xDD0081  	SL	W0, W1, W1
0x1074	0x204200  	MOV	#lo_addr(C1RXFUL1), W0
0x1076	0x608010  	AND	W1, [W0], W0
0x1078	0x320003  	BRA Z	L_ECAN1Read70
L__ECAN1Read125:
;__Lib_ECAN_1.c,1205 :: 		
; rxfull start address is: 0 (W0)
0x107A	0x418061  	ADD	W3, #1, W0
; rxfull end address is: 6 (W3)
;__Lib_ECAN_1.c,1206 :: 		
0x107C	0x780200  	MOV	W0, W4
; rxfull end address is: 0 (W0)
0x107E	0x370004  	BRA	L_ECAN1Read65
;__Lib_ECAN_1.c,1207 :: 		
L_ECAN1Read70:
;__Lib_ECAN_1.c,1208 :: 		
; rxfull start address is: 6 (W3)
L_ECAN1Read69:
;__Lib_ECAN_1.c,1193 :: 		
; rxfull start address is: 0 (W0)
0x1080	0x418062  	ADD	W3, #2, W0
; rxfull end address is: 6 (W3)
;__Lib_ECAN_1.c,1209 :: 		
; rxfull end address is: 0 (W0)
0x1082	0x780180  	MOV	W0, W3
0x1084	0x37FFE1  	BRA	L_ECAN1Read64
L__ECAN1Read86:
;__Lib_ECAN_1.c,1193 :: 		
0x1086	0x780203  	MOV	W3, W4
;__Lib_ECAN_1.c,1209 :: 		
L_ECAN1Read65:
;__Lib_ECAN_1.c,1210 :: 		
; rxfull start address is: 8 (W4)
0x1088	0xE12068  	CP	W4, #8
0x108A	0x39001A  	BRA LTU	L__ECAN1Read87
L__ECAN1Read126:
;__Lib_ECAN_1.c,1211 :: 		
0x108C	0x200084  	MOV	#8, W4
; save_win end address is: 4 (W2)
; rxfull end address is: 8 (W4)
0x108E	0x780182  	MOV	W2, W3
L_ECAN1Read72:
; rxfull start address is: 8 (W4)
; save_win start address is: 6 (W3)
0x1090	0x208740  	MOV	#lo_addr(__Lib_ECAN_1_Ecan1RAMBufferSize), W0
0x1092	0xE12010  	CP	W4, [W0]
0x1094	0x310013  	BRA GEU	L_ECAN1Read73
L__ECAN1Read127:
;__Lib_ECAN_1.c,1212 :: 		
0x1096	0xE12070  	CP	W4, #16
0x1098	0x310007  	BRA GEU	L_ECAN1Read75
L__ECAN1Read128:
;__Lib_ECAN_1.c,1213 :: 		
0x109A	0x200010  	MOV	#1, W0
0x109C	0xDD0084  	SL	W0, W4, W1
0x109E	0x204200  	MOV	#lo_addr(C1RXFUL1), W0
0x10A0	0x608010  	AND	W1, [W0], W0
0x10A2	0x320001  	BRA Z	L_ECAN1Read76
L__ECAN1Read129:
;__Lib_ECAN_1.c,1214 :: 		
0x10A4	0x37000B  	BRA	L_ECAN1Read73
L_ECAN1Read76:
;__Lib_ECAN_1.c,1215 :: 		
0x10A6	0x370007  	BRA	L_ECAN1Read77
L_ECAN1Read75:
;__Lib_ECAN_1.c,1217 :: 		
0x10A8	0x6200EF  	AND	W4, #15, W1
0x10AA	0x200010  	MOV	#1, W0
0x10AC	0xDD0081  	SL	W0, W1, W1
0x10AE	0x204220  	MOV	#lo_addr(C1RXFUL2), W0
0x10B0	0x608010  	AND	W1, [W0], W0
0x10B2	0x320001  	BRA Z	L_ECAN1Read78
L__ECAN1Read130:
;__Lib_ECAN_1.c,1218 :: 		
0x10B4	0x370003  	BRA	L_ECAN1Read73
L_ECAN1Read78:
L_ECAN1Read77:
;__Lib_ECAN_1.c,1211 :: 		
; rxfull start address is: 0 (W0)
0x10B6	0x420061  	ADD	W4, #1, W0
; rxfull end address is: 8 (W4)
;__Lib_ECAN_1.c,1219 :: 		
; rxfull end address is: 0 (W0)
0x10B8	0x780200  	MOV	W0, W4
0x10BA	0x37FFEA  	BRA	L_ECAN1Read72
L_ECAN1Read73:
;__Lib_ECAN_1.c,1220 :: 		
; rxfull start address is: 8 (W4)
0x10BC	0x780283  	MOV	W3, W5
; rxfull end address is: 8 (W4)
0x10BE	0x370001  	BRA	L_ECAN1Read71
; save_win end address is: 6 (W3)
L__ECAN1Read87:
;__Lib_ECAN_1.c,1210 :: 		
0x10C0	0x780282  	MOV	W2, W5
;__Lib_ECAN_1.c,1220 :: 		
L_ECAN1Read71:
;__Lib_ECAN_1.c,1221 :: 		
; rxfull start address is: 8 (W4)
; save_win start address is: 10 (W5)
0x10C2	0x208740  	MOV	#lo_addr(__Lib_ECAN_1_Ecan1RAMBufferSize), W0
0x10C4	0xE12010  	CP	W4, [W0]
0x10C6	0x390002  	BRA LTU	L_ECAN1Read79
L__ECAN1Read131:
; rxfull end address is: 8 (W4)
; save_win end address is: 10 (W5)
;__Lib_ECAN_1.c,1222 :: 		
0x10C8	0xEF2000  	CLR	W0
0x10CA	0x370062  	BRA	L_end_ECAN1Read
L_ECAN1Read79:
;__Lib_ECAN_1.c,1225 :: 		
; save_win start address is: 10 (W5)
; rxfull start address is: 8 (W4)
0x10CC	0xA9240A  	BCLR	C1INTFbits, #1
;__Lib_ECAN_1.c,1228 :: 		
0x10CE	0xDD20C4  	SL	W4, #4, W1
0x10D0	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x10D2	0x400001  	ADD	W0, W1, W0
0x10D4	0x40006E  	ADD	W0, #14, W0
0x10D6	0x780090  	MOV	[W0], W1
0x10D8	0x21F000  	MOV	#7936, W0
0x10DA	0x608000  	AND	W1, W0, W0
0x10DC	0xDE0048  	LSR	W0, #8, W0
0x10DE	0x780E80  	MOV	W0, [W13]
;__Lib_ECAN_1.c,1231 :: 		
0x10E0	0xDE2044  	LSR	W4, #4, W0
0x10E2	0xDD00C1  	SL	W0, #1, W1
0x10E4	0x204280  	MOV	#lo_addr(C1RXOVF1), W0
0x10E6	0x400101  	ADD	W0, W1, W2
; ptr start address is: 6 (W3)
0x10E8	0x780182  	MOV	W2, W3
0x10EA	0x6200EF  	AND	W4, #15, W1
0x10EC	0x200010  	MOV	#1, W0
0x10EE	0xDD0001  	SL	W0, W1, W0
; bitmask start address is: 2 (W1)
0x10F0	0x780080  	MOV	W0, W1
0x10F2	0x600012  	AND	W0, [W2], W0
0x10F4	0x320005  	BRA Z	L_ECAN1Read80
L__ECAN1Read132:
;__Lib_ECAN_1.c,1233 :: 		
0x10F6	0x78001D  	MOV	[W13], W0
0x10F8	0x700EF0  	IOR	W0, #16, [W13]
;__Lib_ECAN_1.c,1234 :: 		
0x10FA	0x780001  	MOV	W1, W0
; bitmask end address is: 2 (W1)
0x10FC	0xEEA000  	COM	W0
0x10FE	0x600993  	AND	W0, [W3], [W3]
; ptr end address is: 6 (W3)
;__Lib_ECAN_1.c,1235 :: 		
L_ECAN1Read80:
;__Lib_ECAN_1.c,1238 :: 		
0x1100	0xDD20C4  	SL	W4, #4, W1
0x1102	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x1104	0x400001  	ADD	W0, W1, W0
0x1106	0x784010  	MOV.B	[W0], W0
0x1108	0xAE0000  	BTSS.B	W0, #0
0x110A	0x37000D  	BRA	L_ECAN1Read81
;__Lib_ECAN_1.c,1239 :: 		
0x110C	0x78009D  	MOV	[W13], W1
0x110E	0x200400  	MOV	#64, W0
0x1110	0x708E80  	IOR	W1, W0, [W13]
;__Lib_ECAN_1.c,1240 :: 		
0x1112	0xDD20C4  	SL	W4, #4, W1
0x1114	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x1116	0x400001  	ADD	W0, W1, W0
0x1118	0xBE9F8A  	PUSH.D	W10
0x111A	0x200F7B  	MOV	#247, W11
0x111C	0x780500  	MOV	W0, W10
0x111E	0x07FCDB  	RCALL	__Lib_ECAN_1_RegsToECAN1ID
0x1120	0xBE054F  	POP.D	W10
0x1122	0xBE8D00  	MOV.D	W0, [W10]
;__Lib_ECAN_1.c,1241 :: 		
0x1124	0x370009  	BRA	L_ECAN1Read82
L_ECAN1Read81:
;__Lib_ECAN_1.c,1243 :: 		
0x1126	0xDD20C4  	SL	W4, #4, W1
0x1128	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x112A	0x400001  	ADD	W0, W1, W0
0x112C	0xBE9F8A  	PUSH.D	W10
0x112E	0x200FFB  	MOV	#255, W11
0x1130	0x780500  	MOV	W0, W10
0x1132	0x07FCD1  	RCALL	__Lib_ECAN_1_RegsToECAN1ID
0x1134	0xBE054F  	POP.D	W10
0x1136	0xBE8D00  	MOV.D	W0, [W10]
L_ECAN1Read82:
;__Lib_ECAN_1.c,1248 :: 		
0x1138	0xDD20C4  	SL	W4, #4, W1
0x113A	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x113C	0x400001  	ADD	W0, W1, W0
0x113E	0x400064  	ADD	W0, #4, W0
0x1140	0x784010  	MOV.B	[W0], W0
0x1142	0x60406F  	AND.B	W0, #15, W0
0x1144	0xFB8000  	ZE	W0, W0
0x1146	0x780E00  	MOV	W0, [W12]
;__Lib_ECAN_1.c,1250 :: 		
0x1148	0xDD20C4  	SL	W4, #4, W1
0x114A	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x114C	0x400001  	ADD	W0, W1, W0
0x114E	0x400064  	ADD	W0, #4, W0
0x1150	0x780010  	MOV	[W0], W0
0x1152	0xAE2001  	BTSS	W0, #9
0x1154	0x370003  	BRA	L_ECAN1Read83
;__Lib_ECAN_1.c,1251 :: 		
0x1156	0x78009D  	MOV	[W13], W1
0x1158	0x200800  	MOV	#128, W0
0x115A	0x708E80  	IOR	W1, W0, [W13]
L_ECAN1Read83:
;__Lib_ECAN_1.c,1254 :: 		
0x115C	0xDD20C4  	SL	W4, #4, W1
0x115E	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x1160	0x400001  	ADD	W0, W1, W0
0x1162	0x400066  	ADD	W0, #6, W0
0x1164	0x090007  	REPEAT	#7
0x1166	0x785DB0  	MOV.B	[W0++], [W11++]
;__Lib_ECAN_1.c,1257 :: 		
0x1168	0xAEE40A  	BTSS	C1INTFbits, #7
0x116A	0x370004  	BRA	L_ECAN1Read84
;__Lib_ECAN_1.c,1258 :: 		
0x116C	0x78009D  	MOV	[W13], W1
0x116E	0x200200  	MOV	#32, W0
0x1170	0x708E80  	IOR	W1, W0, [W13]
;__Lib_ECAN_1.c,1259 :: 		
0x1172	0xA9E40A  	BCLR	C1INTFbits, #7
;__Lib_ECAN_1.c,1260 :: 		
L_ECAN1Read84:
;__Lib_ECAN_1.c,1263 :: 		
0x1174	0xDE2044  	LSR	W4, #4, W0
0x1176	0xDD00C1  	SL	W0, #1, W1
0x1178	0x204200  	MOV	#lo_addr(C1RXFUL1), W0
0x117A	0x400101  	ADD	W0, W1, W2
0x117C	0x6200EF  	AND	W4, #15, W1
; rxfull end address is: 8 (W4)
0x117E	0x200010  	MOV	#1, W0
0x1180	0xDD0001  	SL	W0, W1, W0
0x1182	0xEEA000  	COM	W0
0x1184	0x600912  	AND	W0, [W2], [W2]
;__Lib_ECAN_1.c,1265 :: 		
0x1186	0xAE000A  	BTSS	W5, #0
0x1188	0xA90400  	BCLR	C1CTRL1bits, #0
0x118A	0xAF000A  	BTSC	W5, #0
0x118C	0xA80400  	BSET	C1CTRL1bits, #0
; save_win end address is: 10 (W5)
;__Lib_ECAN_1.c,1267 :: 		
0x118E	0x2FFFF0  	MOV	#65535, W0
;__Lib_ECAN_1.c,1268 :: 		
L_end_ECAN1Read:
0x1190	0xFA8000  	ULNK
0x1192	0x060000  	RETURN
; end of _ECAN1Read
__Lib_ECAN_1_RegsToECAN1ID:
0x0AD6	0xFA0004  	LNK	#4
;__Lib_ECAN_1.c,1025 :: 		
;__Lib_ECAN_1.c,1026 :: 		
0x0AD8	0x200000  	MOV	#0, W0
0x0ADA	0x980700  	MOV	W0, [W14+0]
0x0ADC	0x200000  	MOV	#0, W0
0x0ADE	0x980710  	MOV	W0, [W14+2]
;__Lib_ECAN_1.c,1030 :: 		
0x0AE0	0xAE6016  	BTSS	W11, #3
0x0AE2	0x370006  	BRA	L___Lib_ECAN_1_RegsToECAN1ID49
;__Lib_ECAN_1.c,1031 :: 		
0x0AE4	0x78001A  	MOV	[W10], W0
0x0AE6	0xDE0042  	LSR	W0, #2, W0
0x0AE8	0xEB0080  	CLR	W1
0x0AEA	0x980700  	MOV	W0, [W14+0]
0x0AEC	0x980711  	MOV	W1, [W14+2]
;__Lib_ECAN_1.c,1032 :: 		
0x0AEE	0x370017  	BRA	L___Lib_ECAN_1_RegsToECAN1ID50
L___Lib_ECAN_1_RegsToECAN1ID49:
;__Lib_ECAN_1.c,1034 :: 		
0x0AF0	0x4701E0  	ADD	W14, #0, W3
0x0AF2	0x418162  	ADD	W3, #2, W2
0x0AF4	0x78009A  	MOV	[W10], W1
0x0AF6	0x21FFC0  	MOV	#8188, W0
0x0AF8	0x608900  	AND	W1, W0, [W2]
;__Lib_ECAN_1.c,1035 :: 		
0x0AFA	0x450062  	ADD	W10, #2, W0
0x0AFC	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,1036 :: 		
0x0AFE	0x4180E2  	ADD	W3, #2, W1
0x0B00	0x780010  	MOV	[W0], W0
0x0B02	0xDE004A  	LSR	W0, #10, W0
0x0B04	0x700891  	IOR	W0, [W1], [W1]
;__Lib_ECAN_1.c,1037 :: 		
0x0B06	0x78009A  	MOV	[W10], W1
0x0B08	0x203FF0  	MOV	#1023, W0
0x0B0A	0x608000  	AND	W1, W0, W0
0x0B0C	0xDD0046  	SL	W0, #6, W0
0x0B0E	0x780980  	MOV	W0, [W3]
;__Lib_ECAN_1.c,1038 :: 		
0x0B10	0x450062  	ADD	W10, #2, W0
0x0B12	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,1039 :: 		
0x0B14	0x780010  	MOV	[W0], W0
0x0B16	0xDE00CA  	LSR	W0, #10, W1
0x0B18	0x470060  	ADD	W14, #0, W0
0x0B1A	0x708010  	IOR	W1, [W0], W0
0x0B1C	0x780980  	MOV	W0, [W3]
;__Lib_ECAN_1.c,1040 :: 		
L___Lib_ECAN_1_RegsToECAN1ID50:
;__Lib_ECAN_1.c,1041 :: 		
0x0B1E	0x90000E  	MOV	[W14+0], W0
0x0B20	0x90009E  	MOV	[W14+2], W1
;__Lib_ECAN_1.c,1042 :: 		
L_end_RegsToECAN1ID:
0x0B22	0xFA8000  	ULNK
0x0B24	0x060000  	RETURN
; end of __Lib_ECAN_1_RegsToECAN1ID
_GPS_Parse:
;CT02_III.c,775 :: 		unsigned int GPS_Parse(char *text)
;CT02_III.c,777 :: 		if((t>120)&&(t<680))
0x1582	0x781F8A  	PUSH	W10
0x1584	0x781F8B  	PUSH	W11
0x1586	0x200781  	MOV	#120, W1
0x1588	0x208000  	MOV	#lo_addr(_t), W0
0x158A	0xE10810  	CP	W1, [W0]
0x158C	0x3D000D  	BRA GE	L__GPS_Parse73
L__GPS_Parse112:
0x158E	0x804001  	MOV	_t, W1
0x1590	0x202A80  	MOV	#680, W0
0x1592	0xE10800  	CP	W1, W0
0x1594	0x3D0009  	BRA GE	L__GPS_Parse72
L__GPS_Parse113:
L__GPS_Parse71:
;CT02_III.c,779 :: 		string = strstr(text[t-80],"$GPRMC");
0x1596	0x200501  	MOV	#80, W1
0x1598	0x208000  	MOV	#lo_addr(_t), W0
0x159A	0x108010  	SUBR	W1, [W0], W0
0x159C	0x450000  	ADD	W10, W0, W0
0x159E	0x20802B  	MOV	#lo_addr(?lstr2_CT02_III), W11
0x15A0	0xFB8510  	ZE	[W0], W10
0x15A2	0x07FAD4  	RCALL	_strstr
0x15A4	0x8846D0  	MOV	W0, _string
;CT02_III.c,780 :: 		}
0x15A6	0x370005  	BRA	L_GPS_Parse43
;CT02_III.c,777 :: 		if((t>120)&&(t<680))
L__GPS_Parse73:
L__GPS_Parse72:
;CT02_III.c,783 :: 		string = strstr(text,"$GPRMC");
0x15A8	0x781F8A  	PUSH	W10
0x15AA	0x2085CB  	MOV	#lo_addr(?lstr3_CT02_III), W11
0x15AC	0x07FACF  	RCALL	_strstr
0x15AE	0x78054F  	POP	W10
0x15B0	0x8846D0  	MOV	W0, _string
;CT02_III.c,784 :: 		}
L_GPS_Parse43:
;CT02_III.c,786 :: 		if(string != 0)                                   // If txt array contains "$GPRMC" string we proceed...
0x15B2	0x8046D0  	MOV	_string, W0
0x15B4	0xE10060  	CP	W0, #0
0x15B6	0x320271  	BRA Z	L_GPS_Parse44
L__GPS_Parse114:
;CT02_III.c,788 :: 		if((string[7] != ',')&&(string[18] == 'A'))     // if "$GPRMC" NMEA message does not have ',' sign in the 8-th
0x15B8	0x8046D0  	MOV	_string, W0
0x15BA	0x400067  	ADD	W0, #7, W0
0x15BC	0x784090  	MOV.B	[W0], W1
0x15BE	0xB3C2C0  	MOV.B	#44, W0
0x15C0	0xE10C00  	CP.B	W1, W0
0x15C2	0x320267  	BRA Z	L__GPS_Parse75
L__GPS_Parse115:
0x15C4	0x8046D0  	MOV	_string, W0
0x15C6	0x400072  	ADD	W0, #18, W0
0x15C8	0x784090  	MOV.B	[W0], W1
0x15CA	0xB3C410  	MOV.B	#65, W0
0x15CC	0xE10C00  	CP.B	W1, W0
0x15CE	0x3A0261  	BRA NZ	L__GPS_Parse74
L__GPS_Parse116:
L__GPS_Parse70:
;CT02_III.c,793 :: 		HORA_GPS[0] = '0';
0x15D0	0x208BC1  	MOV	#lo_addr(_HORA_GPS), W1
0x15D2	0xB3C300  	MOV.B	#48, W0
0x15D4	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,794 :: 		HORA_GPS[1] = '0';
0x15D6	0x208BD1  	MOV	#lo_addr(_HORA_GPS+1), W1
0x15D8	0xB3C300  	MOV.B	#48, W0
0x15DA	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,795 :: 		HORA_GPS[2] = '0';
0x15DC	0x208BE1  	MOV	#lo_addr(_HORA_GPS+2), W1
0x15DE	0xB3C300  	MOV.B	#48, W0
0x15E0	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,796 :: 		HORA_GPS[3] = string[7];
0x15E2	0x8046D0  	MOV	_string, W0
0x15E4	0x400067  	ADD	W0, #7, W0
0x15E6	0x784090  	MOV.B	[W0], W1
0x15E8	0x208BF0  	MOV	#lo_addr(_HORA_GPS+3), W0
0x15EA	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,797 :: 		HORA_GPS[4] = string[8];
0x15EC	0x8046D0  	MOV	_string, W0
0x15EE	0x400068  	ADD	W0, #8, W0
0x15F0	0x784090  	MOV.B	[W0], W1
0x15F2	0x208C00  	MOV	#lo_addr(_HORA_GPS+4), W0
0x15F4	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,798 :: 		HORA_GPS[5] = '\0';
0x15F6	0x208C11  	MOV	#lo_addr(_HORA_GPS+5), W1
0x15F8	0xEF2000  	CLR	W0
0x15FA	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,800 :: 		MINUTO_GPS[0] = '0';
0x15FC	0x208C21  	MOV	#lo_addr(_MINUTO_GPS), W1
0x15FE	0xB3C300  	MOV.B	#48, W0
0x1600	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,801 :: 		MINUTO_GPS[1] = '0';
0x1602	0x208C31  	MOV	#lo_addr(_MINUTO_GPS+1), W1
0x1604	0xB3C300  	MOV.B	#48, W0
0x1606	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,802 :: 		MINUTO_GPS[2] = '0';
0x1608	0x208C41  	MOV	#lo_addr(_MINUTO_GPS+2), W1
0x160A	0xB3C300  	MOV.B	#48, W0
0x160C	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,803 :: 		MINUTO_GPS[3] = string[9];
0x160E	0x8046D0  	MOV	_string, W0
0x1610	0x400069  	ADD	W0, #9, W0
0x1612	0x784090  	MOV.B	[W0], W1
0x1614	0x208C50  	MOV	#lo_addr(_MINUTO_GPS+3), W0
0x1616	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,804 :: 		MINUTO_GPS[4] = string[10];
0x1618	0x8046D0  	MOV	_string, W0
0x161A	0x40006A  	ADD	W0, #10, W0
0x161C	0x784090  	MOV.B	[W0], W1
0x161E	0x208C60  	MOV	#lo_addr(_MINUTO_GPS+4), W0
0x1620	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,805 :: 		MINUTO_GPS[5] = '\0';
0x1622	0x208C71  	MOV	#lo_addr(_MINUTO_GPS+5), W1
0x1624	0xEF2000  	CLR	W0
0x1626	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,807 :: 		SEGUNDO_GPS[0] = '0';
0x1628	0x208D41  	MOV	#lo_addr(_SEGUNDO_GPS), W1
0x162A	0xB3C300  	MOV.B	#48, W0
0x162C	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,808 :: 		SEGUNDO_GPS[1] = '0';
0x162E	0x208D51  	MOV	#lo_addr(_SEGUNDO_GPS+1), W1
0x1630	0xB3C300  	MOV.B	#48, W0
0x1632	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,809 :: 		SEGUNDO_GPS[2] = '0';
0x1634	0x208D61  	MOV	#lo_addr(_SEGUNDO_GPS+2), W1
0x1636	0xB3C300  	MOV.B	#48, W0
0x1638	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,810 :: 		SEGUNDO_GPS[3] = string[11];
0x163A	0x8046D0  	MOV	_string, W0
0x163C	0x40006B  	ADD	W0, #11, W0
0x163E	0x784090  	MOV.B	[W0], W1
0x1640	0x208D70  	MOV	#lo_addr(_SEGUNDO_GPS+3), W0
0x1642	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,811 :: 		SEGUNDO_GPS[4] = string[12];
0x1644	0x8046D0  	MOV	_string, W0
0x1646	0x40006C  	ADD	W0, #12, W0
0x1648	0x784090  	MOV.B	[W0], W1
0x164A	0x208D80  	MOV	#lo_addr(_SEGUNDO_GPS+4), W0
0x164C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,812 :: 		SEGUNDO_GPS[5] = '\0';
0x164E	0x208D91  	MOV	#lo_addr(_SEGUNDO_GPS+5), W1
0x1650	0xEF2000  	CLR	W0
0x1652	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,814 :: 		MILISEGUNDO_GPS[0] = '0';
0x1654	0x208CE1  	MOV	#lo_addr(_MILISEGUNDO_GPS), W1
0x1656	0xB3C300  	MOV.B	#48, W0
0x1658	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,815 :: 		MILISEGUNDO_GPS[1] = '0';
0x165A	0x208CF1  	MOV	#lo_addr(_MILISEGUNDO_GPS+1), W1
0x165C	0xB3C300  	MOV.B	#48, W0
0x165E	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,816 :: 		MILISEGUNDO_GPS[2] = string[14];
0x1660	0x8046D0  	MOV	_string, W0
0x1662	0x40006E  	ADD	W0, #14, W0
0x1664	0x784090  	MOV.B	[W0], W1
0x1666	0x208D00  	MOV	#lo_addr(_MILISEGUNDO_GPS+2), W0
0x1668	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,817 :: 		MILISEGUNDO_GPS[3] = string[15];
0x166A	0x8046D0  	MOV	_string, W0
0x166C	0x40006F  	ADD	W0, #15, W0
0x166E	0x784090  	MOV.B	[W0], W1
0x1670	0x208D10  	MOV	#lo_addr(_MILISEGUNDO_GPS+3), W0
0x1672	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,818 :: 		MILISEGUNDO_GPS[4] = string[16];
0x1674	0x8046D0  	MOV	_string, W0
0x1676	0x400070  	ADD	W0, #16, W0
0x1678	0x784090  	MOV.B	[W0], W1
0x167A	0x208D20  	MOV	#lo_addr(_MILISEGUNDO_GPS+4), W0
0x167C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,819 :: 		MILISEGUNDO_GPS[5] = '\0';
0x167E	0x208D31  	MOV	#lo_addr(_MILISEGUNDO_GPS+5), W1
0x1680	0xEF2000  	CLR	W0
0x1682	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,821 :: 		LATITUDE_INT_GPS[0] = '0';
0x1684	0x208C81  	MOV	#lo_addr(_LATITUDE_INT_GPS), W1
0x1686	0xB3C300  	MOV.B	#48, W0
0x1688	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,822 :: 		LATITUDE_INT_GPS[1] = string[20];
0x168A	0x8046D0  	MOV	_string, W0
0x168C	0x400074  	ADD	W0, #20, W0
0x168E	0x784090  	MOV.B	[W0], W1
0x1690	0x208C90  	MOV	#lo_addr(_LATITUDE_INT_GPS+1), W0
0x1692	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,823 :: 		LATITUDE_INT_GPS[2] = string[21];
0x1694	0x8046D0  	MOV	_string, W0
0x1696	0x400075  	ADD	W0, #21, W0
0x1698	0x784090  	MOV.B	[W0], W1
0x169A	0x208CA0  	MOV	#lo_addr(_LATITUDE_INT_GPS+2), W0
0x169C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,824 :: 		LATITUDE_INT_GPS[3] = string[22];
0x169E	0x8046D0  	MOV	_string, W0
0x16A0	0x400076  	ADD	W0, #22, W0
0x16A2	0x784090  	MOV.B	[W0], W1
0x16A4	0x208CB0  	MOV	#lo_addr(_LATITUDE_INT_GPS+3), W0
0x16A6	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,825 :: 		LATITUDE_INT_GPS[4] = string[23];
0x16A8	0x8046D0  	MOV	_string, W0
0x16AA	0x400077  	ADD	W0, #23, W0
0x16AC	0x784090  	MOV.B	[W0], W1
0x16AE	0x208CC0  	MOV	#lo_addr(_LATITUDE_INT_GPS+4), W0
0x16B0	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,826 :: 		LATITUDE_INT_GPS[5] = '\0';
0x16B2	0x208CD1  	MOV	#lo_addr(_LATITUDE_INT_GPS+5), W1
0x16B4	0xEF2000  	CLR	W0
0x16B6	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,828 :: 		LATITUDE_FRAC_GPS[0] = string[25];
0x16B8	0x8046D0  	MOV	_string, W0
0x16BA	0x400079  	ADD	W0, #25, W0
0x16BC	0x784090  	MOV.B	[W0], W1
0x16BE	0x208DC0  	MOV	#lo_addr(_LATITUDE_FRAC_GPS), W0
0x16C0	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,829 :: 		LATITUDE_FRAC_GPS[1] = string[26];
0x16C2	0x8046D0  	MOV	_string, W0
0x16C4	0x40007A  	ADD	W0, #26, W0
0x16C6	0x784090  	MOV.B	[W0], W1
0x16C8	0x208DD0  	MOV	#lo_addr(_LATITUDE_FRAC_GPS+1), W0
0x16CA	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,830 :: 		LATITUDE_FRAC_GPS[2] = string[27];
0x16CC	0x8046D0  	MOV	_string, W0
0x16CE	0x40007B  	ADD	W0, #27, W0
0x16D0	0x784090  	MOV.B	[W0], W1
0x16D2	0x208DE0  	MOV	#lo_addr(_LATITUDE_FRAC_GPS+2), W0
0x16D4	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,831 :: 		LATITUDE_FRAC_GPS[3] = string[28];
0x16D6	0x8046D0  	MOV	_string, W0
0x16D8	0x40007C  	ADD	W0, #28, W0
0x16DA	0x784090  	MOV.B	[W0], W1
0x16DC	0x208DF0  	MOV	#lo_addr(_LATITUDE_FRAC_GPS+3), W0
0x16DE	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,832 :: 		LATITUDE_FRAC_GPS[4] = '0';
0x16E0	0x208E01  	MOV	#lo_addr(_LATITUDE_FRAC_GPS+4), W1
0x16E2	0xB3C300  	MOV.B	#48, W0
0x16E4	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,833 :: 		LATITUDE_FRAC_GPS[5] = '\0';
0x16E6	0x208E11  	MOV	#lo_addr(_LATITUDE_FRAC_GPS+5), W1
0x16E8	0xEF2000  	CLR	W0
0x16EA	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,835 :: 		LONGITUDE_INT_GPS[0] = string[32];
0x16EC	0x200201  	MOV	#32, W1
0x16EE	0x208DA0  	MOV	#lo_addr(_string), W0
0x16F0	0x408010  	ADD	W1, [W0], W0
0x16F2	0x784090  	MOV.B	[W0], W1
0x16F4	0x209120  	MOV	#lo_addr(_LONGITUDE_INT_GPS), W0
0x16F6	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,836 :: 		LONGITUDE_INT_GPS[1] = string[33];
0x16F8	0x200211  	MOV	#33, W1
0x16FA	0x208DA0  	MOV	#lo_addr(_string), W0
0x16FC	0x408010  	ADD	W1, [W0], W0
0x16FE	0x784090  	MOV.B	[W0], W1
0x1700	0x209130  	MOV	#lo_addr(_LONGITUDE_INT_GPS+1), W0
0x1702	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,837 :: 		LONGITUDE_INT_GPS[2] = string[34];
0x1704	0x200221  	MOV	#34, W1
0x1706	0x208DA0  	MOV	#lo_addr(_string), W0
0x1708	0x408010  	ADD	W1, [W0], W0
0x170A	0x784090  	MOV.B	[W0], W1
0x170C	0x209140  	MOV	#lo_addr(_LONGITUDE_INT_GPS+2), W0
0x170E	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,838 :: 		LONGITUDE_INT_GPS[3] = string[35];
0x1710	0x200231  	MOV	#35, W1
0x1712	0x208DA0  	MOV	#lo_addr(_string), W0
0x1714	0x408010  	ADD	W1, [W0], W0
0x1716	0x784090  	MOV.B	[W0], W1
0x1718	0x209150  	MOV	#lo_addr(_LONGITUDE_INT_GPS+3), W0
0x171A	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,839 :: 		LONGITUDE_INT_GPS[4] = string[36];
0x171C	0x200241  	MOV	#36, W1
0x171E	0x208DA0  	MOV	#lo_addr(_string), W0
0x1720	0x408010  	ADD	W1, [W0], W0
0x1722	0x784090  	MOV.B	[W0], W1
0x1724	0x209160  	MOV	#lo_addr(_LONGITUDE_INT_GPS+4), W0
0x1726	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,840 :: 		LONGITUDE_INT_GPS[5] = '\0';
0x1728	0x209171  	MOV	#lo_addr(_LONGITUDE_INT_GPS+5), W1
0x172A	0xEF2000  	CLR	W0
0x172C	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,842 :: 		LONGITUDE_FRAC_GPS[0] = string[38];
0x172E	0x200261  	MOV	#38, W1
0x1730	0x208DA0  	MOV	#lo_addr(_string), W0
0x1732	0x408010  	ADD	W1, [W0], W0
0x1734	0x784090  	MOV.B	[W0], W1
0x1736	0x2090C0  	MOV	#lo_addr(_LONGITUDE_FRAC_GPS), W0
0x1738	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,843 :: 		LONGITUDE_FRAC_GPS[1] = string[39];
0x173A	0x200271  	MOV	#39, W1
0x173C	0x208DA0  	MOV	#lo_addr(_string), W0
0x173E	0x408010  	ADD	W1, [W0], W0
0x1740	0x784090  	MOV.B	[W0], W1
0x1742	0x2090D0  	MOV	#lo_addr(_LONGITUDE_FRAC_GPS+1), W0
0x1744	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,844 :: 		LONGITUDE_FRAC_GPS[2] = string[40];
0x1746	0x200281  	MOV	#40, W1
0x1748	0x208DA0  	MOV	#lo_addr(_string), W0
0x174A	0x408010  	ADD	W1, [W0], W0
0x174C	0x784090  	MOV.B	[W0], W1
0x174E	0x2090E0  	MOV	#lo_addr(_LONGITUDE_FRAC_GPS+2), W0
0x1750	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,845 :: 		LONGITUDE_FRAC_GPS[3] = string[41];
0x1752	0x200291  	MOV	#41, W1
0x1754	0x208DA0  	MOV	#lo_addr(_string), W0
0x1756	0x408010  	ADD	W1, [W0], W0
0x1758	0x784090  	MOV.B	[W0], W1
0x175A	0x2090F0  	MOV	#lo_addr(_LONGITUDE_FRAC_GPS+3), W0
0x175C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,846 :: 		LONGITUDE_FRAC_GPS[4] = '0';
0x175E	0x209101  	MOV	#lo_addr(_LONGITUDE_FRAC_GPS+4), W1
0x1760	0xB3C300  	MOV.B	#48, W0
0x1762	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,847 :: 		LONGITUDE_FRAC_GPS[5] = '\0';
0x1764	0x209111  	MOV	#lo_addr(_LONGITUDE_FRAC_GPS+5), W1
0x1766	0xEF2000  	CLR	W0
0x1768	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,849 :: 		N_S_E_W_GPS[0] = '0';
0x176A	0x209061  	MOV	#lo_addr(_N_S_E_W_GPS), W1
0x176C	0xB3C300  	MOV.B	#48, W0
0x176E	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,850 :: 		N_S_E_W_GPS[1] = '0';
0x1770	0x209071  	MOV	#lo_addr(_N_S_E_W_GPS+1), W1
0x1772	0xB3C300  	MOV.B	#48, W0
0x1774	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,851 :: 		N_S_E_W_GPS[2] = '0';
0x1776	0x209081  	MOV	#lo_addr(_N_S_E_W_GPS+2), W1
0x1778	0xB3C300  	MOV.B	#48, W0
0x177A	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,852 :: 		if(string[30] == 'S')
0x177C	0x8046D0  	MOV	_string, W0
0x177E	0x40007E  	ADD	W0, #30, W0
0x1780	0x784090  	MOV.B	[W0], W1
0x1782	0xB3C530  	MOV.B	#83, W0
0x1784	0xE10C00  	CP.B	W1, W0
0x1786	0x3A0004  	BRA NZ	L_GPS_Parse48
L__GPS_Parse117:
;CT02_III.c,854 :: 		N_S_E_W_GPS[3] = '0';
0x1788	0x209091  	MOV	#lo_addr(_N_S_E_W_GPS+3), W1
0x178A	0xB3C300  	MOV.B	#48, W0
0x178C	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,855 :: 		}
0x178E	0x370009  	BRA	L_GPS_Parse49
L_GPS_Parse48:
;CT02_III.c,856 :: 		else if(string[30] == 'N')
0x1790	0x8046D0  	MOV	_string, W0
0x1792	0x40007E  	ADD	W0, #30, W0
0x1794	0x784090  	MOV.B	[W0], W1
0x1796	0xB3C4E0  	MOV.B	#78, W0
0x1798	0xE10C00  	CP.B	W1, W0
0x179A	0x3A0003  	BRA NZ	L_GPS_Parse50
L__GPS_Parse118:
;CT02_III.c,858 :: 		N_S_E_W_GPS[3] = '1';
0x179C	0x209091  	MOV	#lo_addr(_N_S_E_W_GPS+3), W1
0x179E	0xB3C310  	MOV.B	#49, W0
0x17A0	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,859 :: 		}
L_GPS_Parse50:
L_GPS_Parse49:
;CT02_III.c,860 :: 		if(string[43] == 'W')
0x17A2	0x2002B1  	MOV	#43, W1
0x17A4	0x208DA0  	MOV	#lo_addr(_string), W0
0x17A6	0x408010  	ADD	W1, [W0], W0
0x17A8	0x784090  	MOV.B	[W0], W1
0x17AA	0xB3C570  	MOV.B	#87, W0
0x17AC	0xE10C00  	CP.B	W1, W0
0x17AE	0x3A0004  	BRA NZ	L_GPS_Parse51
L__GPS_Parse119:
;CT02_III.c,862 :: 		N_S_E_W_GPS[4] = '1';
0x17B0	0x2090A1  	MOV	#lo_addr(_N_S_E_W_GPS+4), W1
0x17B2	0xB3C310  	MOV.B	#49, W0
0x17B4	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,863 :: 		}
0x17B6	0x37000A  	BRA	L_GPS_Parse52
L_GPS_Parse51:
;CT02_III.c,864 :: 		else if(string[43] == 'E')
0x17B8	0x2002B1  	MOV	#43, W1
0x17BA	0x208DA0  	MOV	#lo_addr(_string), W0
0x17BC	0x408010  	ADD	W1, [W0], W0
0x17BE	0x784090  	MOV.B	[W0], W1
0x17C0	0xB3C450  	MOV.B	#69, W0
0x17C2	0xE10C00  	CP.B	W1, W0
0x17C4	0x3A0003  	BRA NZ	L_GPS_Parse53
L__GPS_Parse120:
;CT02_III.c,866 :: 		N_S_E_W_GPS[4] = '0';
0x17C6	0x2090A1  	MOV	#lo_addr(_N_S_E_W_GPS+4), W1
0x17C8	0xB3C300  	MOV.B	#48, W0
0x17CA	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,867 :: 		}
L_GPS_Parse53:
L_GPS_Parse52:
;CT02_III.c,868 :: 		N_S_E_W_GPS[5] = '\0';
0x17CC	0x2090B1  	MOV	#lo_addr(_N_S_E_W_GPS+5), W1
0x17CE	0xEF2000  	CLR	W0
0x17D0	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,870 :: 		index_char = 45;
0x17D2	0x2002D0  	MOV	#45, W0
0x17D4	0x8848C0  	MOV	W0, _index_char
;CT02_III.c,871 :: 		cnt_gps = 0;
0x17D6	0xEF2000  	CLR	W0
0x17D8	0x884910  	MOV	W0, _cnt_gps
;CT02_III.c,872 :: 		while(string[index_char++] != ',')  //Contar quando algarismos tem a velocidade
L_GPS_Parse54:
0x17DA	0x8048C2  	MOV	_index_char, W2
0x17DC	0x200011  	MOV	#1, W1
0x17DE	0x209180  	MOV	#lo_addr(_index_char), W0
0x17E0	0x408810  	ADD	W1, [W0], [W0]
0x17E2	0x208DA0  	MOV	#lo_addr(_string), W0
0x17E4	0x410010  	ADD	W2, [W0], W0
0x17E6	0x784090  	MOV.B	[W0], W1
0x17E8	0xB3C2C0  	MOV.B	#44, W0
0x17EA	0xE10C00  	CP.B	W1, W0
0x17EC	0x320004  	BRA Z	L_GPS_Parse55
L__GPS_Parse121:
;CT02_III.c,874 :: 		cnt_gps++;
0x17EE	0x200011  	MOV	#1, W1
0x17F0	0x209220  	MOV	#lo_addr(_cnt_gps), W0
0x17F2	0x408810  	ADD	W1, [W0], [W0]
;CT02_III.c,875 :: 		}
0x17F4	0x37FFF2  	BRA	L_GPS_Parse54
L_GPS_Parse55:
;CT02_III.c,876 :: 		switch (cnt_gps)
0x17F6	0x37005D  	BRA	L_GPS_Parse56
;CT02_III.c,878 :: 		case 4: VEL_X100_GPS[0] = '0';
L_GPS_Parse58:
0x17F8	0x2091C1  	MOV	#lo_addr(_VEL_X100_GPS), W1
0x17FA	0xB3C300  	MOV.B	#48, W0
0x17FC	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,879 :: 		VEL_X100_GPS[1] = '0';
0x17FE	0x2091D1  	MOV	#lo_addr(_VEL_X100_GPS+1), W1
0x1800	0xB3C300  	MOV.B	#48, W0
0x1802	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,880 :: 		VEL_X100_GPS[2] = string[45];
0x1804	0x2002D1  	MOV	#45, W1
0x1806	0x208DA0  	MOV	#lo_addr(_string), W0
0x1808	0x408010  	ADD	W1, [W0], W0
0x180A	0x784090  	MOV.B	[W0], W1
0x180C	0x2091E0  	MOV	#lo_addr(_VEL_X100_GPS+2), W0
0x180E	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,881 :: 		VEL_X100_GPS[3] = string[47];
0x1810	0x2002F1  	MOV	#47, W1
0x1812	0x208DA0  	MOV	#lo_addr(_string), W0
0x1814	0x408010  	ADD	W1, [W0], W0
0x1816	0x784090  	MOV.B	[W0], W1
0x1818	0x2091F0  	MOV	#lo_addr(_VEL_X100_GPS+3), W0
0x181A	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,882 :: 		VEL_X100_GPS[4] = string[48];
0x181C	0x200301  	MOV	#48, W1
0x181E	0x208DA0  	MOV	#lo_addr(_string), W0
0x1820	0x408010  	ADD	W1, [W0], W0
0x1822	0x784090  	MOV.B	[W0], W1
0x1824	0x209200  	MOV	#lo_addr(_VEL_X100_GPS+4), W0
0x1826	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,883 :: 		VEL_X100_GPS[5] = '\0';
0x1828	0x209211  	MOV	#lo_addr(_VEL_X100_GPS+5), W1
0x182A	0xEF2000  	CLR	W0
0x182C	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,884 :: 		break;
0x182E	0x37004A  	BRA	L_GPS_Parse57
;CT02_III.c,886 :: 		case 5: VEL_X100_GPS[0] = '0';
L_GPS_Parse59:
0x1830	0x2091C1  	MOV	#lo_addr(_VEL_X100_GPS), W1
0x1832	0xB3C300  	MOV.B	#48, W0
0x1834	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,887 :: 		VEL_X100_GPS[1] = string[45];
0x1836	0x2002D1  	MOV	#45, W1
0x1838	0x208DA0  	MOV	#lo_addr(_string), W0
0x183A	0x408010  	ADD	W1, [W0], W0
0x183C	0x784090  	MOV.B	[W0], W1
0x183E	0x2091D0  	MOV	#lo_addr(_VEL_X100_GPS+1), W0
0x1840	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,888 :: 		VEL_X100_GPS[2] = string[46];
0x1842	0x2002E1  	MOV	#46, W1
0x1844	0x208DA0  	MOV	#lo_addr(_string), W0
0x1846	0x408010  	ADD	W1, [W0], W0
0x1848	0x784090  	MOV.B	[W0], W1
0x184A	0x2091E0  	MOV	#lo_addr(_VEL_X100_GPS+2), W0
0x184C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,889 :: 		VEL_X100_GPS[3] = string[48];
0x184E	0x200301  	MOV	#48, W1
0x1850	0x208DA0  	MOV	#lo_addr(_string), W0
0x1852	0x408010  	ADD	W1, [W0], W0
0x1854	0x784090  	MOV.B	[W0], W1
0x1856	0x2091F0  	MOV	#lo_addr(_VEL_X100_GPS+3), W0
0x1858	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,890 :: 		VEL_X100_GPS[4] = string[49];
0x185A	0x200311  	MOV	#49, W1
0x185C	0x208DA0  	MOV	#lo_addr(_string), W0
0x185E	0x408010  	ADD	W1, [W0], W0
0x1860	0x784090  	MOV.B	[W0], W1
0x1862	0x209200  	MOV	#lo_addr(_VEL_X100_GPS+4), W0
0x1864	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,891 :: 		VEL_X100_GPS[5] = '\0';
0x1866	0x209211  	MOV	#lo_addr(_VEL_X100_GPS+5), W1
0x1868	0xEF2000  	CLR	W0
0x186A	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,892 :: 		break;
0x186C	0x37002B  	BRA	L_GPS_Parse57
;CT02_III.c,894 :: 		case 6: VEL_X100_GPS[0] = string[45];
L_GPS_Parse60:
0x186E	0x2002D1  	MOV	#45, W1
0x1870	0x208DA0  	MOV	#lo_addr(_string), W0
0x1872	0x408010  	ADD	W1, [W0], W0
0x1874	0x784090  	MOV.B	[W0], W1
0x1876	0x2091C0  	MOV	#lo_addr(_VEL_X100_GPS), W0
0x1878	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,895 :: 		VEL_X100_GPS[1] = string[46];
0x187A	0x2002E1  	MOV	#46, W1
0x187C	0x208DA0  	MOV	#lo_addr(_string), W0
0x187E	0x408010  	ADD	W1, [W0], W0
0x1880	0x784090  	MOV.B	[W0], W1
0x1882	0x2091D0  	MOV	#lo_addr(_VEL_X100_GPS+1), W0
0x1884	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,896 :: 		VEL_X100_GPS[2] = string[47];
0x1886	0x2002F1  	MOV	#47, W1
0x1888	0x208DA0  	MOV	#lo_addr(_string), W0
0x188A	0x408010  	ADD	W1, [W0], W0
0x188C	0x784090  	MOV.B	[W0], W1
0x188E	0x2091E0  	MOV	#lo_addr(_VEL_X100_GPS+2), W0
0x1890	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,897 :: 		VEL_X100_GPS[3] = string[49];
0x1892	0x200311  	MOV	#49, W1
0x1894	0x208DA0  	MOV	#lo_addr(_string), W0
0x1896	0x408010  	ADD	W1, [W0], W0
0x1898	0x784090  	MOV.B	[W0], W1
0x189A	0x2091F0  	MOV	#lo_addr(_VEL_X100_GPS+3), W0
0x189C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,898 :: 		VEL_X100_GPS[4] = string[50];
0x189E	0x200321  	MOV	#50, W1
0x18A0	0x208DA0  	MOV	#lo_addr(_string), W0
0x18A2	0x408010  	ADD	W1, [W0], W0
0x18A4	0x784090  	MOV.B	[W0], W1
0x18A6	0x209200  	MOV	#lo_addr(_VEL_X100_GPS+4), W0
0x18A8	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,899 :: 		VEL_X100_GPS[5] = '\0';
0x18AA	0x209211  	MOV	#lo_addr(_VEL_X100_GPS+5), W1
0x18AC	0xEF2000  	CLR	W0
0x18AE	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,900 :: 		break;
0x18B0	0x370009  	BRA	L_GPS_Parse57
;CT02_III.c,901 :: 		}
L_GPS_Parse56:
0x18B2	0x804910  	MOV	_cnt_gps, W0
0x18B4	0xE10064  	CP	W0, #4
0x18B6	0x32FFA0  	BRA Z	L_GPS_Parse58
L__GPS_Parse122:
0x18B8	0x804910  	MOV	_cnt_gps, W0
0x18BA	0xE10065  	CP	W0, #5
0x18BC	0x32FFB9  	BRA Z	L_GPS_Parse59
L__GPS_Parse123:
0x18BE	0x804910  	MOV	_cnt_gps, W0
0x18C0	0xE10066  	CP	W0, #6
0x18C2	0x32FFD5  	BRA Z	L_GPS_Parse60
L__GPS_Parse124:
L_GPS_Parse57:
;CT02_III.c,903 :: 		index_char2 = index_char;
0x18C4	0x8048C0  	MOV	_index_char, W0
0x18C6	0x8848D0  	MOV	W0, _index_char2
;CT02_III.c,904 :: 		cnt_gps2 = 0;
0x18C8	0xEF2000  	CLR	W0
0x18CA	0x884820  	MOV	W0, _cnt_gps2
;CT02_III.c,905 :: 		while(string[index_char2++] != ',')  //Contar quando algarismos tem a direção
L_GPS_Parse61:
0x18CC	0x8048D2  	MOV	_index_char2, W2
0x18CE	0x200011  	MOV	#1, W1
0x18D0	0x2091A0  	MOV	#lo_addr(_index_char2), W0
0x18D2	0x408810  	ADD	W1, [W0], [W0]
0x18D4	0x208DA0  	MOV	#lo_addr(_string), W0
0x18D6	0x410010  	ADD	W2, [W0], W0
0x18D8	0x784090  	MOV.B	[W0], W1
0x18DA	0xB3C2C0  	MOV.B	#44, W0
0x18DC	0xE10C00  	CP.B	W1, W0
0x18DE	0x320004  	BRA Z	L_GPS_Parse62
L__GPS_Parse125:
;CT02_III.c,907 :: 		cnt_gps2++;
0x18E0	0x200011  	MOV	#1, W1
0x18E2	0x209040  	MOV	#lo_addr(_cnt_gps2), W0
0x18E4	0x408810  	ADD	W1, [W0], [W0]
;CT02_III.c,908 :: 		}
0x18E6	0x37FFF2  	BRA	L_GPS_Parse61
L_GPS_Parse62:
;CT02_III.c,909 :: 		switch(cnt_gps2)
0x18E8	0x370066  	BRA	L_GPS_Parse63
;CT02_III.c,911 :: 		case 4: DIRECAO_X100_GPS[0] = '0';
L_GPS_Parse65:
0x18EA	0x208EA1  	MOV	#lo_addr(_DIRECAO_X100_GPS), W1
0x18EC	0xB3C300  	MOV.B	#48, W0
0x18EE	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,912 :: 		DIRECAO_X100_GPS[1] = '0';
0x18F0	0x208EB1  	MOV	#lo_addr(_DIRECAO_X100_GPS+1), W1
0x18F2	0xB3C300  	MOV.B	#48, W0
0x18F4	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,913 :: 		DIRECAO_X100_GPS[2] = string[index_char];
0x18F6	0x8046D1  	MOV	_string, W1
0x18F8	0x209180  	MOV	#lo_addr(_index_char), W0
0x18FA	0x408010  	ADD	W1, [W0], W0
0x18FC	0x784090  	MOV.B	[W0], W1
0x18FE	0x208EC0  	MOV	#lo_addr(_DIRECAO_X100_GPS+2), W0
0x1900	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,914 :: 		DIRECAO_X100_GPS[3] = string[index_char+2];
0x1902	0x8048C0  	MOV	_index_char, W0
0x1904	0x4000E2  	ADD	W0, #2, W1
0x1906	0x208DA0  	MOV	#lo_addr(_string), W0
0x1908	0x408010  	ADD	W1, [W0], W0
0x190A	0x784090  	MOV.B	[W0], W1
0x190C	0x208ED0  	MOV	#lo_addr(_DIRECAO_X100_GPS+3), W0
0x190E	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,915 :: 		DIRECAO_X100_GPS[4] = string[index_char+3];
0x1910	0x8048C0  	MOV	_index_char, W0
0x1912	0x4000E3  	ADD	W0, #3, W1
0x1914	0x208DA0  	MOV	#lo_addr(_string), W0
0x1916	0x408010  	ADD	W1, [W0], W0
0x1918	0x784090  	MOV.B	[W0], W1
0x191A	0x208EE0  	MOV	#lo_addr(_DIRECAO_X100_GPS+4), W0
0x191C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,916 :: 		DIRECAO_X100_GPS[5] = '\0';
0x191E	0x208EF1  	MOV	#lo_addr(_DIRECAO_X100_GPS+5), W1
0x1920	0xEF2000  	CLR	W0
0x1922	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,917 :: 		break;
0x1924	0x370051  	BRA	L_GPS_Parse64
;CT02_III.c,919 :: 		case 5: DIRECAO_X100_GPS[0] = '0';
L_GPS_Parse66:
0x1926	0x208EA1  	MOV	#lo_addr(_DIRECAO_X100_GPS), W1
0x1928	0xB3C300  	MOV.B	#48, W0
0x192A	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,920 :: 		DIRECAO_X100_GPS[1] = string[index_char];
0x192C	0x8046D1  	MOV	_string, W1
0x192E	0x209180  	MOV	#lo_addr(_index_char), W0
0x1930	0x408010  	ADD	W1, [W0], W0
0x1932	0x784090  	MOV.B	[W0], W1
0x1934	0x208EB0  	MOV	#lo_addr(_DIRECAO_X100_GPS+1), W0
0x1936	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,921 :: 		DIRECAO_X100_GPS[2] = string[index_char+1];
0x1938	0x8048C0  	MOV	_index_char, W0
0x193A	0x4000E1  	ADD	W0, #1, W1
0x193C	0x208DA0  	MOV	#lo_addr(_string), W0
0x193E	0x408010  	ADD	W1, [W0], W0
0x1940	0x784090  	MOV.B	[W0], W1
0x1942	0x208EC0  	MOV	#lo_addr(_DIRECAO_X100_GPS+2), W0
0x1944	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,922 :: 		DIRECAO_X100_GPS[3] = string[index_char+3];
0x1946	0x8048C0  	MOV	_index_char, W0
0x1948	0x4000E3  	ADD	W0, #3, W1
0x194A	0x208DA0  	MOV	#lo_addr(_string), W0
0x194C	0x408010  	ADD	W1, [W0], W0
0x194E	0x784090  	MOV.B	[W0], W1
0x1950	0x208ED0  	MOV	#lo_addr(_DIRECAO_X100_GPS+3), W0
0x1952	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,923 :: 		DIRECAO_X100_GPS[4] = string[index_char+4];
0x1954	0x8048C0  	MOV	_index_char, W0
0x1956	0x4000E4  	ADD	W0, #4, W1
0x1958	0x208DA0  	MOV	#lo_addr(_string), W0
0x195A	0x408010  	ADD	W1, [W0], W0
0x195C	0x784090  	MOV.B	[W0], W1
0x195E	0x208EE0  	MOV	#lo_addr(_DIRECAO_X100_GPS+4), W0
0x1960	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,924 :: 		DIRECAO_X100_GPS[5] = '\0';
0x1962	0x208EF1  	MOV	#lo_addr(_DIRECAO_X100_GPS+5), W1
0x1964	0xEF2000  	CLR	W0
0x1966	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,925 :: 		break;
0x1968	0x37002F  	BRA	L_GPS_Parse64
;CT02_III.c,927 :: 		case 6: DIRECAO_X100_GPS[0] = string[index_char];
L_GPS_Parse67:
0x196A	0x8046D1  	MOV	_string, W1
0x196C	0x209180  	MOV	#lo_addr(_index_char), W0
0x196E	0x408010  	ADD	W1, [W0], W0
0x1970	0x784090  	MOV.B	[W0], W1
0x1972	0x208EA0  	MOV	#lo_addr(_DIRECAO_X100_GPS), W0
0x1974	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,928 :: 		DIRECAO_X100_GPS[1] = string[index_char+1];
0x1976	0x8048C0  	MOV	_index_char, W0
0x1978	0x4000E1  	ADD	W0, #1, W1
0x197A	0x208DA0  	MOV	#lo_addr(_string), W0
0x197C	0x408010  	ADD	W1, [W0], W0
0x197E	0x784090  	MOV.B	[W0], W1
0x1980	0x208EB0  	MOV	#lo_addr(_DIRECAO_X100_GPS+1), W0
0x1982	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,929 :: 		DIRECAO_X100_GPS[2] = string[index_char+2];
0x1984	0x8048C0  	MOV	_index_char, W0
0x1986	0x4000E2  	ADD	W0, #2, W1
0x1988	0x208DA0  	MOV	#lo_addr(_string), W0
0x198A	0x408010  	ADD	W1, [W0], W0
0x198C	0x784090  	MOV.B	[W0], W1
0x198E	0x208EC0  	MOV	#lo_addr(_DIRECAO_X100_GPS+2), W0
0x1990	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,930 :: 		DIRECAO_X100_GPS[3] = string[index_char+4];
0x1992	0x8048C0  	MOV	_index_char, W0
0x1994	0x4000E4  	ADD	W0, #4, W1
0x1996	0x208DA0  	MOV	#lo_addr(_string), W0
0x1998	0x408010  	ADD	W1, [W0], W0
0x199A	0x784090  	MOV.B	[W0], W1
0x199C	0x208ED0  	MOV	#lo_addr(_DIRECAO_X100_GPS+3), W0
0x199E	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,931 :: 		DIRECAO_X100_GPS[4] = string[index_char+5];
0x19A0	0x8048C0  	MOV	_index_char, W0
0x19A2	0x4000E5  	ADD	W0, #5, W1
0x19A4	0x208DA0  	MOV	#lo_addr(_string), W0
0x19A6	0x408010  	ADD	W1, [W0], W0
0x19A8	0x784090  	MOV.B	[W0], W1
0x19AA	0x208EE0  	MOV	#lo_addr(_DIRECAO_X100_GPS+4), W0
0x19AC	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,932 :: 		DIRECAO_X100_GPS[5] = '\0';
0x19AE	0x208EF1  	MOV	#lo_addr(_DIRECAO_X100_GPS+5), W1
0x19B0	0xEF2000  	CLR	W0
0x19B2	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,933 :: 		break;
0x19B4	0x370009  	BRA	L_GPS_Parse64
;CT02_III.c,934 :: 		}
L_GPS_Parse63:
0x19B6	0x804820  	MOV	_cnt_gps2, W0
0x19B8	0xE10064  	CP	W0, #4
0x19BA	0x32FF97  	BRA Z	L_GPS_Parse65
L__GPS_Parse126:
0x19BC	0x804820  	MOV	_cnt_gps2, W0
0x19BE	0xE10065  	CP	W0, #5
0x19C0	0x32FFB2  	BRA Z	L_GPS_Parse66
L__GPS_Parse127:
0x19C2	0x804820  	MOV	_cnt_gps2, W0
0x19C4	0xE10066  	CP	W0, #6
0x19C6	0x32FFD1  	BRA Z	L_GPS_Parse67
L__GPS_Parse128:
L_GPS_Parse64:
;CT02_III.c,935 :: 		index_char3 = index_char2;
0x19C8	0x8048D0  	MOV	_index_char2, W0
0x19CA	0x884740  	MOV	W0, _index_char3
;CT02_III.c,936 :: 		DIA_GPS[0] = '0';
0x19CC	0x208E21  	MOV	#lo_addr(_DIA_GPS), W1
0x19CE	0xB3C300  	MOV.B	#48, W0
0x19D0	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,937 :: 		DIA_GPS[1] = '0';
0x19D2	0x208E31  	MOV	#lo_addr(_DIA_GPS+1), W1
0x19D4	0xB3C300  	MOV.B	#48, W0
0x19D6	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,938 :: 		DIA_GPS[2] = '0';
0x19D8	0x208E41  	MOV	#lo_addr(_DIA_GPS+2), W1
0x19DA	0xB3C300  	MOV.B	#48, W0
0x19DC	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,939 :: 		DIA_GPS[3] = string[index_char3];
0x19DE	0x8046D1  	MOV	_string, W1
0x19E0	0x2091A0  	MOV	#lo_addr(_index_char2), W0
0x19E2	0x408010  	ADD	W1, [W0], W0
0x19E4	0x784090  	MOV.B	[W0], W1
0x19E6	0x208E50  	MOV	#lo_addr(_DIA_GPS+3), W0
0x19E8	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,940 :: 		DIA_GPS[4] = string[index_char3+1];
0x19EA	0x8048D0  	MOV	_index_char2, W0
0x19EC	0x4000E1  	ADD	W0, #1, W1
0x19EE	0x208DA0  	MOV	#lo_addr(_string), W0
0x19F0	0x408010  	ADD	W1, [W0], W0
0x19F2	0x784090  	MOV.B	[W0], W1
0x19F4	0x208E60  	MOV	#lo_addr(_DIA_GPS+4), W0
0x19F6	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,941 :: 		DIA_GPS[5] = '\0';
0x19F8	0x208E71  	MOV	#lo_addr(_DIA_GPS+5), W1
0x19FA	0xEF2000  	CLR	W0
0x19FC	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,943 :: 		MES_GPS[0] = '0';
0x19FE	0x208F01  	MOV	#lo_addr(_MES_GPS), W1
0x1A00	0xB3C300  	MOV.B	#48, W0
0x1A02	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,944 :: 		MES_GPS[1] = '0';
0x1A04	0x208F11  	MOV	#lo_addr(_MES_GPS+1), W1
0x1A06	0xB3C300  	MOV.B	#48, W0
0x1A08	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,945 :: 		MES_GPS[2] = '0';
0x1A0A	0x208F21  	MOV	#lo_addr(_MES_GPS+2), W1
0x1A0C	0xB3C300  	MOV.B	#48, W0
0x1A0E	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,946 :: 		MES_GPS[3] = string[index_char3+2];
0x1A10	0x8048D0  	MOV	_index_char2, W0
0x1A12	0x4000E2  	ADD	W0, #2, W1
0x1A14	0x208DA0  	MOV	#lo_addr(_string), W0
0x1A16	0x408010  	ADD	W1, [W0], W0
0x1A18	0x784090  	MOV.B	[W0], W1
0x1A1A	0x208F30  	MOV	#lo_addr(_MES_GPS+3), W0
0x1A1C	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,947 :: 		MES_GPS[4] = string[index_char3+3];
0x1A1E	0x8048D0  	MOV	_index_char2, W0
0x1A20	0x4000E3  	ADD	W0, #3, W1
0x1A22	0x208DA0  	MOV	#lo_addr(_string), W0
0x1A24	0x408010  	ADD	W1, [W0], W0
0x1A26	0x784090  	MOV.B	[W0], W1
0x1A28	0x208F40  	MOV	#lo_addr(_MES_GPS+4), W0
0x1A2A	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,948 :: 		MES_GPS[5] = '\0';
0x1A2C	0x208F51  	MOV	#lo_addr(_MES_GPS+5), W1
0x1A2E	0xEF2000  	CLR	W0
0x1A30	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,950 :: 		ANO_GPS[0] = '0';
0x1A32	0x208FE1  	MOV	#lo_addr(_ANO_GPS), W1
0x1A34	0xB3C300  	MOV.B	#48, W0
0x1A36	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,951 :: 		ANO_GPS[1] = '0';
0x1A38	0x208FF1  	MOV	#lo_addr(_ANO_GPS+1), W1
0x1A3A	0xB3C300  	MOV.B	#48, W0
0x1A3C	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,952 :: 		ANO_GPS[2] = '0';
0x1A3E	0x209001  	MOV	#lo_addr(_ANO_GPS+2), W1
0x1A40	0xB3C300  	MOV.B	#48, W0
0x1A42	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,953 :: 		ANO_GPS[3] = string[index_char3+4];
0x1A44	0x8048D0  	MOV	_index_char2, W0
0x1A46	0x4000E4  	ADD	W0, #4, W1
0x1A48	0x208DA0  	MOV	#lo_addr(_string), W0
0x1A4A	0x408010  	ADD	W1, [W0], W0
0x1A4C	0x784090  	MOV.B	[W0], W1
0x1A4E	0x209010  	MOV	#lo_addr(_ANO_GPS+3), W0
0x1A50	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,954 :: 		ANO_GPS[4] = string[index_char3+5];
0x1A52	0x8048D0  	MOV	_index_char2, W0
0x1A54	0x4000E5  	ADD	W0, #5, W1
0x1A56	0x208DA0  	MOV	#lo_addr(_string), W0
0x1A58	0x408010  	ADD	W1, [W0], W0
0x1A5A	0x784090  	MOV.B	[W0], W1
0x1A5C	0x209020  	MOV	#lo_addr(_ANO_GPS+4), W0
0x1A5E	0x784801  	MOV.B	W1, [W0]
;CT02_III.c,955 :: 		ANO_GPS[5] = '\0';
0x1A60	0x209031  	MOV	#lo_addr(_ANO_GPS+5), W1
0x1A62	0xEF2000  	CLR	W0
0x1A64	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,957 :: 		STATUS_CHECKSUM_GPS[0] = '0';
0x1A66	0x208F81  	MOV	#lo_addr(_STATUS_CHECKSUM_GPS), W1
0x1A68	0xB3C300  	MOV.B	#48, W0
0x1A6A	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,958 :: 		STATUS_CHECKSUM_GPS[1] = '1';
0x1A6C	0x208F91  	MOV	#lo_addr(_STATUS_CHECKSUM_GPS+1), W1
0x1A6E	0xB3C310  	MOV.B	#49, W0
0x1A70	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,959 :: 		STATUS_CHECKSUM_GPS[2] = '0';
0x1A72	0x208FA1  	MOV	#lo_addr(_STATUS_CHECKSUM_GPS+2), W1
0x1A74	0xB3C300  	MOV.B	#48, W0
0x1A76	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,960 :: 		STATUS_CHECKSUM_GPS[3] = '0';        //string[index_char3+11];
0x1A78	0x208FB1  	MOV	#lo_addr(_STATUS_CHECKSUM_GPS+3), W1
0x1A7A	0xB3C300  	MOV.B	#48, W0
0x1A7C	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,961 :: 		STATUS_CHECKSUM_GPS[4] = '0';        //string[index_char3+12];
0x1A7E	0x208FC1  	MOV	#lo_addr(_STATUS_CHECKSUM_GPS+4), W1
0x1A80	0xB3C300  	MOV.B	#48, W0
0x1A82	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,962 :: 		STATUS_CHECKSUM_GPS[5] = '\0';
0x1A84	0x208FD1  	MOV	#lo_addr(_STATUS_CHECKSUM_GPS+5), W1
0x1A86	0xEF2000  	CLR	W0
0x1A88	0x784880  	MOV.B	W0, [W1]
;CT02_III.c,964 :: 		res = 1;
0x1A8A	0x200010  	MOV	#1, W0
0x1A8C	0x8847B0  	MOV	W0, _res
;CT02_III.c,965 :: 		return res;
0x1A8E	0x200010  	MOV	#1, W0
0x1A90	0x370007  	BRA	L_end_GPS_Parse
;CT02_III.c,788 :: 		if((string[7] != ',')&&(string[18] == 'A'))     // if "$GPRMC" NMEA message does not have ',' sign in the 8-th
L__GPS_Parse75:
L__GPS_Parse74:
;CT02_III.c,969 :: 		res = 2;
0x1A92	0x200020  	MOV	#2, W0
0x1A94	0x8847B0  	MOV	W0, _res
;CT02_III.c,970 :: 		return res;
0x1A96	0x200020  	MOV	#2, W0
0x1A98	0x370003  	BRA	L_end_GPS_Parse
;CT02_III.c,973 :: 		}
L_GPS_Parse44:
;CT02_III.c,976 :: 		res = 0;
0x1A9A	0xEF2000  	CLR	W0
0x1A9C	0x8847B0  	MOV	W0, _res
;CT02_III.c,977 :: 		return res;
0x1A9E	0xEF2000  	CLR	W0
;CT02_III.c,980 :: 		}
;CT02_III.c,977 :: 		return res;
;CT02_III.c,980 :: 		}
L_end_GPS_Parse:
0x1AA0	0x7805CF  	POP	W11
0x1AA2	0x78054F  	POP	W10
0x1AA4	0x060000  	RETURN
; end of _GPS_Parse
_strstr:
0x0B4C	0xFA0000  	LNK	#0
;__Lib_CString.c,280 :: 		
;__Lib_CString.c,281 :: 		
0x0B4E	0x781F8C  	PUSH	W12
L_strstr70:
0x0B50	0xE15060  	CP	W10, #0
0x0B52	0x320016  	BRA Z	L__strstr102
L__strstr158:
0x0B54	0xE0041A  	CP0.B	[W10]
0x0B56	0x320014  	BRA Z	L__strstr101
L__strstr159:
L__strstr100:
;__Lib_CString.c,282 :: 		
0x0B58	0x781F8A  	PUSH	W10
0x0B5A	0x78050B  	MOV	W11, W10
0x0B5C	0x07FC69  	RCALL	_strlen
0x0B5E	0x78054F  	POP	W10
0x0B60	0xBE9F8A  	PUSH.D	W10
0x0B62	0x784600  	MOV.B	W0, W12
0x0B64	0x07FC4B  	RCALL	_strncmp
0x0B66	0xBE054F  	POP.D	W10
0x0B68	0xE10060  	CP	W0, #0
0x0B6A	0x3A0002  	BRA NZ	L_strstr74
L__strstr160:
;__Lib_CString.c,283 :: 		
0x0B6C	0x78000A  	MOV	W10, W0
0x0B6E	0x370009  	BRA	L_end_strstr
L_strstr74:
;__Lib_CString.c,284 :: 		
0x0B70	0x450061  	ADD	W10, #1, W0
0x0B72	0xBE9F8A  	PUSH.D	W10
0x0B74	0x78459B  	MOV.B	[W11], W11
0x0B76	0x780500  	MOV	W0, W10
0x0B78	0x07FC66  	RCALL	_strchr
0x0B7A	0xBE054F  	POP.D	W10
0x0B7C	0x780500  	MOV	W0, W10
;__Lib_CString.c,285 :: 		
0x0B7E	0x37FFE8  	BRA	L_strstr70
;__Lib_CString.c,281 :: 		
L__strstr102:
L__strstr101:
;__Lib_CString.c,286 :: 		
0x0B80	0xEF2000  	CLR	W0
;__Lib_CString.c,287 :: 		
;__Lib_CString.c,286 :: 		
;__Lib_CString.c,287 :: 		
L_end_strstr:
0x0B82	0x78064F  	POP	W12
0x0B84	0xFA8000  	ULNK
0x0B86	0x060000  	RETURN
; end of _strstr
_strncmp:
0x03FC	0xFA0000  	LNK	#0
;__Lib_CString.c,226 :: 		
;__Lib_CString.c,228 :: 		
L_strncmp58:
0x03FE	0x78408C  	MOV.B	W12, W1
0x0400	0x564061  	SUB.B	W12, #1, W0
0x0402	0x784600  	MOV.B	W0, W12
0x0404	0xE24002  	CP0.B	W1
0x0406	0x320011  	BRA Z	L_strncmp59
L__strncmp148:
;__Lib_CString.c,229 :: 		
0x0408	0x78401A  	MOV.B	[W10], W0
0x040A	0xE10460  	CP.B	W0, #0
0x040C	0x320004  	BRA Z	L__strncmp98
L__strncmp149:
0x040E	0x78401A  	MOV.B	[W10], W0
0x0410	0xE1041B  	CP.B	W0, [W11]
0x0412	0x3A0001  	BRA NZ	L__strncmp97
L__strncmp150:
0x0414	0x370005  	BRA	L_strncmp62
L__strncmp98:
L__strncmp97:
;__Lib_CString.c,230 :: 		
0x0416	0x78401B  	MOV.B	[W11], W0
0x0418	0xFB809A  	ZE	[W10], W1
0x041A	0xFB8000  	ZE	W0, W0
0x041C	0x508000  	SUB	W1, W0, W0
0x041E	0x370006  	BRA	L_end_strncmp
L_strncmp62:
;__Lib_CString.c,231 :: 		
0x0420	0x450061  	ADD	W10, #1, W0
0x0422	0x780500  	MOV	W0, W10
;__Lib_CString.c,232 :: 		
0x0424	0x458061  	ADD	W11, #1, W0
0x0426	0x780580  	MOV	W0, W11
;__Lib_CString.c,233 :: 		
0x0428	0x37FFEA  	BRA	L_strncmp58
L_strncmp59:
;__Lib_CString.c,234 :: 		
0x042A	0xEF2000  	CLR	W0
;__Lib_CString.c,235 :: 		
L_end_strncmp:
0x042C	0xFA8000  	ULNK
0x042E	0x060000  	RETURN
; end of _strncmp
_strlen:
0x0430	0xFA0000  	LNK	#0
;__Lib_CString.c,143 :: 		
;__Lib_CString.c,146 :: 		
; cp start address is: 2 (W1)
0x0432	0x78008A  	MOV	W10, W1
; cp end address is: 2 (W1)
;__Lib_CString.c,147 :: 		
L_strlen36:
; cp start address is: 2 (W1)
0x0434	0x780001  	MOV	W1, W0
0x0436	0xEC2002  	INC	W1
0x0438	0xE00410  	CP0.B	[W0]
0x043A	0x320001  	BRA Z	L_strlen37
L__strlen131:
;__Lib_CString.c,148 :: 		
0x043C	0x37FFFB  	BRA	L_strlen36
L_strlen37:
;__Lib_CString.c,149 :: 		
0x043E	0x50800A  	SUB	W1, W10, W0
; cp end address is: 2 (W1)
0x0440	0xED2000  	DEC	W0
;__Lib_CString.c,150 :: 		
L_end_strlen:
0x0442	0xFA8000  	ULNK
0x0444	0x060000  	RETURN
; end of _strlen
_strchr:
0x0446	0xFA0000  	LNK	#0
;__Lib_CString.c,109 :: 		
;__Lib_CString.c,110 :: 		
L_strchr26:
;__Lib_CString.c,111 :: 		
0x0448	0xE15C1A  	CP.B	W11, [W10]
0x044A	0x3A0002  	BRA NZ	L_strchr29
L__strchr123:
;__Lib_CString.c,112 :: 		
0x044C	0x78000A  	MOV	W10, W0
0x044E	0x370006  	BRA	L_end_strchr
L_strchr29:
;__Lib_CString.c,113 :: 		
0x0450	0x78008A  	MOV	W10, W1
0x0452	0x450061  	ADD	W10, #1, W0
0x0454	0x780500  	MOV	W0, W10
0x0456	0xE00411  	CP0.B	[W1]
0x0458	0x3AFFF7  	BRA NZ	L_strchr26
L__strchr124:
;__Lib_CString.c,115 :: 		
0x045A	0xEF2000  	CLR	W0
;__Lib_CString.c,116 :: 		
L_end_strchr:
0x045C	0xFA8000  	ULNK
0x045E	0x060000  	RETURN
; end of _strchr
_ADC1_Get_Sample:
0x0F16	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24HJ_p33_2_7.c,58 :: 		
;__Lib_ADC_1_p24HJ_p33_2_7.c,60 :: 		
0x0F18	0x200010  	MOV	#1, W0
0x0F1A	0xDD000A  	SL	W0, W10, W0
0x0F1C	0xEA8080  	COM	W0, W1
0x0F1E	0x2032C0  	MOV	#lo_addr(AD1PCFGL), W0
0x0F20	0x608810  	AND	W1, [W0], [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,62 :: 		
0x0F22	0x88194A  	MOV	W10, AD1CHS0
;__Lib_ADC_1_p24HJ_p33_2_7.c,63 :: 		
0x0F24	0xA82320  	BSET	AD1CON1, #1
;__Lib_ADC_1_p24HJ_p33_2_7.c,65 :: 		
L_ADC1_Get_Sample0:
0x0F26	0xAF0320  	BTSC	AD1CON1, #0
0x0F28	0x370001  	BRA	L_ADC1_Get_Sample1
;__Lib_ADC_1_p24HJ_p33_2_7.c,66 :: 		
0x0F2A	0x37FFFD  	BRA	L_ADC1_Get_Sample0
L_ADC1_Get_Sample1:
;__Lib_ADC_1_p24HJ_p33_2_7.c,67 :: 		
0x0F2C	0xA90320  	BCLR	AD1CON1, #0
;__Lib_ADC_1_p24HJ_p33_2_7.c,68 :: 		
0x0F2E	0xBF8300  	MOV	ADC1BUF0, WREG
;__Lib_ADC_1_p24HJ_p33_2_7.c,70 :: 		
L_end_ADC1_Get_Sample:
0x0F30	0xFA8000  	ULNK
0x0F32	0x060000  	RETURN
; end of _ADC1_Get_Sample
_ADXL345_Read_XYZ:
0x0F34	0xFA0002  	LNK	#2
;Funcoes_ADXL.c,80 :: 		void ADXL345_Read_XYZ(char * dados)
;Funcoes_ADXL.c,82 :: 		dados[0] = ADXL345_Read(_DATAX0);
0x0F36	0x781F8A  	PUSH	W10
0x0F38	0x78000A  	MOV	W10, W0
0x0F3A	0x980700  	MOV	W0, [W14+0]
0x0F3C	0x781F8A  	PUSH	W10
0x0F3E	0xB3C32A  	MOV.B	#50, W10
0x0F40	0x07FDF9  	RCALL	_ADXL345_Read
0x0F42	0x78054F  	POP	W10
0x0F44	0x90008E  	MOV	[W14+0], W1
0x0F46	0x784880  	MOV.B	W0, [W1]
;Funcoes_ADXL.c,83 :: 		dados[1] = ADXL345_Read(_DATAX1);
0x0F48	0x450061  	ADD	W10, #1, W0
0x0F4A	0x980700  	MOV	W0, [W14+0]
0x0F4C	0x781F8A  	PUSH	W10
0x0F4E	0xB3C33A  	MOV.B	#51, W10
0x0F50	0x07FDF1  	RCALL	_ADXL345_Read
0x0F52	0x78054F  	POP	W10
0x0F54	0x90008E  	MOV	[W14+0], W1
0x0F56	0x784880  	MOV.B	W0, [W1]
;Funcoes_ADXL.c,84 :: 		dados[2] = ADXL345_Read(_DATAY0);
0x0F58	0x450062  	ADD	W10, #2, W0
0x0F5A	0x980700  	MOV	W0, [W14+0]
0x0F5C	0x781F8A  	PUSH	W10
0x0F5E	0xB3C34A  	MOV.B	#52, W10
0x0F60	0x07FDE9  	RCALL	_ADXL345_Read
0x0F62	0x78054F  	POP	W10
0x0F64	0x90008E  	MOV	[W14+0], W1
0x0F66	0x784880  	MOV.B	W0, [W1]
;Funcoes_ADXL.c,85 :: 		dados[3] = ADXL345_Read(_DATAY1);
0x0F68	0x450063  	ADD	W10, #3, W0
0x0F6A	0x980700  	MOV	W0, [W14+0]
0x0F6C	0x781F8A  	PUSH	W10
0x0F6E	0xB3C35A  	MOV.B	#53, W10
0x0F70	0x07FDE1  	RCALL	_ADXL345_Read
0x0F72	0x78054F  	POP	W10
0x0F74	0x90008E  	MOV	[W14+0], W1
0x0F76	0x784880  	MOV.B	W0, [W1]
;Funcoes_ADXL.c,86 :: 		dados[4] = ADXL345_Read(_DATAZ0);
0x0F78	0x450064  	ADD	W10, #4, W0
0x0F7A	0x980700  	MOV	W0, [W14+0]
0x0F7C	0x781F8A  	PUSH	W10
0x0F7E	0xB3C36A  	MOV.B	#54, W10
0x0F80	0x07FDD9  	RCALL	_ADXL345_Read
0x0F82	0x78054F  	POP	W10
0x0F84	0x90008E  	MOV	[W14+0], W1
0x0F86	0x784880  	MOV.B	W0, [W1]
;Funcoes_ADXL.c,87 :: 		dados[5] = ADXL345_Read(_DATAZ1);
0x0F88	0x450065  	ADD	W10, #5, W0
0x0F8A	0x980700  	MOV	W0, [W14+0]
0x0F8C	0xB3C37A  	MOV.B	#55, W10
0x0F8E	0x07FDD2  	RCALL	_ADXL345_Read
0x0F90	0x90008E  	MOV	[W14+0], W1
0x0F92	0x784880  	MOV.B	W0, [W1]
;Funcoes_ADXL.c,88 :: 		}
L_end_ADXL345_Read_XYZ:
0x0F94	0x78054F  	POP	W10
0x0F96	0xFA8000  	ULNK
0x0F98	0x060000  	RETURN
; end of _ADXL345_Read_XYZ
_ADXL345_Read:
;Funcoes_ADXL.c,39 :: 		unsigned short ADXL345_Read(unsigned short address) {
;Funcoes_ADXL.c,40 :: 		unsigned short internal = 0;
0x0B34	0x781F8A  	PUSH	W10
;Funcoes_ADXL.c,41 :: 		internal = address | _SPI_READ;                  // Register and Read bit
0x0B36	0xFB808A  	ZE	W10, W1
0x0B38	0x200800  	MOV	#128, W0
0x0B3A	0x708000  	IOR	W1, W0, W0
;Funcoes_ADXL.c,43 :: 		ADXL_CS = 0;
0x0B3C	0xA9A2D4  	BCLR	LATC5_bit, #5
;Funcoes_ADXL.c,44 :: 		SPI1_Write(internal);
0x0B3E	0xFB8500  	ZE	W0, W10
0x0B40	0x07FB6B  	RCALL	_SPI1_Write
;Funcoes_ADXL.c,45 :: 		internal = SPI1_Read(0);
0x0B42	0xEF2014  	CLR	W10
0x0B44	0x07FB5D  	RCALL	_SPI1_Read
;Funcoes_ADXL.c,46 :: 		ADXL_CS = 1;
0x0B46	0xA8A2D4  	BSET	LATC5_bit, #5
;Funcoes_ADXL.c,48 :: 		return internal;
;Funcoes_ADXL.c,49 :: 		}
;Funcoes_ADXL.c,48 :: 		return internal;
;Funcoes_ADXL.c,49 :: 		}
L_end_ADXL345_Read:
0x0B48	0x78054F  	POP	W10
0x0B4A	0x060000  	RETURN
; end of _ADXL345_Read
_abs:
0x0FF0	0xFA0000  	LNK	#0
;__Lib_CStdlib.c,37 :: 		
;__Lib_CStdlib.c,38 :: 		
0x0FF2	0xE15060  	CP	W10, #0
0x0FF4	0x3D0002  	BRA GE	L_abs0
L__abs100:
;__Lib_CStdlib.c,39 :: 		
0x0FF6	0x150060  	SUBR	W10, #0, W0
0x0FF8	0x370001  	BRA	L_end_abs
L_abs0:
;__Lib_CStdlib.c,40 :: 		
0x0FFA	0x78000A  	MOV	W10, W0
;__Lib_CStdlib.c,41 :: 		
L_end_abs:
0x0FFC	0xFA8000  	ULNK
0x0FFE	0x060000  	RETURN
; end of _abs
_Write_UART_UDATA:
0x0F9A	0xFA0000  	LNK	#0
;Funcoes_Radio.c,14 :: 		void Write_UART_UDATA(char *ID, unsigned dado1, unsigned dado2, unsigned dado3, unsigned dado4)
;Funcoes_Radio.c,17 :: 		WordToStr(dado1,dado1_txt);
0x0F9C	0x781F8A  	PUSH	W10
0x0F9E	0x781F8B  	PUSH	W11
; dado4 start address is: 8 (W4)
0x0FA0	0x97BA4E  	MOV	[W14-8], W4
0x0FA2	0x781F8A  	PUSH	W10
0x0FA4	0x78050B  	MOV	W11, W10
0x0FA6	0x20C5AB  	MOV	#lo_addr(_dado1_txt), W11
0x0FA8	0x07FCC8  	RCALL	_WordToStr
;Funcoes_Radio.c,18 :: 		WordToStr(dado2,dado2_txt);
0x0FAA	0x20932B  	MOV	#lo_addr(_dado2_txt), W11
0x0FAC	0x78050C  	MOV	W12, W10
0x0FAE	0x07FCC5  	RCALL	_WordToStr
;Funcoes_Radio.c,19 :: 		WordToStr(dado3,dado3_txt);
0x0FB0	0x2092CB  	MOV	#lo_addr(_dado3_txt), W11
0x0FB2	0x78050D  	MOV	W13, W10
0x0FB4	0x07FCC2  	RCALL	_WordToStr
;Funcoes_Radio.c,20 :: 		WordToStr(dado4,dado4_txt);
0x0FB6	0x20926B  	MOV	#lo_addr(_dado4_txt), W11
0x0FB8	0x780504  	MOV	W4, W10
; dado4 end address is: 8 (W4)
0x0FBA	0x07FCBF  	RCALL	_WordToStr
0x0FBC	0x78054F  	POP	W10
;Funcoes_Radio.c,22 :: 		UART1_Write_Text(ID);
0x0FBE	0x07FF37  	RCALL	_UART1_Write_Text
;Funcoes_Radio.c,23 :: 		UART1_Write_Text(dado1_txt);
0x0FC0	0x20C5AA  	MOV	#lo_addr(_dado1_txt), W10
0x0FC2	0x07FF35  	RCALL	_UART1_Write_Text
;Funcoes_Radio.c,24 :: 		UART1_Write(',');
0x0FC4	0x2002CA  	MOV	#44, W10
0x0FC6	0x07FA4C  	RCALL	_UART1_Write
;Funcoes_Radio.c,25 :: 		UART1_Write_Text(dado2_txt);
0x0FC8	0x20932A  	MOV	#lo_addr(_dado2_txt), W10
0x0FCA	0x07FF31  	RCALL	_UART1_Write_Text
;Funcoes_Radio.c,26 :: 		UART1_Write(',');
0x0FCC	0x2002CA  	MOV	#44, W10
0x0FCE	0x07FA48  	RCALL	_UART1_Write
;Funcoes_Radio.c,27 :: 		UART1_Write_Text(dado3_txt);
0x0FD0	0x2092CA  	MOV	#lo_addr(_dado3_txt), W10
0x0FD2	0x07FF2D  	RCALL	_UART1_Write_Text
;Funcoes_Radio.c,28 :: 		UART1_Write(',');
0x0FD4	0x2002CA  	MOV	#44, W10
0x0FD6	0x07FA44  	RCALL	_UART1_Write
;Funcoes_Radio.c,29 :: 		UART1_Write_Text(dado4_txt);
0x0FD8	0x20926A  	MOV	#lo_addr(_dado4_txt), W10
0x0FDA	0x07FF29  	RCALL	_UART1_Write_Text
;Funcoes_Radio.c,30 :: 		UART1_Write(DATA_end);
0x0FDC	0x2003BA  	MOV	#59, W10
0x0FDE	0x07FA40  	RCALL	_UART1_Write
;Funcoes_Radio.c,31 :: 		UART1_Write(CR);
0x0FE0	0x2000DA  	MOV	#13, W10
0x0FE2	0x07FA3E  	RCALL	_UART1_Write
;Funcoes_Radio.c,32 :: 		UART1_Write(LF);
0x0FE4	0x2000AA  	MOV	#10, W10
0x0FE6	0x07FA3C  	RCALL	_UART1_Write
;Funcoes_Radio.c,33 :: 		}
L_end_Write_UART_UDATA:
0x0FE8	0x7805CF  	POP	W11
0x0FEA	0x78054F  	POP	W10
0x0FEC	0xFA8000  	ULNK
0x0FEE	0x060000  	RETURN
; end of _Write_UART_UDATA
_WordToStr:
0x093A	0xFA0002  	LNK	#2
;__Lib_Conversions.c,84 :: 		
;__Lib_Conversions.c,89 :: 		
; len start address is: 4 (W2)
0x093C	0xEF2004  	CLR	W2
; len end address is: 4 (W2)
L_WordToStr6:
; len start address is: 4 (W2)
0x093E	0xE11465  	CP.B	W2, #5
0x0940	0x310006  	BRA GEU	L_WordToStr7
L__WordToStr124:
;__Lib_Conversions.c,90 :: 		
0x0942	0xFB8002  	ZE	W2, W0
0x0944	0x458080  	ADD	W11, W0, W1
0x0946	0xB3C200  	MOV.B	#32, W0
0x0948	0x784880  	MOV.B	W0, [W1]
;__Lib_Conversions.c,89 :: 		
0x094A	0xEC6004  	INC.B	W2
;__Lib_Conversions.c,90 :: 		
0x094C	0x37FFF8  	BRA	L_WordToStr6
L_WordToStr7:
;__Lib_Conversions.c,91 :: 		
0x094E	0xFB8002  	ZE	W2, W0
0x0950	0x458080  	ADD	W11, W0, W1
0x0952	0xEF2000  	CLR	W0
0x0954	0x784880  	MOV.B	W0, [W1]
; len start address is: 6 (W3)
0x0956	0x5141E1  	SUB.B	W2, #1, W3
; len end address is: 4 (W2)
; len end address is: 6 (W3)
;__Lib_Conversions.c,93 :: 		
L_WordToStr9:
;__Lib_Conversions.c,94 :: 		
; len start address is: 6 (W3)
0x0958	0xFB8003  	ZE	W3, W0
0x095A	0x458000  	ADD	W11, W0, W0
0x095C	0x980700  	MOV	W0, [W14+0]
0x095E	0x2000A2  	MOV	#10, W2
0x0960	0x090011  	REPEAT	#17
0x0962	0xD88502  	DIV.U	W10, W2
0x0964	0x200300  	MOV	#48, W0
0x0966	0x408080  	ADD	W1, W0, W1
0x0968	0x90000E  	MOV	[W14+0], W0
0x096A	0x784801  	MOV.B	W1, [W0]
;__Lib_Conversions.c,95 :: 		
0x096C	0x2000A2  	MOV	#10, W2
0x096E	0x090011  	REPEAT	#17
0x0970	0xD88502  	DIV.U	W10, W2
0x0972	0x780500  	MOV	W0, W10
;__Lib_Conversions.c,96 :: 		
0x0974	0xE10060  	CP	W0, #0
0x0976	0x3A0001  	BRA NZ	L_WordToStr11
L__WordToStr125:
; len end address is: 6 (W3)
;__Lib_Conversions.c,97 :: 		
0x0978	0x370002  	BRA	L_WordToStr10
L_WordToStr11:
;__Lib_Conversions.c,98 :: 		
; len start address is: 6 (W3)
0x097A	0xED6006  	DEC.B	W3
;__Lib_Conversions.c,99 :: 		
; len end address is: 6 (W3)
0x097C	0x37FFED  	BRA	L_WordToStr9
L_WordToStr10:
;__Lib_Conversions.c,100 :: 		
L_end_WordToStr:
0x097E	0xFA8000  	ULNK
0x0980	0x060000  	RETURN
; end of _WordToStr
0x2086	0x208001  	MOV	#lo_addr(_t), W1
0x2088	0x2A03A0  	MOV	#41018, W0
0x208A	0x090006  	REPEAT	#6
0x208C	0x7818B0  	MOV	[W0++], [W1++]
0x208E	0x7858B0  	MOV.B	[W0++], [W1++]
0x2090	0x208101  	MOV	#lo_addr(_gps_ready), W1
0x2092	0x29FD60  	MOV	#40918, W0
0x2094	0x090030  	REPEAT	#48
0x2096	0x7818B0  	MOV	[W0++], [W1++]
0x2098	0x7858B0  	MOV.B	[W0++], [W1++]
0x209A	0x060000  	RETURN
_C1Interrupt:
0x1B84	0xF80036  	PUSH	RCOUNT
0x1B86	0x781F80  	PUSH	W0
0x1B88	0x200020  	MOV	#2, W0
0x1B8A	0x09000C  	REPEAT	#12
0x1B8C	0x781FB0  	PUSH	[W0++]
;CT02_III.c,277 :: 		void C1Interrupt(void) org 0x005A                            // ECAN event iterrupt
;CT02_III.c,279 :: 		IFS2bits.C1IF = 0;                                   // clear ECAN interrupt flag
0x1B8E	0xA96088  	BCLR	IFS2bits, #3
;CT02_III.c,280 :: 		if(C1INTFbits.TBIF) {                                // was it tx interrupt?
0x1B90	0xAE040A  	BTSS	C1INTFbits, #0
0x1B92	0x370001  	BRA	L_C1Interrupt0
;CT02_III.c,281 :: 		C1INTFbits.TBIF = 0;                             // if yes clear tx interrupt flag
0x1B94	0xA9040A  	BCLR	C1INTFbits, #0
;CT02_III.c,282 :: 		}
L_C1Interrupt0:
;CT02_III.c,283 :: 		if(C1INTFbits.RBIF)
0x1B96	0xAE240A  	BTSS	C1INTFbits, #1
0x1B98	0x370002  	BRA	L_C1Interrupt1
;CT02_III.c,286 :: 		C1INTFbits.RBIF = 0;                         // if yes clear rx interrupt flag
0x1B9A	0xA9240A  	BCLR	C1INTFbits, #1
;CT02_III.c,287 :: 		LED = 1;
0x1B9C	0xA842C5  	BSET	LATA10_bit, #10
;CT02_III.c,288 :: 		}
L_C1Interrupt1:
;CT02_III.c,289 :: 		}
L_end_C1Interrupt:
0x1B9E	0x2001A0  	MOV	#26, W0
0x1BA0	0x09000C  	REPEAT	#12
0x1BA2	0x78104F  	POP	[W0--]
0x1BA4	0x78004F  	POP	W0
0x1BA6	0xF90036  	POP	RCOUNT
0x1BA8	0x064000  	RETFIE
; end of _C1Interrupt
_U2RXInterrupt:
0x1FBC	0xF80036  	PUSH	RCOUNT
0x1FBE	0x781F80  	PUSH	W0
0x1FC0	0x200020  	MOV	#2, W0
0x1FC2	0x09000C  	REPEAT	#12
0x1FC4	0x781FB0  	PUSH	[W0++]
;CT02_III.c,330 :: 		void U2RXInterrupt(void) iv 0x0050   { // interrupt is generated by UART receive
;CT02_III.c,332 :: 		LED = 1;
0x1FC6	0xA842C5  	BSET	LATA10_bit, #10
;CT02_III.c,362 :: 		U2RXIF_bit = 0;                       // Clear UART receive interrupt flag
0x1FC8	0xA9C087  	BCLR	U2RXIF_bit, #14
;CT02_III.c,364 :: 		}
L_end_U2RXInterrupt:
0x1FCA	0x2001A0  	MOV	#26, W0
0x1FCC	0x09000C  	REPEAT	#12
0x1FCE	0x78104F  	POP	[W0--]
0x1FD0	0x78004F  	POP	W0
0x1FD2	0xF90036  	POP	RCOUNT
0x1FD4	0x064000  	RETFIE
; end of _U2RXInterrupt
_interrupt_timer5:
0x1F52	0xF80036  	PUSH	RCOUNT
0x1F54	0x781F80  	PUSH	W0
0x1F56	0x200020  	MOV	#2, W0
0x1F58	0x09000C  	REPEAT	#12
0x1F5A	0x781FB0  	PUSH	[W0++]
;CT02_III.c,300 :: 		void interrupt_timer5() iv IVT_ADDR_T5INTERRUPT {   // interrupt is generated by Timer5 - GPS
;CT02_III.c,302 :: 		T5CONbits.TON = 0;                     // Stop Timer 5
0x1F5C	0xA9E121  	BCLR	T5CONbits, #15
;CT02_III.c,303 :: 		TMR5 = 0xF447;
0x1F5E	0x2F4470  	MOV	#62535, W0
0x1F60	0xB7A118  	MOV	WREG, TMR5
;CT02_III.c,304 :: 		tempo_msg++;
0x1F62	0x200011  	MOV	#1, W1
0x1F64	0x2088E0  	MOV	#lo_addr(_tempo_msg), W0
0x1F66	0x408810  	ADD	W1, [W0], [W0]
;CT02_III.c,305 :: 		while(U2STAbits.URXDA == 1)
L_interrupt_timer52:
0x1F68	0xAE0232  	BTSS	U2STAbits, #0
0x1F6A	0x370019  	BRA	L_interrupt_timer53
;CT02_III.c,307 :: 		LED = 1;
0x1F6C	0xA842C5  	BSET	LATA10_bit, #10
;CT02_III.c,308 :: 		txt[t++] = U2RXREG;
0x1F6E	0x2094E1  	MOV	#lo_addr(_txt), W1
0x1F70	0x208000  	MOV	#lo_addr(_t), W0
0x1F72	0x408090  	ADD	W1, [W0], W1
0x1F74	0xBFC236  	MOV.B	U2RXREG, WREG
0x1F76	0x784880  	MOV.B	W0, [W1]
0x1F78	0x200011  	MOV	#1, W1
0x1F7A	0x208000  	MOV	#lo_addr(_t), W0
0x1F7C	0x408810  	ADD	W1, [W0], [W0]
;CT02_III.c,309 :: 		if (txt[t-1] == 0)
0x1F7E	0x804000  	MOV	_t, W0
0x1F80	0x5000E1  	SUB	W0, #1, W1
0x1F82	0x2094E0  	MOV	#lo_addr(_txt), W0
0x1F84	0x400001  	ADD	W0, W1, W0
0x1F86	0x784010  	MOV.B	[W0], W0
0x1F88	0xE10460  	CP.B	W0, #0
0x1F8A	0x3A0002  	BRA NZ	L_interrupt_timer54
L__interrupt_timer584:
;CT02_III.c,311 :: 		t = 0;
0x1F8C	0xEF2000  	CLR	W0
0x1F8E	0x884000  	MOV	W0, _t
;CT02_III.c,312 :: 		}
L_interrupt_timer54:
;CT02_III.c,313 :: 		if (t == 768)
0x1F90	0x804001  	MOV	_t, W1
0x1F92	0x203000  	MOV	#768, W0
0x1F94	0xE10800  	CP	W1, W0
0x1F96	0x3A0002  	BRA NZ	L_interrupt_timer55
L__interrupt_timer585:
;CT02_III.c,315 :: 		t = 0;
0x1F98	0xEF2000  	CLR	W0
0x1F9A	0x884000  	MOV	W0, _t
;CT02_III.c,317 :: 		}
L_interrupt_timer55:
;CT02_III.c,318 :: 		}
0x1F9C	0x37FFE5  	BRA	L_interrupt_timer52
L_interrupt_timer53:
;CT02_III.c,320 :: 		if(tempo_msg == 5)
0x1F9E	0x804470  	MOV	_tempo_msg, W0
0x1FA0	0xE10065  	CP	W0, #5
0x1FA2	0x3A0004  	BRA NZ	L_interrupt_timer56
L__interrupt_timer586:
;CT02_III.c,322 :: 		gps_ready = 1;
0x1FA4	0x200010  	MOV	#1, W0
0x1FA6	0x884080  	MOV	W0, _gps_ready
;CT02_III.c,323 :: 		tempo_msg = 0;
0x1FA8	0xEF2000  	CLR	W0
0x1FAA	0x884470  	MOV	W0, _tempo_msg
;CT02_III.c,325 :: 		}
L_interrupt_timer56:
;CT02_III.c,326 :: 		T5CONbits.TON = 1;                     // Start Timer 5
0x1FAC	0xA8E121  	BSET	T5CONbits, #15
;CT02_III.c,327 :: 		T5IF_bit = 0;                       // Clear Timer5 interrupt flag
0x1FAE	0xA98087  	BCLR	T5IF_bit, #12
;CT02_III.c,328 :: 		}
L_end_interrupt_timer5:
0x1FB0	0x2001A0  	MOV	#26, W0
0x1FB2	0x09000C  	REPEAT	#12
0x1FB4	0x78104F  	POP	[W0--]
0x1FB6	0x78004F  	POP	W0
0x1FB8	0xF90036  	POP	RCOUNT
0x1FBA	0x064000  	RETFIE
; end of _interrupt_timer5
_InputCapture7Int:
0x1AE4	0xF80036  	PUSH	RCOUNT
0x1AE6	0x781F80  	PUSH	W0
0x1AE8	0x200020  	MOV	#2, W0
0x1AEA	0x09000C  	REPEAT	#12
0x1AEC	0x781FB0  	PUSH	[W0++]
;CT02_III.c,388 :: 		void InputCapture7Int() iv IVT_ADDR_IC7INTERRUPT //RPM
;CT02_III.c,390 :: 		t1=IC7BUF;
0x1AEE	0xBF8158  	MOV	IC7BUF, WREG
0x1AF0	0x884430  	MOV	W0, _t1
;CT02_III.c,391 :: 		t2=IC7BUF;
0x1AF2	0xBF8158  	MOV	IC7BUF, WREG
0x1AF4	0x884420  	MOV	W0, _t2
;CT02_III.c,392 :: 		IC7IF_bit=0;
0x1AF6	0xA9C086  	BCLR	IC7IF_bit, #6
;CT02_III.c,393 :: 		if(t2>t1)
0x1AF8	0x804421  	MOV	_t2, W1
0x1AFA	0x208860  	MOV	#lo_addr(_t1), W0
0x1AFC	0xE10810  	CP	W1, [W0]
0x1AFE	0x360005  	BRA LEU	L_InputCapture7Int11
L__InputCapture7Int93:
;CT02_III.c,394 :: 		GPIN3_FSM = t2-t1;
0x1B00	0x804422  	MOV	_t2, W2
0x1B02	0x208861  	MOV	#lo_addr(_t1), W1
0x1B04	0x20C560  	MOV	#lo_addr(_GPIN3_FSM), W0
0x1B06	0x510811  	SUB	W2, [W1], [W0]
0x1B08	0x370006  	BRA	L_InputCapture7Int12
L_InputCapture7Int11:
;CT02_III.c,396 :: 		GPIN3_FSM = (PR3 - t1) + t2;
0x1B0A	0x800871  	MOV	PR3, W1
0x1B0C	0x208860  	MOV	#lo_addr(_t1), W0
0x1B0E	0x508110  	SUB	W1, [W0], W2
0x1B10	0x208841  	MOV	#lo_addr(_t2), W1
0x1B12	0x20C560  	MOV	#lo_addr(_GPIN3_FSM), W0
0x1B14	0x410811  	ADD	W2, [W1], [W0]
L_InputCapture7Int12:
;CT02_III.c,397 :: 		}
L_end_InputCapture7Int:
0x1B16	0x2001A0  	MOV	#26, W0
0x1B18	0x09000C  	REPEAT	#12
0x1B1A	0x78104F  	POP	[W0--]
0x1B1C	0x78004F  	POP	W0
0x1B1E	0xF90036  	POP	RCOUNT
0x1B20	0x064000  	RETFIE
; end of _InputCapture7Int
_InputCapture2Int:
0x1AA6	0xF80036  	PUSH	RCOUNT
0x1AA8	0x781F80  	PUSH	W0
0x1AAA	0x200020  	MOV	#2, W0
0x1AAC	0x09000C  	REPEAT	#12
0x1AAE	0x781FB0  	PUSH	[W0++]
;CT02_III.c,377 :: 		void InputCapture2Int() iv IVT_ADDR_IC2INTERRUPT //(Velocidade)
;CT02_III.c,379 :: 		t1=IC2BUF;
0x1AB0	0xBF8144  	MOV	IC2BUF, WREG
0x1AB2	0x884430  	MOV	W0, _t1
;CT02_III.c,380 :: 		t2=IC2BUF;
0x1AB4	0xBF8144  	MOV	IC2BUF, WREG
0x1AB6	0x884420  	MOV	W0, _t2
;CT02_III.c,381 :: 		IC2IF_bit=0;
0x1AB8	0xA9A084  	BCLR	IC2IF_bit, #5
;CT02_III.c,382 :: 		if(t2>t1)
0x1ABA	0x804421  	MOV	_t2, W1
0x1ABC	0x208860  	MOV	#lo_addr(_t1), W0
0x1ABE	0xE10810  	CP	W1, [W0]
0x1AC0	0x360005  	BRA LEU	L_InputCapture2Int9
L__InputCapture2Int91:
;CT02_III.c,383 :: 		GPIN2_FSM = t2-t1;
0x1AC2	0x804422  	MOV	_t2, W2
0x1AC4	0x208861  	MOV	#lo_addr(_t1), W1
0x1AC6	0x20C580  	MOV	#lo_addr(_GPIN2_FSM), W0
0x1AC8	0x510811  	SUB	W2, [W1], [W0]
0x1ACA	0x370006  	BRA	L_InputCapture2Int10
L_InputCapture2Int9:
;CT02_III.c,385 :: 		GPIN2_FSM = (PR2 - t1) + t2;
0x1ACC	0x800861  	MOV	PR2, W1
0x1ACE	0x208860  	MOV	#lo_addr(_t1), W0
0x1AD0	0x508110  	SUB	W1, [W0], W2
0x1AD2	0x208841  	MOV	#lo_addr(_t2), W1
0x1AD4	0x20C580  	MOV	#lo_addr(_GPIN2_FSM), W0
0x1AD6	0x410811  	ADD	W2, [W1], [W0]
L_InputCapture2Int10:
;CT02_III.c,386 :: 		}
L_end_InputCapture2Int:
0x1AD8	0x2001A0  	MOV	#26, W0
0x1ADA	0x09000C  	REPEAT	#12
0x1ADC	0x78104F  	POP	[W0--]
0x1ADE	0x78004F  	POP	W0
0x1AE0	0xF90036  	POP	RCOUNT
0x1AE2	0x064000  	RETFIE
; end of _InputCapture2Int
_interrupt_timer1:
0x1B60	0xF80036  	PUSH	RCOUNT
0x1B62	0x781F80  	PUSH	W0
0x1B64	0x200020  	MOV	#2, W0
0x1B66	0x09000C  	REPEAT	#12
0x1B68	0x781FB0  	PUSH	[W0++]
;CT02_III.c,291 :: 		void interrupt_timer1() iv IVT_ADDR_T1INTERRUPT {   // interrupt is generated by Timer1
;CT02_III.c,292 :: 		T1CON.F15 = 0;                     // Stop Timer 1
0x1B6A	0xA9E105  	BCLR	T1CON, #15
;CT02_III.c,293 :: 		ready = 1;                         // Colocar o flag para enviar os dados pela porta serial
0x1B6C	0x200010  	MOV	#1, W0
0x1B6E	0x884450  	MOV	W0, _ready
;CT02_III.c,294 :: 		TMR1 = 0xE795;                      //Valor anterior 0xE795
0x1B70	0x2E7950  	MOV	#59285, W0
0x1B72	0xB7A100  	MOV	WREG, TMR1
;CT02_III.c,296 :: 		IFS0.F3 = 0;                       // Clear Timer1 interrupt flag
0x1B74	0xA96084  	BCLR	IFS0, #3
;CT02_III.c,297 :: 		T1CON.F15 = 1;                     //Começar novamente o Timer1
0x1B76	0xA8E105  	BSET	T1CON, #15
;CT02_III.c,298 :: 		}
L_end_interrupt_timer1:
0x1B78	0x2001A0  	MOV	#26, W0
0x1B7A	0x09000C  	REPEAT	#12
0x1B7C	0x78104F  	POP	[W0--]
0x1B7E	0x78004F  	POP	W0
0x1B80	0xF90036  	POP	RCOUNT
0x1B82	0x064000  	RETFIE
; end of _interrupt_timer1
_InputCapture1Int:
0x1B22	0xF80036  	PUSH	RCOUNT
0x1B24	0x781F80  	PUSH	W0
0x1B26	0x200020  	MOV	#2, W0
0x1B28	0x09000C  	REPEAT	#12
0x1B2A	0x781FB0  	PUSH	[W0++]
;CT02_III.c,366 :: 		void InputCapture1Int() iv IVT_ADDR_IC1INTERRUPT //RPM
;CT02_III.c,368 :: 		t1=IC1BUF;
0x1B2C	0xBF8140  	MOV	IC1BUF, WREG
0x1B2E	0x884430  	MOV	W0, _t1
;CT02_III.c,369 :: 		t2=IC1BUF;
0x1B30	0xBF8140  	MOV	IC1BUF, WREG
0x1B32	0x884420  	MOV	W0, _t2
;CT02_III.c,370 :: 		IC1IF_bit=0;
0x1B34	0xA92084  	BCLR	IC1IF_bit, #1
;CT02_III.c,371 :: 		if(t2>t1)
0x1B36	0x804421  	MOV	_t2, W1
0x1B38	0x208860  	MOV	#lo_addr(_t1), W0
0x1B3A	0xE10810  	CP	W1, [W0]
0x1B3C	0x360005  	BRA LEU	L_InputCapture1Int7
L__InputCapture1Int89:
;CT02_III.c,372 :: 		GPIN1_FSM = t2-t1;
0x1B3E	0x804422  	MOV	_t2, W2
0x1B40	0x208861  	MOV	#lo_addr(_t1), W1
0x1B42	0x20C600  	MOV	#lo_addr(_GPIN1_FSM), W0
0x1B44	0x510811  	SUB	W2, [W1], [W0]
0x1B46	0x370006  	BRA	L_InputCapture1Int8
L_InputCapture1Int7:
;CT02_III.c,374 :: 		GPIN1_FSM = (PR2 - t1) + t2;
0x1B48	0x800861  	MOV	PR2, W1
0x1B4A	0x208860  	MOV	#lo_addr(_t1), W0
0x1B4C	0x508110  	SUB	W1, [W0], W2
0x1B4E	0x208841  	MOV	#lo_addr(_t2), W1
0x1B50	0x20C600  	MOV	#lo_addr(_GPIN1_FSM), W0
0x1B52	0x410811  	ADD	W2, [W1], [W0]
L_InputCapture1Int8:
;CT02_III.c,375 :: 		}
L_end_InputCapture1Int:
0x1B54	0x2001A0  	MOV	#26, W0
0x1B56	0x09000C  	REPEAT	#12
0x1B58	0x78104F  	POP	[W0--]
0x1B5A	0x78004F  	POP	W0
0x1B5C	0xF90036  	POP	RCOUNT
0x1B5E	0x064000  	RETFIE
; end of _InputCapture1Int
;CT02_III.c,0 :: ?ICS_gps_ready [2]
0x1FD6	0x0000 ;?ICS_gps_ready+0
; end of ?ICS_gps_ready
;Inicializacoes_FSM.c,0 :: ?ICS?lstr1_Inicializacoes_FSM [24]
0x1FD8	0x6E49 ;?ICS?lstr1_Inicializacoes_FSM+0
0x1FDA	0x6369 ;?ICS?lstr1_Inicializacoes_FSM+2
0x1FDC	0x6169 ;?ICS?lstr1_Inicializacoes_FSM+4
0x1FDE	0x696C ;?ICS?lstr1_Inicializacoes_FSM+6
0x1FE0	0x617A ;?ICS?lstr1_Inicializacoes_FSM+8
0x1FE2	0x646E ;?ICS?lstr1_Inicializacoes_FSM+10
0x1FE4	0x206F ;?ICS?lstr1_Inicializacoes_FSM+12
0x1FE6	0xF36D ;?ICS?lstr1_Inicializacoes_FSM+14
0x1FE8	0x7564 ;?ICS?lstr1_Inicializacoes_FSM+16
0x1FEA	0x6F6C ;?ICS?lstr1_Inicializacoes_FSM+18
0x1FEC	0x2E2E ;?ICS?lstr1_Inicializacoes_FSM+20
0x1FEE	0x002E ;?ICS?lstr1_Inicializacoes_FSM+22
; end of ?ICS?lstr1_Inicializacoes_FSM
;Inicializacoes_FSM.c,0 :: ?ICS?lstr2_Inicializacoes_FSM [50]
0x1FF0	0x5024 ;?ICS?lstr2_Inicializacoes_FSM+0
0x1FF2	0x544D ;?ICS?lstr2_Inicializacoes_FSM+2
0x1FF4	0x334B ;?ICS?lstr2_Inicializacoes_FSM+4
0x1FF6	0x3431 ;?ICS?lstr2_Inicializacoes_FSM+6
0x1FF8	0x302C ;?ICS?lstr2_Inicializacoes_FSM+8
0x1FFA	0x312C ;?ICS?lstr2_Inicializacoes_FSM+10
0x1FFC	0x302C ;?ICS?lstr2_Inicializacoes_FSM+12
0x1FFE	0x302C ;?ICS?lstr2_Inicializacoes_FSM+14
0x2000	0x302C ;?ICS?lstr2_Inicializacoes_FSM+16
0x2002	0x302C ;?ICS?lstr2_Inicializacoes_FSM+18
0x2004	0x302C ;?ICS?lstr2_Inicializacoes_FSM+20
0x2006	0x302C ;?ICS?lstr2_Inicializacoes_FSM+22
0x2008	0x302C ;?ICS?lstr2_Inicializacoes_FSM+24
0x200A	0x302C ;?ICS?lstr2_Inicializacoes_FSM+26
0x200C	0x302C ;?ICS?lstr2_Inicializacoes_FSM+28
0x200E	0x302C ;?ICS?lstr2_Inicializacoes_FSM+30
0x2010	0x302C ;?ICS?lstr2_Inicializacoes_FSM+32
0x2012	0x302C ;?ICS?lstr2_Inicializacoes_FSM+34
0x2014	0x302C ;?ICS?lstr2_Inicializacoes_FSM+36
0x2016	0x302C ;?ICS?lstr2_Inicializacoes_FSM+38
0x2018	0x302C ;?ICS?lstr2_Inicializacoes_FSM+40
0x201A	0x302C ;?ICS?lstr2_Inicializacoes_FSM+42
0x201C	0x302C ;?ICS?lstr2_Inicializacoes_FSM+44
0x201E	0x322A ;?ICS?lstr2_Inicializacoes_FSM+46
0x2020	0x0039 ;?ICS?lstr2_Inicializacoes_FSM+48
; end of ?ICS?lstr2_Inicializacoes_FSM
;,0 :: _initBlock_3 [23]
; Containing: ?ICS?lstr3_CT02_III [7]
;             ?ICS?lstr3_Inicializacoes_FSM [16]
0x2022	0x4724 ;_initBlock_3+0 : ?ICS?lstr3_CT02_III at 0x2022
0x2024	0x5250 ;_initBlock_3+2
0x2026	0x434D ;_initBlock_3+4
0x2028	0x2400 ;_initBlock_3+6 : ?ICS?lstr3_Inicializacoes_FSM at 0x2029
0x202A	0x4D50 ;_initBlock_3+8
0x202C	0x4B54 ;_initBlock_3+10
0x202E	0x3232 ;_initBlock_3+12
0x2030	0x2C30 ;_initBlock_3+14
0x2032	0x3032 ;_initBlock_3+16
0x2034	0x2A30 ;_initBlock_3+18
0x2036	0x4332 ;_initBlock_3+20
0x2038	0x00 ;_initBlock_3+22
; end of _initBlock_3
;CT02_III.c,0 :: ?ICS_t [2]
0x203A	0x0000 ;?ICS_t+0
; end of ?ICS_t
;,0 :: _initBlock_5 [18]
; Containing: ?ICS?lstr2_CT02_III [7]
;             ?ICS?lstr1_CT02_III [6]
;             ID_GPS_1 [5]
0x203C	0x4724 ;_initBlock_5+0 : ?ICS?lstr2_CT02_III at 0x203C
0x203E	0x5250 ;_initBlock_5+2
0x2040	0x434D ;_initBlock_5+4
0x2042	0x3000 ;_initBlock_5+6 : ?ICS?lstr1_CT02_III at 0x2043
0x2044	0x3030 ;_initBlock_5+8
0x2046	0x3030 ;_initBlock_5+10
0x2048	0x2400 ;_initBlock_5+12 : ID_GPS_1 at 0x2049
0x204A	0x3931 ;_initBlock_5+14
0x204C	0x002C ;_initBlock_5+16
; end of _initBlock_5
;,0 :: _initBlock_6 [10]
; Containing: ID_LSM_PGA_2 [5]
;             ID_GPS_2 [5]
0x204E	0x3124 ;_initBlock_6+0 : ID_LSM_PGA_2 at 0x204E
0x2050	0x2C33 ;_initBlock_6+2
0x2052	0x2400 ;_initBlock_6+4 : ID_GPS_2 at 0x2053
0x2054	0x3032 ;_initBlock_6+6
0x2056	0x002C ;_initBlock_6+8
; end of _initBlock_6
;,0 :: _initBlock_7 [10]
; Containing: ID_GPS_TIME_2 [5]
;             ID_GPS_TIME_1 [5]
0x2058	0x3224 ;_initBlock_7+0 : ID_GPS_TIME_2 at 0x2058
0x205A	0x2C33 ;_initBlock_7+2
0x205C	0x2400 ;_initBlock_7+4 : ID_GPS_TIME_1 at 0x205D
0x205E	0x3232 ;_initBlock_7+6
0x2060	0x002C ;_initBlock_7+8
; end of _initBlock_7
;,0 :: _initBlock_8 [10]
; Containing: ID_FSM_GPIO1 [5]
;             ID_FSM_ACCEL2 [5]
0x2062	0x3024 ;_initBlock_8+0 : ID_FSM_GPIO1 at 0x2062
0x2064	0x2C33 ;_initBlock_8+2
0x2066	0x2400 ;_initBlock_8+4 : ID_FSM_ACCEL2 at 0x2067
0x2068	0x3230 ;_initBlock_8+6
0x206A	0x002C ;_initBlock_8+8
; end of _initBlock_8
;,0 :: _initBlock_9 [10]
; Containing: ID_FSM_ACCEL1 [5]
;             ID_FSM_GPIO2 [5]
0x206C	0x3024 ;_initBlock_9+0 : ID_FSM_ACCEL1 at 0x206C
0x206E	0x2C31 ;_initBlock_9+2
0x2070	0x2400 ;_initBlock_9+4 : ID_FSM_GPIO2 at 0x2071
0x2072	0x3430 ;_initBlock_9+6
0x2074	0x002C ;_initBlock_9+8
; end of _initBlock_9
;,0 :: _initBlock_10 [10]
; Containing: ID_LSM_PGA_1 [5]
;             ID_LSM_ELET_2 [5]
0x2076	0x3124 ;_initBlock_10+0 : ID_LSM_PGA_1 at 0x2076
0x2078	0x2C32 ;_initBlock_10+2
0x207A	0x2400 ;_initBlock_10+4 : ID_LSM_ELET_2 at 0x207B
0x207C	0x3131 ;_initBlock_10+6
0x207E	0x002C ;_initBlock_10+8
; end of _initBlock_10
;CT02_III.c,54 :: _ID_LSM_ELET_1 [5]
0x2080	0x3124 ;_ID_LSM_ELET_1+0
0x2082	0x2C30 ;_ID_LSM_ELET_1+2
0x2084	0x00 ;_ID_LSM_ELET_1+4
; end of _ID_LSM_ELET_1
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [24]    _SPI1_Read
0x0218       [8]    _SPI1_Write
0x0220      [18]    _Lock_IOLOCK
0x0232     [250]    __Lib_ECAN_1_ECAN1IDToRegs
0x032C      [88]    __Modulus_32x32
0x0384      [82]    __Divide_32x32
0x03D6      [14]    _Delay_100ms
0x03E4       [6]    _Get_Fosc_kHz
0x03EA      [18]    __Multiply_32x32
0x03FC      [52]    _strncmp
0x0430      [22]    _strlen
0x0446      [26]    _strchr
0x0460      [14]    _UART1_Write
0x046E      [14]    _UART2_Write
0x047C      [20]    _ADXL345_Write
0x0490     [928]    __Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
0x0830     [154]    _ECAN1SetBaudRate
0x08CA      [78]    _ECAN1SetOperationMode
0x0918      [34]    _ADXL345_Init
0x093A      [72]    _WordToStr
0x0982      [46]    _SPI1_Init_Advanced
0x09B0     [242]    _UART2_Init
0x0AA2      [34]    _UART2_Write_Text
0x0AC4      [18]    _Unlock_IOLOCK
0x0AD6      [80]    __Lib_ECAN_1_RegsToECAN1ID
0x0B26      [14]    _PPS_Mapping
0x0B34      [24]    _ADXL345_Read
0x0B4C      [60]    _strstr
0x0B88     [242]    _UART1_Init
0x0C7A     [178]    _ECAN1SetBufferSize
0x0D2C      [36]    _ADC1_Init_Advanced
0x0D50     [116]    _ECAN1SetFilter
0x0DC4     [106]    _ECAN1SelectTxBuffers
0x0E2E      [34]    _UART1_Write_Text
0x0E50      [32]    _ECAN1SetMask
0x0E70      [58]    _ECAN1Initialize
0x0EAA     [108]    _ECAN1DmaChannelInit
0x0F16      [30]    _ADC1_Get_Sample
0x0F34     [102]    _ADXL345_Read_XYZ
0x0F9A      [86]    _Write_UART_UDATA
0x0FF0      [16]    _abs
0x1000      [56]    _InitClock
0x1038     [348]    _ECAN1Read
0x1194     [316]    _InitTimersCapture
0x12D0     [318]    _InitCAN
0x140E     [188]    _InitMain
0x14CA     [184]    _InitPorts
0x1582    [1316]    _GPS_Parse
0x1AA6      [62]    _InputCapture2Int
0x1AE4      [62]    _InputCapture7Int
0x1B22      [62]    _InputCapture1Int
0x1B60      [36]    _interrupt_timer1
0x1B84      [38]    _C1Interrupt
0x1BAA     [936]    _main
0x1F52     [106]    _interrupt_timer5
0x1FBC      [26]    _U2RXInterrupt
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0430       [2]    C1TR01CON
0x0400       [2]    C1CTRL1bits
0x0300       [2]    ADC1BUF0
0x0420       [2]    C1RXFUL1
0x040A       [2]    C1INTFbits
0x0422       [2]    C1RXFUL2
0x0874       [2]    __Lib_ECAN_1_Ecan1RAMBufferSize
0x0328       [2]    AD1CHS0
0x0320       [2]    AD1CON1
0x0876       [2]    _ADC_Get_Sample_Ptr
0x00AE       [2]    IPC5bits
0x0322       [2]    AD1CON2
0x0330       [2]    AD1CSSL
0x0332       [2]    AD1CON4
0x0324       [2]    AD1CON3
0x0428       [2]    C1RXOVF1
0x0440       [2]    C1RXF0SID
0x0420       [2]    C1BUFPNT1
0x0418       [2]    C1FMSKSEL1
0x0414       [2]    C1FEN1
0x0434       [2]    C1TR45CONbits
0x0432       [2]    C1TR23CONbits
0x0430       [2]    C1TR01CONbits
0x0406       [2]    C1FCTRLbits
0x0380       [2]    DMA0CON
0x0412       [2]    C1CFG2bits
0x0410       [1]    C1CFG1bits
0x03E0       [2]    DMACS0
0x0436       [2]    C1TR67CON
0x0434       [2]    C1TR45CON
0x0432       [2]    C1TR23CON
0x015A       [2]    IC7CONbits
0x00B2       [2]    IPC7bits
0x0086       [0]    U2RXIF_bit
0x0230       [2]    U2MODEbits
0x0232       [2]    U2STAbits
0x0096       [2]    IEC1bits
0x0086       [2]    IFS1bits
0x02C8       [0]    TRISB9_bit
0x02D0       [0]    TRISC7_bit
0x02D0       [0]    TRISC8_bit
0x02D0       [0]    TRISC6_bit
0x02D4       [0]    ADXL_CS
0x02D0       [0]    TRISC4_bit
0x02D0       [0]    TRISC3_bit
0x00A4       [2]    IPC0bits
0x0142       [2]    IC1CONbits
0x0112       [2]    T3CONbits
0x0084       [2]    IFS0bits
0x00A6       [2]    IPC1bits
0x0146       [2]    IC2CONbits
0x0094       [2]    IEC0bits
0x0110       [2]    T2CONbits
0x0104       [2]    T1CON
0x0100       [2]    TMR1
0x0094       [2]    IEC0
0x0120       [2]    T5CONbits
0x0086       [0]    T5IF_bit
0x0096       [0]    T5IE_bit
0x0118       [2]    TMR5
0x0436       [2]    C1TR67CONbits
0x0878       [2]    _UART_Rdy_Ptr
0x087A       [2]    _UART_Rd_Ptr
0x087C       [2]    _UART_Wr_Ptr
0x087E       [2]    _UART_Tx_Idle_Ptr
0x0228       [2]    U1BRG
0x0222       [2]    U1STA
0x0220       [2]    U1MODE
0x0880       [2]    _SPI_Wr_Ptr
0x0742       [0]    IOLOCK_bit
0x0742       [2]    OSCCON
0x02D0       [0]    TRISC9_bit
0x0240       [2]    SPI1STAT
0x0882       [2]    _SPI_Rd_Ptr
0x0242       [2]    SPI1CON
0x0248       [2]    SPI1BUF
0x0234       [2]    U2TXREG
0x0144       [2]    IC2BUF
0x010E       [2]    PR3
0x0086       [0]    IC7IF_bit
0x0084       [0]    IC2IF_bit
0x0084       [0]    IC1IF_bit
0x0140       [2]    IC1BUF
0x010C       [2]    PR2
0x0884       [2]    _t2
0x0224       [2]    U1TXREG
0x0238       [2]    U2BRG
0x0230       [2]    U2MODE
0x0088       [2]    IFS2bits
0x0158       [2]    IC7BUF
0x0886       [2]    _t1
0x0236       [2]    U2RXREG
0x02C8       [0]    TRISB11_bit
0x06D2       [2]    RPOR9
0x06D0       [2]    RPOR8
0x06CE       [2]    RPOR7
0x06D4       [2]    RPOR10
0x0680       [2]    RPINR0
0x06D8       [2]    RPOR12
0x06D6       [2]    RPOR11
0x06CC       [2]    RPOR6
0x06C2       [2]    RPOR1
0x06C0       [2]    RPOR0
0x0430       [2]    C1RXM0SID
0x06C4       [2]    RPOR2
0x06CA       [2]    RPOR5
0x06C8       [2]    RPOR4
0x06C6       [2]    RPOR3
0x0682       [2]    RPINR1
0x06AE       [2]    RPINR23
0x06AC       [2]    RPINR22
0x06AA       [2]    RPINR21
0x06B0       [2]    RPINR24
0x02C8       [0]    TRISB10_bit
0x06B4       [2]    RPINR26
0x06B2       [2]    RPINR25
0x06A8       [2]    RPINR20
0x068E       [2]    RPINR7
0x0688       [2]    RPINR4
0x0686       [2]    RPINR3
0x0694       [2]    RPINR10
0x06A6       [2]    RPINR19
0x06A4       [2]    RPINR18
0x0696       [2]    RPINR11
0x02C8       [0]    TRISB7_bit
0x02C4       [0]    LATA10_bit
0x4000     [256]    _ECAN1RxTxRAMBuffer
0x0888       [2]    _Can_Rcv_Flags
0x088A       [2]    _ready
0x088C       [2]    _i
0x0232       [2]    U2STA
0x088E       [2]    _tempo_msg
0x0890       [2]    _Can_Send_Flags
0x008A       [2]    IFS3
0x0088       [2]    IFS2
0x0086       [2]    IFS1
0x008C       [2]    IFS4
0x0892       [2]    _Can_Init_Flags
0x040C       [1]    C1INTEbits
0x0098       [2]    IEC2bits
0x0894       [2]    _Msg_Rcvd
0x0896       [2]    _DIG1_LSM
0x0898       [2]    _GPIN5_LSM
0x089A       [2]    _GPIN4_LSM
0x089C       [2]    _PGA0_LSM
0x089E       [2]    _PGA3_LSM
0x08A0       [2]    _PGA2_LSM
0x08A2       [2]    _PGA1_LSM
0x08A4       [2]    _GPIN3_LSM
0x08A6       [2]    _Rx_Data_Len
0x08A8       [8]    _RxTx_Data
0x08B0       [4]    _Rx_ID
0x08B4       [2]    _ICAN_BUS_LSM
0x08B6       [2]    _GPIN2_LSM
0x08B8       [2]    _GPIN1_LSM
0x08BA       [2]    _GPIN0_LSM
0x0084       [2]    IFS0
0x08BC       [6]    _HORA_GPS
0x08C2       [6]    _MINUTO_GPS
0x08C8       [6]    _LATITUDE_INT_GPS
0x08CE       [6]    _MILISEGUNDO_GPS
0x08D4       [6]    _SEGUNDO_GPS
0x08DA       [2]    _string
0x02C0       [0]    TRISA8_bit
0x02C2       [0]    RA9_bit
0x02C0       [0]    TRISA9_bit
0x02C2       [0]    RA8_bit
0x02C8       [0]    TRISB8_bit
0x02CC       [0]    LATB8_bit
0x08DC       [6]    _LATITUDE_FRAC_GPS
0x08E2       [6]    _DIA_GPS
0x08E8       [2]    _index_char3
0x08EA       [6]    _DIRECAO_X100_GPS
0x08F0       [6]    _MES_GPS
0x08F6       [2]    _res
0x08F8       [6]    _STATUS_CHECKSUM_GPS
0x08FE       [6]    _ANO_GPS
0x0904       [2]    _cnt_gps2
0x0906       [6]    _N_S_E_W_GPS
0x090C       [6]    _LONGITUDE_FRAC_GPS
0x0912       [6]    _LONGITUDE_INT_GPS
0x0918       [2]    _index_char
0x091A       [2]    _index_char2
0x091C       [6]    _VEL_X100_GPS
0x0922       [2]    _cnt_gps
0x0924       [2]    _PGA4_LSM
0x02C8       [0]    TRISB1_bit
0x02C0       [0]    TRISA4_bit
0x02C8       [0]    TRISB4_bit
0x02C8       [0]    TRISB0_bit
0x02C0       [0]    TRISA3_bit
0x02C0       [0]    TRISA2_bit
0x02C0       [0]    TRISA1_bit
0x02C8       [0]    TRISB2_bit
0x0744       [2]    CLKDIV
0x0926       [6]    _dado4_txt
0x092C       [6]    _dado3_txt
0x0746       [2]    PLLFBD
0x02C0       [0]    TRISA7_bit
0x02C0       [0]    TRISA10_bit
0x032C       [2]    AD1PCFGL
0x02D0       [0]    TRISC0_bit
0x02C8       [0]    Mmc_Chip_Select_Direction
0x02D0       [0]    TRISC5_bit
0x02D0       [0]    ADXL_CS_Direction
0x02C0       [0]    SPExpanderRST_Direction
0x02C8       [0]    TRISB6_bit
0x02C8       [0]    TRISB5_bit
0x02C0       [0]    SPExpanderCS_Direction
0x02C8       [0]    TRISB13_bit
0x02C8       [0]    TRISB3_bit
0x02D0       [0]    TRISC2_bit
0x02D0       [0]    TRISC1_bit
0x02C8       [0]    TRISB15_bit
0x02C8       [0]    TRISB12_bit
0x02C8       [0]    TRISB14_bit
0x02C0       [0]    TRISA0_bit
0x0932       [6]    _dado2_txt
0x0938       [2]    _BOTAO_1_2_FSM
0x093A       [2]    _GPIN6_FSM
0x02D2       [0]    RC9_bit
0x093C       [2]    _INT_ACCEL_X_FSM
0x093E       [2]    _ADXL_POS_NEG_FSM
0x0940       [2]    _INT_ACCEL_Z_FSM
0x0942       [2]    _INT_ACCEL_Y_FSM
0x0944       [2]    _GPIN5_FSM
0x080F       [1]    _PGA_45_Gain_LSM
0x0946       [2]    _PGA_0123_GAIN_LSM
0x0948       [2]    _PGA5_LSM
0x094A       [2]    _GPIN4_FSM
0x094C       [2]    _GPIN0_FSM
0x094E     [768]    _txt
0x0C4E       [6]    _values
0x0C54       [2]    _PGA6_LSM
0x0C56       [2]    _GPIN3_FSM
0x0C58       [2]    _GPIN2_FSM
0x0C5A       [6]    _dado1_txt
0x02D4       [0]    LATC5_bit
0x02D4       [0]    ADXL_CS
0x0C60       [2]    _GPIN1_FSM
0x0C62       [2]    _AdxlZ
0x0C64       [2]    _AdxlY
0x0C66       [2]    _AdxlX
0x0C68       [2]    _STATUS_ACCEL_FSM
0x0C6A       [2]    _ADXL_Z_FSM
0x0C6C       [2]    _ADXL_Y_FSM
0x0C6E       [2]    _ADXL_X_FSM
0x0800       [2]    _t
0x0802       [7]    ?lstr2_CT02_III
0x0809       [6]    ?lstr1_CT02_III
0x0810       [2]    _gps_ready
0x0812      [24]    ?lstr1_Inicializacoes_FSM
0x082A      [50]    ?lstr2_Inicializacoes_FSM
0x085C       [7]    ?lstr3_CT02_III
0x0863      [16]    ?lstr3_Inicializacoes_FSM
0x0084       [2]    IFS0
0x0086       [2]    IFS1
0x0088       [2]    IFS2
0x008A       [2]    IFS3
0x008C       [2]    IFS4
0x0094       [2]    IEC0
0x0100       [2]    TMR1
0x0104       [2]    T1CON
0x010C       [2]    PR2
0x010E       [2]    PR3
0x0118       [2]    TMR5
0x0140       [2]    IC1BUF
0x0144       [2]    IC2BUF
0x0158       [2]    IC7BUF
0x0014       [2]    FARG_SPI1_Read_buffer
0x0014       [2]    FARG_SPI1_Write_data_out
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0228       [2]    U1BRG
0x0230       [2]    U2MODE
0x0232       [2]    U2STA
0x0014       [2]    FARG___Lib_ECAN_1_ECAN1IDToRegs_ptr
0x0016       [4]    FARG___Lib_ECAN_1_ECAN1IDToRegs_val
0x001A       [2]    FARG___Lib_ECAN_1_ECAN1IDToRegs_RegType
0x0234       [2]    U2TXREG
0x0236       [2]    U2RXREG
0x0238       [2]    U2BRG
0x0240       [2]    SPI1STAT
0x0242       [2]    SPI1CON
0x0248       [2]    SPI1BUF
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0324       [2]    AD1CON3
0x0328       [2]    AD1CHS0
0x032C       [2]    AD1PCFGL
0x0330       [2]    AD1CSSL
0x0332       [2]    AD1CON4
0x0380       [2]    DMA0CON
0x03E0       [2]    DMACS0
0x0014       [2]    FARG_strncmp_s1
0x0016       [2]    FARG_strncmp_s2
0x0018       [1]    FARG_strncmp_len
0x0414       [2]    C1FEN1
0x0418       [2]    C1FMSKSEL1
0x0420       [2]    C1BUFPNT1
0x0420       [2]    C1RXFUL1
0x0422       [2]    C1RXFUL2
0x0428       [2]    C1RXOVF1
0x0430       [2]    C1RXM0SID
0x0430       [2]    C1TR01CON
0x0014       [2]    FARG_strlen_s
0x0432       [2]    C1TR23CON
0x0434       [2]    C1TR45CON
0x0436       [2]    C1TR67CON
0x0440       [2]    C1RXF0SID
0x0014       [2]    FARG_strchr_ptr
0x0016       [1]    FARG_strchr_chr
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_UART2_Write__data
0x0014       [1]    FARG_ADXL345_Write_address
0x0016       [1]    FARG_ADXL345_Write_data1
0x0014       [1]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_lock
0x0680       [2]    RPINR0
0x0682       [2]    RPINR1
0x0686       [2]    RPINR3
0x0688       [2]    RPINR4
0x068E       [2]    RPINR7
0x0694       [2]    RPINR10
0x0696       [2]    RPINR11
0x06A4       [2]    RPINR18
0x06A6       [2]    RPINR19
0x06A8       [2]    RPINR20
0x06AA       [2]    RPINR21
0x06AC       [2]    RPINR22
0x06AE       [2]    RPINR23
0x06B0       [2]    RPINR24
0x06B2       [2]    RPINR25
0x06B4       [2]    RPINR26
0x06C0       [2]    RPOR0
0x06C2       [2]    RPOR1
0x06C4       [2]    RPOR2
0x06C6       [2]    RPOR3
0x06C8       [2]    RPOR4
0x06CA       [2]    RPOR5
0x06CC       [2]    RPOR6
0x06CE       [2]    RPOR7
0x06D0       [2]    RPOR8
0x06D2       [2]    RPOR9
0x06D4       [2]    RPOR10
0x06D6       [2]    RPOR11
0x06D8       [2]    RPOR12
0x0742       [2]    OSCCON
0x0744       [2]    CLKDIV
0x0746       [2]    PLLFBD
0x0014       [2]    FARG_ECAN1SetBaudRate_SJW
0x0016       [2]    FARG_ECAN1SetBaudRate_BRP
0x0018       [2]    FARG_ECAN1SetBaudRate_PHSEG1
0x001A       [2]    FARG_ECAN1SetBaudRate_PHSEG2
0x0014       [2]    FARG_ECAN1SetOperationMode_mode
0x0016       [2]    FARG_ECAN1SetOperationMode_WAIT
0x0014       [2]    FARG_WordToStr_input
0x0016       [2]    FARG_WordToStr_output
0x0014       [2]    FARG_SPI1_Init_Advanced_master_mode
0x0016       [2]    FARG_SPI1_Init_Advanced_mode16
0x0018       [2]    FARG_SPI1_Init_Advanced_sec_prescaler
0x001A       [2]    FARG_SPI1_Init_Advanced_pri_prescaler
0x0014       [4]    FARG_UART2_Init_baud_rate
0x0014       [2]    FARG_UART2_Write_Text_uart_text
0x0014       [2]    FARG___Lib_ECAN_1_RegsToECAN1ID_ptr
0x0016       [2]    FARG___Lib_ECAN_1_RegsToECAN1ID_ECAN_CONFIG_FLAGS
0x0014       [1]    FARG_PPS_Mapping_rp_num
0x0016       [1]    FARG_PPS_Mapping_input_output
0x0018       [1]    FARG_PPS_Mapping_funct_name
0x0014       [1]    FARG_ADXL345_Read_address
0x0014       [2]    FARG_strstr_s1
0x0016       [2]    FARG_strstr_s2
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [2]    FARG_ECAN1SetBufferSize_Ecan1BuffSize
0x0014       [2]    FARG_ADC1_Init_Advanced_AdcMode
0x0016       [2]    FARG_ADC1_Init_Advanced_Reference
0x0014       [2]    FARG_ECAN1SetFilter_ECAN_FILTER
0x0016       [4]    FARG_ECAN1SetFilter_val
0x001A       [2]    FARG_ECAN1SetFilter_ECAN_FILTER_MASK
0x0014       [2]    FARG_ECAN1SelectTxBuffers_txselect
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [2]    FARG_ECAN1SetMask_ECAN_MASK
0x0016       [4]    FARG_ECAN1SetMask_val
0x001A       [2]    FARG_ECAN1SetMask_ECAN_CONFIG_FLAGS
0x0014       [2]    FARG_ECAN1Initialize_SJW
0x0016       [2]    FARG_ECAN1Initialize_BRP
0x0018       [2]    FARG_ECAN1Initialize_PHSEG1
0x001A       [2]    FARG_ECAN1Initialize_PHSEG2
0x0014       [2]    FARG_ECAN1DmaChannelInit_DmaChannel
0x0016       [2]    FARG_ECAN1DmaChannelInit_ChannelDir
0x0018       [2]    FARG_ECAN1DmaChannelInit_DmaRamBuffAdd
0x0014       [2]    FARG_ADC1_Get_Sample_channel
0x0014       [2]    FARG_ADXL345_Read_XYZ_dados
0x0014       [2]    FARG_Write_UART_UDATA_ID
0x0016       [2]    FARG_Write_UART_UDATA_dado1
0x0018       [2]    FARG_Write_UART_UDATA_dado2
0x001A       [2]    FARG_Write_UART_UDATA_dado3
0x0014       [2]    FARG_abs_a
0x0014       [2]    FARG_ECAN1Read_id
0x0016       [2]    FARG_ECAN1Read_Data_
0x0018       [2]    FARG_ECAN1Read_dataLen
0x001A       [2]    FARG_ECAN1Read_ECAN_RX_MSG_FLAGS
0x0014       [2]    FARG_GPS_Parse_text
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1FD6       [2]    ?ICS_gps_ready
0x1FD8      [24]    ?ICS?lstr1_Inicializacoes_FSM
0x1FF0      [50]    ?ICS?lstr2_Inicializacoes_FSM
0x2022       [7]    ?ICS?lstr3_CT02_III
0x2029      [16]    ?ICS?lstr3_Inicializacoes_FSM
0x203A       [2]    ?ICS_t
0x203C       [7]    ?ICS?lstr2_CT02_III
0x2043       [6]    ?ICS?lstr1_CT02_III
0x2049       [5]    _ID_GPS_1
0x204E       [5]    _ID_LSM_PGA_2
0x2053       [5]    _ID_GPS_2
0x2058       [5]    _ID_GPS_TIME_2
0x205D       [5]    _ID_GPS_TIME_1
0x2062       [5]    _ID_FSM_GPIO1
0x2067       [5]    _ID_FSM_ACCEL2
0x206C       [5]    _ID_FSM_ACCEL1
0x2071       [5]    _ID_FSM_GPIO2
0x2076       [5]    _ID_LSM_PGA_1
0x207B       [5]    _ID_LSM_ELET_2
0x2080       [5]    _ID_LSM_ELET_1
//** Label List: ** 
//----------------------------------------------
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
  L_end_ADXL345_Write
  _ADXL345_Write
  L_end_ADXL345_Read
  _ADXL345_Read
  L_end_ADXL345_Init
  _ADXL345_Init
  L_end_ADXL345_Read_XYZ
  _ADXL345_Read_XYZ
  L_end_Write_UART_UDATA
  _Write_UART_UDATA
  L_end_GetGPSData
  _GetGPSData
  L_InitMain0
  L_InitMain2
  L_InitMain4
  L_InitMain6
  L_end_InitClock
  _InitClock
  L_end_InitPorts
  _InitPorts
  L_end_InitTimersCapture
  _InitTimersCapture
  L_end_InitMain
  _InitMain
  L_ADC1_Get_Sample0
  L_ADC1_Get_Sample1
  L_end_ADC1_Init
  _ADC1_Init
  L_end_ADC1_Init_Advanced
  _ADC1_Init_Advanced
  L_end_ADC1_Get_Sample
  _ADC1_Get_Sample
  L_end_ADC1_Read
  _ADC1_Read
  L_ByteToStr0
  L_ByteToStr1
  L_ByteToStr2
  L_ByteToStr3
  L_ByteToStr4
  L_ByteToStr5
  L_WordToStr6
  L_WordToStr7
  L_WordToStr8
  L_WordToStr9
  L_WordToStr10
  L_WordToStr11
  L_WordToStrWithZeros12
  L_WordToStrWithZeros13
  L_WordToStrWithZeros14
  L_WordToStrWithZeros15
  L_WordToStrWithZeros16
  L_ShortToStr17
  L_ShortToStr18
  L_ShortToStr19
  L_ShortToStr20
  L_ShortToStr21
  L_ShortToStr22
  L_IntToStr23
  L_IntToStr24
  L_IntToStr25
  L_IntToStr26
  L_IntToStr27
  L_IntToStr28
  L_IntToStrWithZeros29
  L_IntToStrWithZeros30
  L_IntToStrWithZeros31
  L_IntToStrWithZeros32
  L_IntToStrWithZeros33
  L_IntToStrWithZeros34
  L_IntToStrWithZeros35
  L_IntToStrWithZeros36
  L_IntToStrWithZeros37
  L_LongWordToStr38
  L_LongWordToStr39
  L_LongWordToStr40
  L_LongWordToStr41
  L_LongWordToStr42
  L_LongWordToStr43
  L_LongWordToStrWithZeros44
  L_LongWordToStrWithZeros45
  L_LongWordToStrWithZeros46
  L_LongWordToStrWithZeros47
  L_LongWordToStrWithZeros48
  L_LongToStr49
  L_LongToStr50
  L_LongToStr51
  L_LongToStr52
  L_LongToStr53
  L_LongToStr54
  L_LongIntToStrWithZeros55
  L_LongIntToStrWithZeros56
  L_LongIntToStrWithZeros57
  L_LongIntToStrWithZeros58
  L_LongIntToStrWithZeros59
  L_LongIntToStrWithZeros60
  L_LongIntToStrWithZeros61
  L_LongIntToStrWithZeros62
  L_LongIntToStrWithZeros63
  L_Dec2Bcd64
  L_Dec2Bcd65
  L_Rtrim66
  L_Rtrim67
  L_Rtrim68
  L_Rtrim69
  L_Ltrim70
  L_Ltrim71
  L_Ltrim72
  L_Ltrim73
  L_Ltrim74
  L_Ltrim75
  L_FloatToStr76
  L_FloatToStr77
  L_FloatToStr78
  L_FloatToStr79
  L_FloatToStr80
  L_FloatToStr81
  L_FloatToStr82
  L_FloatToStr83
  L_FloatToStr84
  L_FloatToStr85
  L_FloatToStr86
  L_FloatToStr87
  L_FloatToStr88
  L_FloatToStr89
  L_FloatToStr90
  L_FloatToStr91
  L_FloatToStr92
  L_FloatToStr93
  L_FloatToStr94
  L_FloatToStr95
  L_FloatToStr96
  L_FloatToStr97
  L__ShortToStr98
  L__IntToStr99
  L__LongToStr100
  L__Rtrim101
  L__Rtrim102
  L__Rtrim103
  L__Ltrim104
  L__Ltrim105
  L__Ltrim106
  L__Ltrim107
  L__FloatToStr108
  L__FloatToStr109
  L__FloatToStr110
  L__FloatToStr111
  L__FloatToStr112
  L__FloatToStr113
  L_end_ByteToHex
  _ByteToHex
  L_end_ShortToHex
  _ShortToHex
  L_end_WordToHex
  _WordToHex
  L_end_IntToHex
  _IntToHex
  L_end_LongWordToHex
  _LongWordToHex
  L_end_LongIntToHex
  _LongIntToHex
  L_end_ByteToStr
  _ByteToStr
  L__ByteToStr121
  L__ByteToStr122
  L_end_WordToStr
  _WordToStr
  L__WordToStr124
  L__WordToStr125
  L_end_WordToStrWithZeros
  _WordToStrWithZeros
  L__WordToStrWithZeros127
  L__WordToStrWithZeros128
  L_end_ShortToStr
  _ShortToStr
  L__ShortToStr130
  L__ShortToStr131
  L__ShortToStr132
  L__ShortToStr133
  L_end_IntToStr
  _IntToStr
  L__IntToStr135
  L__IntToStr136
  L__IntToStr137
  L__IntToStr138
  L_end_IntToStrWithZeros
  _IntToStrWithZeros
  L__IntToStrWithZeros140
  L__IntToStrWithZeros141
  L__IntToStrWithZeros142
  L__IntToStrWithZeros143
  L__IntToStrWithZeros144
  L_end_LongWordToStr
  _LongWordToStr
  L__LongWordToStr146
  L__LongWordToStr147
  L_end_LongWordToStrWithZeros
  _LongWordToStrWithZeros
  L__LongWordToStrWithZeros149
  L__LongWordToStrWithZeros150
  L_end_LongToStr
  _LongToStr
  L__LongToStr152
  L__LongToStr153
  L__LongToStr154
  L__LongToStr155
  L_end_LongIntToStrWithZeros
  _LongIntToStrWithZeros
  L__LongIntToStrWithZeros157
  L__LongIntToStrWithZeros158
  L__LongIntToStrWithZeros159
  L__LongIntToStrWithZeros160
  L__LongIntToStrWithZeros161
  L_end_Dec2Bcd
  _Dec2Bcd
  L__Dec2Bcd163
  L_end_Bcd2Dec
  _Bcd2Dec
  L_end_Bcd2Dec16
  _Bcd2Dec16
  L_end_Dec2Bcd16
  _Dec2Bcd16
  L_end_Rtrim
  _Rtrim
  L__Rtrim168
  L__Rtrim169
  L_end_Ltrim
  _Ltrim
  L__Ltrim171
  L__Ltrim172
  L__Ltrim173
  L_end_FloatToStr
  _FloatToStr
  L__FloatToStr175
  L__FloatToStr176
  L__FloatToStr177
  L__FloatToStr178
  L__FloatToStr179
  L__FloatToStr180
  L__FloatToStr181
  L__FloatToStr182
  L__FloatToStr183
  L__FloatToStr184
  L__FloatToStr185
  L__FloatToStr186
  L__FloatToStr187
  L__FloatToStr188
  L__FloatToStr189
  L__FloatToStr190
  L__FloatToStr191
  L__FloatToStr192
  L__FloatToStr193
  L_abs0
  L___Lib_CStdlib_strtod1
  L___Lib_CStdlib_strtod2
  L___Lib_CStdlib_strtod3
  L___Lib_CStdlib_strtod4
  L___Lib_CStdlib_strtod5
  L___Lib_CStdlib_strtod6
  L___Lib_CStdlib_strtod7
  L___Lib_CStdlib_strtod8
  L___Lib_CStdlib_strtod9
  L___Lib_CStdlib_strtod10
  L___Lib_CStdlib_strtod11
  L___Lib_CStdlib_strtod12
  L___Lib_CStdlib_strtod13
  L___Lib_CStdlib_strtod14
  L___Lib_CStdlib_strtod15
  L___Lib_CStdlib_strtod16
  L___Lib_CStdlib_strtod17
  L___Lib_CStdlib_strtod18
  L___Lib_CStdlib_strtod19
  L___Lib_CStdlib_strtod20
  L___Lib_CStdlib_strtod21
  L___Lib_CStdlib_strtod22
  L___Lib_CStdlib_strtod23
  L___Lib_CStdlib_strtod24
  L___Lib_CStdlib_strtod25
  L___Lib_CStdlib_strtod26
  L___Lib_CStdlib_strtod27
  L___Lib_CStdlib_strtod28
  L___Lib_CStdlib_strtod29
  L___Lib_CStdlib_strtod30
  L___Lib_CStdlib_strtod31
  L___Lib_CStdlib_strtod32
  L___Lib_CStdlib_strtod33
  L___Lib_CStdlib_strtod34
  L___Lib_CStdlib_strtod35
  L___Lib_CStdlib_strtod36
  L___Lib_CStdlib_strtod37
  L___Lib_CStdlib_strtod38
  L___Lib_CStdlib_strtod39
  L___Lib_CStdlib_strtod40
  L___Lib_CStdlib_strtod41
  L___Lib_CStdlib_strtod42
  L___Lib_CStdlib_strtod43
  L___Lib_CStdlib_strtod44
  L___Lib_CStdlib_strtod45
  L___Lib_CStdlib_strtod46
  L___Lib_CStdlib_strtod47
  L___Lib_CStdlib_strtod48
  L___Lib_CStdlib_strtod49
  L___Lib_CStdlib_strtod50
  L___Lib_CStdlib_strtod51
  L___Lib_CStdlib_strtod52
  ___atoi_skipws_atoi
  L_atoi53
  L_atoi54
  L_atoi55
  L_atoi56
  L_atoi57
  L_atoi58
  ___atoi_conv_atoi
  L_atoi59
  L_atoi60
  ___atol_skipws_atol
  L_atol61
  L_atol62
  L_atol63
  L_atol64
  L_atol65
  L_atol66
  ___atol_conv_atol
  L_atol67
  L_atol68
  L_labs69
  L_max70
  L_min71
  L_rand72
  L_xtoi73
  L_xtoi74
  L_xtoi75
  L_xtoi76
  L_xtoi77
  L_xtoi78
  L_xtoi79
  L_xtoi80
  L_xtoi81
  L_xtoi82
  L_xtoi83
  L___Lib_CStdlib_strtod84
  L___Lib_CStdlib_strtod85
  L___Lib_CStdlib_strtod86
  L___Lib_CStdlib_strtod87
  L___Lib_CStdlib_strtod88
  L___Lib_CStdlib_strtod89
  L___Lib_CStdlib_strtod90
  L___Lib_CStdlib_strtod91
  L___Lib_CStdlib_strtod92
  L__atoi93
  L__atoi94
  L__atoi95
  L__atol96
  L__atol97
  L__atol98
  L_end_abs
  _abs
  L__abs100
  L_end_strtod
  __Lib_CStdlib_strtod
  L___Lib_CStdlib_strtod102
  L___Lib_CStdlib_strtod103
  L___Lib_CStdlib_strtod104
  L___Lib_CStdlib_strtod105
  L___Lib_CStdlib_strtod106
  L___Lib_CStdlib_strtod107
  L___Lib_CStdlib_strtod108
  L___Lib_CStdlib_strtod109
  L___Lib_CStdlib_strtod110
  L___Lib_CStdlib_strtod111
  L___Lib_CStdlib_strtod112
  L___Lib_CStdlib_strtod113
  L___Lib_CStdlib_strtod114
  L___Lib_CStdlib_strtod115
  L___Lib_CStdlib_strtod116
  L___Lib_CStdlib_strtod117
  L___Lib_CStdlib_strtod118
  L___Lib_CStdlib_strtod119
  L___Lib_CStdlib_strtod120
  L___Lib_CStdlib_strtod121
  L___Lib_CStdlib_strtod122
  L___Lib_CStdlib_strtod123
  L___Lib_CStdlib_strtod124
  L___Lib_CStdlib_strtod125
  L___Lib_CStdlib_strtod126
  L___Lib_CStdlib_strtod127
  L___Lib_CStdlib_strtod128
  L___Lib_CStdlib_strtod129
  L_end_atof
  _atof
  L_end_atoi
  _atoi
  L__atoi132
  L__atoi133
  L__atoi134
  L__atoi135
  L__atoi136
  L__atoi137
  L_end_atol
  _atol
  L__atol139
  L__atol140
  L__atol141
  L__atol142
  L__atol143
  L__atol144
  L_end_div
  _div
  L_end_ldiv
  _ldiv
  L_end_uldiv
  _uldiv
  L_end_labs
  _labs
  L__labs149
  L_end_max
  _max
  L__max151
  L_end_min
  _min
  L__min153
  L_end_srand
  _srand
  L_end_rand
  _rand
  L__rand156
  L_end_xtoi
  _xtoi
  L__xtoi158
  L__xtoi159
  L__xtoi160
  L__xtoi161
  L__xtoi162
  L__xtoi163
  L__xtoi164
  L_memchr0
  L_memchr1
  L_memchr2
  L_memchr3
  L_memcmp4
  L_memcmp5
  L_memcmp6
  L_memcpy7
  L_memcpy8
  L_memmove9
  L_memmove10
  L_memmove11
  L_memmove12
  L_memmove13
  L_memmove14
  L_memmove15
  L_memmove16
  L_memmove17
  L_memmove18
  L_memmove19
  L_memset20
  L_memset21
  L_strcat22
  L_strcat23
  L_strcat24
  L_strcat25
  L_strchr26
  L_strchr27
  L_strchr28
  L_strchr29
  L_strcmp30
  L_strcmp31
  L_strcmp32
  L_strcmp33
  L_strcpy34
  L_strcpy35
  L_strlen36
  L_strlen37
  L_strncat38
  L_strncat39
  L_strncat40
  L_strncat41
  L_strncat42
  L_strncat43
  L_strncat44
  L_strncpy45
  L_strncpy46
  L_strncpy47
  L_strncpy48
  L_strncpy49
  L_strspn50
  L_strspn51
  L_strspn52
  L_strspn53
  L_strcspn54
  L_strcspn55
  L_strcspn56
  L_strcspn57
  L_strncmp58
  L_strncmp59
  L_strncmp60
  L_strncmp61
  L_strncmp62
  L_strpbrk63
  L_strpbrk64
  L_strpbrk65
  L_strrchr66
  L_strrchr67
  L_strrchr68
  L_strrchr69
  L_strstr70
  L_strstr71
  L_strstr72
  L_strstr73
  L_strstr74
  L_strtok75
  L_strtok76
  L_strtok77
  L_strtok78
  L_strtok79
  L__memmove80
  L__memmove81
  L__memmove82
  L__strcmp83
  L__strcmp84
  L__strcmp85
  L__strncat86
  L__strncat87
  L__strncat88
  L__strncpy89
  L__strspn90
  L__strspn91
  L__strspn92
  L__strcspn93
  L__strcspn94
  L__strcspn95
  L__strncmp96
  L__strncmp97
  L__strncmp98
  L__strrchr99
  L__strstr100
  L__strstr101
  L__strstr102
  L_end_memchr
  _memchr
  L__memchr104
  L__memchr105
  L_end_memcmp
  _memcmp
  L__memcmp107
  L__memcmp108
  L_end_memcpy
  _memcpy
  L__memcpy110
  L_end_memmove
  _memmove
  L__memmove112
  L__memmove113
  L__memmove114
  L__memmove115
  L__memmove116
  L_end_memset
  _memset
  L__memset118
  L_end_strcat
  _strcat
  L__strcat120
  L__strcat121
  L_end_strchr
  _strchr
  L__strchr123
  L__strchr124
  L_end_strcmp
  _strcmp
  L__strcmp126
  L__strcmp127
  L_end_strcpy
  _strcpy
  L__strcpy129
  L_end_strlen
  _strlen
  L__strlen131
  L_end_strncat
  _strncat
  L__strncat133
  L__strncat134
  L__strncat135
  L__strncat136
  L_end_strncpy
  _strncpy
  L__strncpy138
  L__strncpy139
  L__strncpy140
  L_end_strspn
  _strspn
  L__strspn142
  L__strspn143
  L_end_strcspn
  _strcspn
  L__strcspn145
  L__strcspn146
  L_end_strncmp
  _strncmp
  L__strncmp148
  L__strncmp149
  L__strncmp150
  L_end_strpbrk
  _strpbrk
  L__strpbrk152
  L__strpbrk153
  L_end_strrchr
  _strrchr
  L__strrchr155
  L__strrchr156
  L_end_strstr
  _strstr
  L__strstr158
  L__strstr159
  L__strstr160
  L_end_strtok
  _strtok
  L__strtok162
  L__strtok163
  L__strtok164
  L__strtok165
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  L___Lib_ECAN_1_ECAN1IDToRegs0
  L___Lib_ECAN_1_ECAN1IDToRegs1
  L___Lib_ECAN_1_ECAN1IDToRegs2
  L___Lib_ECAN_1_ECAN1IDToRegs3
  L___Lib_ECAN_1_ECAN1IDToRegs4
  L___Lib_ECAN_1_ECAN1IDToRegs5
  L___Lib_ECAN_1_ECAN1IDToRegs6
  L___Lib_ECAN_1_ECAN1IDToRegs7
  L___Lib_ECAN_1_ECAN1IDToRegs8
  L___Lib_ECAN_1_ECAN1IDToRegs9
  L___Lib_ECAN_1_ECAN1IDToRegs10
  L___Lib_ECAN_1_ECAN1IDToRegs11
  L___Lib_ECAN_1_ECAN1IDToRegs12
  L_ECAN1SetOperationMode13
  L_ECAN1SetOperationMode14
  L_ECAN1SetOperationMode15
  L_ECAN1SetOperationMode16
  L_ECAN1SelectTxBuffers17
  L_ECAN1SelectTxBuffers18
  L_ECAN1SelectTxBuffers19
  L_ECAN1SelectTxBuffers20
  L_ECAN1SelectTxBuffers21
  L_ECAN1SelectTxBuffers22
  L_ECAN1SelectTxBuffers23
  L_ECAN1SelectTxBuffers24
  L_ECAN1SelectTxBuffers25
  L_ECAN1FilterDisable26
  L_ECAN1FilterDisable27
  L_ECAN1FilterDisable28
  L_ECAN1FilterEnable29
  L_ECAN1FilterEnable30
  L_ECAN1FilterEnable31
  L_ECAN1SetBufferSize32
  L_ECAN1SetBufferSize33
  L_ECAN1SetBufferSize34
  L_ECAN1SetBufferSize35
  L_ECAN1SetBufferSize36
  L_ECAN1SetBufferSize37
  L_ECAN1SetBufferSize38
  L_ECAN1SetBufferSize39
  L_ECAN1SetBufferSize40
  L_ECAN1SetBufferSize41
  L_ECAN1DmaChannelInit42
  L_ECAN1DmaChannelInit43
  L_ECAN1DmaChannelInit44
  L_ECAN1DmaChannelInit45
  L_ECAN1SetBaudRate46
  L_ECAN1SetBaudRate47
  L_ECAN1SetBaudRate48
  L___Lib_ECAN_1_RegsToECAN1ID49
  L___Lib_ECAN_1_RegsToECAN1ID50
  L_ECAN1Write51
  L_ECAN1Write52
  L_ECAN1Write53
  L_ECAN1Write54
  L_ECAN1Write55
  L_ECAN1Write56
  L_ECAN1Write57
  L_ECAN1Write58
  L_ECAN1Write59
  L_ECAN1Write60
  L_ECAN1Write61
  L_ECAN1Write62
  L_ECAN1Write63
  L_ECAN1Read64
  L_ECAN1Read65
  L_ECAN1Read66
  L_ECAN1Read67
  L_ECAN1Read68
  L_ECAN1Read69
  L_ECAN1Read70
  L_ECAN1Read71
  L_ECAN1Read72
  L_ECAN1Read73
  L_ECAN1Read74
  L_ECAN1Read75
  L_ECAN1Read76
  L_ECAN1Read77
  L_ECAN1Read78
  L_ECAN1Read79
  L_ECAN1Read80
  L_ECAN1Read81
  L_ECAN1Read82
  L_ECAN1Read83
  L_ECAN1Read84
  L__ECAN1Write85
  L__ECAN1Read86
  L__ECAN1Read87
  L_end_ECAN1IDToRegs
  __Lib_ECAN_1_ECAN1IDToRegs
  L___Lib_ECAN_1_ECAN1IDToRegs89
  L___Lib_ECAN_1_ECAN1IDToRegs90
  L___Lib_ECAN_1_ECAN1IDToRegs91
  L_end_ECAN1SetOperationMode
  _ECAN1SetOperationMode
  L__ECAN1SetOperationMode93
  L__ECAN1SetOperationMode94
  L_end_ECAN1GetOperationMode
  _ECAN1GetOperationMode
  L_end_ECAN1SelectTxBuffers
  _ECAN1SelectTxBuffers
  L__ECAN1SelectTxBuffers97
  L_end_ECAN1FilterDisable
  _ECAN1FilterDisable
  L__ECAN1FilterDisable99
  L__ECAN1FilterDisable100
  L_end_ECAN1FilterEnable
  _ECAN1FilterEnable
  L__ECAN1FilterEnable102
  L__ECAN1FilterEnable103
  L_end_ECAN1SetBufferSize
  _ECAN1SetBufferSize
  L__ECAN1SetBufferSize105
  L__ECAN1SetBufferSize106
  L__ECAN1SetBufferSize107
  L__ECAN1SetBufferSize108
  L__ECAN1SetBufferSize109
  L__ECAN1SetBufferSize110
  L__ECAN1SetBufferSize111
  L_end_ECAN1DmaChannelInit
  _ECAN1DmaChannelInit
  L__ECAN1DmaChannelInit113
  L__ECAN1DmaChannelInit114
  L_end_ECAN1SetBaudRate
  _ECAN1SetBaudRate
  L_end_ECAN1SetMask
  _ECAN1SetMask
  L_end_ECAN1SetFilter
  _ECAN1SetFilter
  L_end_RegsToECAN1ID
  __Lib_ECAN_1_RegsToECAN1ID
  L_end_ECAN1Write
  _ECAN1Write
  L__ECAN1Write120
  L__ECAN1Write121
  L_end_ECAN1Read
  _ECAN1Read
  L__ECAN1Read123
  L__ECAN1Read124
  L__ECAN1Read125
  L__ECAN1Read126
  L__ECAN1Read127
  L__ECAN1Read128
  L__ECAN1Read129
  L__ECAN1Read130
  L__ECAN1Read131
  L__ECAN1Read132
  L_end_ECAN1Initialize
  _ECAN1Initialize
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping0
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping1
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping2
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping3
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping5
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping6
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping7
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping8
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping9
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping10
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping11
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping12
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping13
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping14
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping15
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping16
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping17
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping18
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping19
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping20
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping21
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping22
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping23
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping24
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping25
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping26
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping27
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping28
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping29
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping30
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping31
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping32
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping33
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping34
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping36
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping37
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping38
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping39
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping40
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping41
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping42
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping43
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping44
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping45
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping46
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping47
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping48
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping49
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping50
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping51
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping52
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping53
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping54
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping55
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping56
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping57
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping58
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping59
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping60
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping61
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping62
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping64
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping65
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping66
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping67
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping68
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping69
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping70
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping71
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping72
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping73
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping74
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping75
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping76
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping77
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping78
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping79
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping80
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping81
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping82
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping83
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping84
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping85
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping86
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping87
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping88
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping89
  L_end_Unlock_IOLOCK
  _Unlock_IOLOCK
  L_end_Lock_IOLOCK
  _Lock_IOLOCK
  L_end__PPS_Mapping
  __Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping93
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping94
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping95
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping96
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping97
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping98
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping99
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping100
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping101
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping102
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping103
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping104
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping105
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping106
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping107
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping108
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping109
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping110
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping111
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping112
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping113
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping114
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping115
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping116
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping117
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping118
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping119
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping120
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping121
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping122
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping123
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping124
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping125
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping126
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping127
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping128
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping129
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping130
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping131
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping132
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping133
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping134
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping135
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping136
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping137
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping138
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping139
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping140
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping141
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping142
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping143
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping144
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping145
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping146
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping147
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping148
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping149
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping150
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping151
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping152
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping153
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping154
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping155
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping156
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping157
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping158
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping159
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping160
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping161
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping162
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping163
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping164
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping165
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping166
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping167
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping168
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping169
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping170
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping171
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping172
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping173
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping174
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping175
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping176
  L_end_PPS_Mapping
  _PPS_Mapping
  L_end_PPS_Mapping_NoLock
  _PPS_Mapping_NoLock
  L_SPI1_Read0
  L_SPI1_Read1
  L_SPI1_Read2
  L_SPI1_Read3
  L_SPI2_Read4
  L_SPI2_Read5
  L_SPI2_Read6
  L_SPI2_Read7
  L_end_SPI1_Read
  _SPI1_Read
  L_end_SPI1_Write
  _SPI1_Write
  L_end_SPI1_Init_Advanced
  _SPI1_Init_Advanced
  L_end_SPI1_Init
  _SPI1_Init
  L_end_SPI2_Read
  _SPI2_Read
  L_end_SPI2_Write
  _SPI2_Write
  L_end_SPI2_Init_Advanced
  _SPI2_Init_Advanced
  L_end_SPI2_Init
  _SPI2_Init
  L_end_SPI_Set_Active
  _SPI_Set_Active
  L_end_SPI_Read
  _SPI_Read
  L_end_SPI_Write
  _SPI_Write
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART2_Write25
  L_UART2_Write26
  L_UART2_Write_Text27
  L_UART2_Write_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART2_Read_Text32
  L_UART2_Read_Text33
  L_UART2_Read_Text34
  L_UART2_Read_Text35
  L_UART2_Read_Text36
  L_UART2_Read_Text37
  L_UART2_Init38
  L_UART2_Init39
  L_UART2_Init40
  L_UART2_Init_Advanced41
  L_UART2_Init_Advanced42
  L_UART2_Init_Advanced43
  L_UART2_Init_Advanced44
  L_UART2_Init_Advanced45
  L_UART2_Init_Advanced46
  L_UART2_Init_Advanced47
  L_UART2_Init_Advanced48
  L_UART2_Init_Advanced49
  L_UART_Write_Text50
  L_UART_Write_Text51
  L_UART_Read_Text52
  L_UART_Read_Text53
  L_UART_Read_Text54
  L_UART_Read_Text55
  L_UART_Read_Text56
  L_UART_Read_Text57
  L_UART_Read_Text58
  L_UART_Read_Text59
  L_UART_Read_Text60
  L__UART1_Read_Text61
  L__UART1_Init62
  L__UART1_Init63
  L__UART1_Init64
  L__UART2_Read_Text65
  L__UART2_Init66
  L__UART2_Init67
  L__UART2_Init68
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text71
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text75
  L__UART1_Read_Text76
  L__UART1_Read_Text77
  L__UART1_Read_Text78
  L__UART1_Read_Text79
  L__UART1_Read_Text80
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init83
  L__UART1_Init84
  L__UART1_Init85
  L__UART1_Init86
  L__UART1_Init87
  L__UART1_Init88
  L__UART1_Init89
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced91
  L__UART1_Init_Advanced92
  L__UART1_Init_Advanced93
  L__UART1_Init_Advanced94
  L__UART1_Init_Advanced95
  L__UART1_Init_Advanced96
  L__UART1_Init_Advanced97
  L__UART1_Init_Advanced98
  L__UART1_Init_Advanced99
  L__UART1_Init_Advanced100
  L__UART1_Init_Advanced101
  L__UART1_Init_Advanced102
  L__UART1_Init_Advanced103
  L__UART1_Init_Advanced104
  L__UART1_Init_Advanced105
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text108
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text112
  L__UART2_Read_Text113
  L__UART2_Read_Text114
  L__UART2_Read_Text115
  L__UART2_Read_Text116
  L__UART2_Read_Text117
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init120
  L__UART2_Init121
  L__UART2_Init122
  L__UART2_Init123
  L__UART2_Init124
  L__UART2_Init125
  L__UART2_Init126
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced128
  L__UART2_Init_Advanced129
  L__UART2_Init_Advanced130
  L__UART2_Init_Advanced131
  L__UART2_Init_Advanced132
  L__UART2_Init_Advanced133
  L__UART2_Init_Advanced134
  L__UART2_Init_Advanced135
  L__UART2_Init_Advanced136
  L__UART2_Init_Advanced137
  L__UART2_Init_Advanced138
  L__UART2_Init_Advanced139
  L__UART2_Init_Advanced140
  L__UART2_Init_Advanced141
  L__UART2_Init_Advanced142
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text146
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text150
  L__UART_Read_Text151
  L__UART_Read_Text152
  L__UART_Read_Text153
  L__UART_Read_Text154
  L__UART_Read_Text155
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
  L_C1Interrupt0
  L_C1Interrupt1
  L_interrupt_timer52
  L_interrupt_timer53
  L_interrupt_timer54
  L_interrupt_timer55
  L_interrupt_timer56
  L_InputCapture1Int7
  L_InputCapture1Int8
  L_InputCapture2Int9
  L_InputCapture2Int10
  L_InputCapture7Int11
  L_InputCapture7Int12
  L_main13
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_GPS_Parse40
  L_GPS_Parse41
  L_GPS_Parse42
  L_GPS_Parse43
  L_GPS_Parse44
  L_GPS_Parse45
  L_GPS_Parse46
  L_GPS_Parse47
  L_GPS_Parse48
  L_GPS_Parse49
  L_GPS_Parse50
  L_GPS_Parse51
  L_GPS_Parse52
  L_GPS_Parse53
  L_GPS_Parse54
  L_GPS_Parse55
  L_GPS_Parse56
  L_GPS_Parse57
  L_GPS_Parse58
  L_GPS_Parse59
  L_GPS_Parse60
  L_GPS_Parse61
  L_GPS_Parse62
  L_GPS_Parse63
  L_GPS_Parse64
  L_GPS_Parse65
  L_GPS_Parse66
  L_GPS_Parse67
  L_GPS_Parse68
  L_GPS_Parse69
  L__GPS_Parse70
  L__GPS_Parse71
  L__GPS_Parse72
  L__GPS_Parse73
  L__GPS_Parse74
  L__GPS_Parse75
  L__main76
  L__main77
  L__main78
  L__main79
  L_end_InitCAN
  _InitCAN
  L_end_C1Interrupt
  _C1Interrupt
  L_end_interrupt_timer1
  _interrupt_timer1
  L_end_interrupt_timer5
  _interrupt_timer5
  L__interrupt_timer584
  L__interrupt_timer585
  L__interrupt_timer586
  L_end_U2RXInterrupt
  _U2RXInterrupt
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int89
  L_end_InputCapture2Int
  _InputCapture2Int
  L__InputCapture2Int91
  L_end_InputCapture7Int
  _InputCapture7Int
  L__InputCapture7Int93
  L_end_main
  _main
  L__main95
  L__main96
  L__main97
  L__main98
  L__main99
  L__main100
  L__main101
  L__main102
  L__main103
  L__main104
  L__main105
  L__main106
  L__main107
  L__main108
  L__main109
  L__main_end_loop
  L_end_GPS_Parse
  _GPS_Parse
  L__GPS_Parse112
  L__GPS_Parse113
  L__GPS_Parse114
  L__GPS_Parse115
  L__GPS_Parse116
  L__GPS_Parse117
  L__GPS_Parse118
  L__GPS_Parse119
  L__GPS_Parse120
  L__GPS_Parse121
  L__GPS_Parse122
  L__GPS_Parse123
  L__GPS_Parse124
  L__GPS_Parse125
  L__GPS_Parse126
  L__GPS_Parse127
  L__GPS_Parse128
