|top_level
clock => digitalTube:digitalTube_inst.clock
clock => clock_generator:clock_generator_inst.clock
clock => traffic_control:traffic_control_inst.clock
reset => bcd_counter:bcd_counter_inst.reset
tr_g[0] <= traffic_control:traffic_control_inst.tr_g[0]
tr_g[1] <= traffic_control:traffic_control_inst.tr_g[1]
tr_r[0] <= traffic_control:traffic_control_inst.tr_r[0]
tr_r[1] <= traffic_control:traffic_control_inst.tr_r[1]
tr_y[0] <= traffic_control:traffic_control_inst.tr_y[0]
tr_y[1] <= traffic_control:traffic_control_inst.tr_y[1]
segment[0] <= digitalTube:digitalTube_inst.segment[0]
segment[1] <= digitalTube:digitalTube_inst.segment[1]
segment[2] <= digitalTube:digitalTube_inst.segment[2]
segment[3] <= digitalTube:digitalTube_inst.segment[3]
segment[4] <= digitalTube:digitalTube_inst.segment[4]
segment[5] <= digitalTube:digitalTube_inst.segment[5]
segment[6] <= digitalTube:digitalTube_inst.segment[6]
segment[7] <= digitalTube:digitalTube_inst.segment[7]
selector[0] <= digitalTube:digitalTube_inst.selector[0]
selector[1] <= digitalTube:digitalTube_inst.selector[1]
selector[2] <= digitalTube:digitalTube_inst.selector[2]


|top_level|digitalTube:digitalTube_inst
clock => current_selector[0].CLK
clock => current_selector[1].CLK
clock => current_selector[2].CLK
keys[0] => Mux3.IN33
keys[1] => Mux2.IN33
keys[2] => Mux1.IN33
keys[3] => Mux0.IN33
keys[4] => Mux3.IN29
keys[5] => Mux2.IN29
keys[6] => Mux1.IN29
keys[7] => Mux0.IN29
keys[8] => Mux3.IN25
keys[9] => Mux2.IN25
keys[10] => Mux1.IN25
keys[11] => Mux0.IN25
keys[12] => Mux3.IN21
keys[13] => Mux2.IN21
keys[14] => Mux1.IN21
keys[15] => Mux0.IN21
keys[16] => Mux3.IN17
keys[17] => Mux2.IN17
keys[18] => Mux1.IN17
keys[19] => Mux0.IN17
keys[20] => Mux3.IN13
keys[21] => Mux2.IN13
keys[22] => Mux1.IN13
keys[23] => Mux0.IN13
keys[24] => Mux3.IN9
keys[25] => Mux2.IN9
keys[26] => Mux1.IN9
keys[27] => Mux0.IN9
keys[28] => Mux3.IN5
keys[29] => Mux2.IN5
keys[30] => Mux1.IN5
keys[31] => Mux0.IN5
segment[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[7] <= <GND>
selector[0] <= current_selector[0].DB_MAX_OUTPUT_PORT_TYPE
selector[1] <= current_selector[1].DB_MAX_OUTPUT_PORT_TYPE
selector[2] <= current_selector[2].DB_MAX_OUTPUT_PORT_TYPE


|top_level|bcd_counter:bcd_counter_inst
clock => cnt1[0].CLK
clock => cnt1[1].CLK
clock => cnt1[2].CLK
clock => cnt1[3].CLK
clock => tmp_counter[0].CLK
clock => tmp_counter[1].CLK
clock => tmp_counter[2].CLK
clock => cnt2[0].CLK
clock => cnt2[1].CLK
clock => cnt2[2].CLK
clock => cnt2[3].CLK
reset => tmp_counter.OUTPUTSELECT
reset => tmp_counter.OUTPUTSELECT
reset => tmp_counter.OUTPUTSELECT
reset => cnt1.OUTPUTSELECT
reset => cnt1.OUTPUTSELECT
reset => cnt1.OUTPUTSELECT
reset => cnt1.OUTPUTSELECT
reset => cnt2.OUTPUTSELECT
reset => cnt2.OUTPUTSELECT
reset => cnt2.OUTPUTSELECT
reset => cnt2.OUTPUTSELECT
counter[0] <= cnt2[0].DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= cnt2[1].DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= cnt2[2].DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= cnt2[3].DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= cnt1[0].DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= cnt1[1].DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= cnt1[2].DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= cnt1[3].DB_MAX_OUTPUT_PORT_TYPE
state_counter[0] <= tmp_counter[0].DB_MAX_OUTPUT_PORT_TYPE
state_counter[1] <= tmp_counter[1].DB_MAX_OUTPUT_PORT_TYPE
state_counter[2] <= tmp_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|top_level|clock_generator:clock_generator_inst
clock => tmp_clock_1s.CLK
clock => tmp_state.CLK
clock => tmp_clock_05s.CLK
clock => cnt_05s[0].CLK
clock => cnt_05s[1].CLK
clock => cnt_05s[2].CLK
clock => cnt_05s[3].CLK
clock => cnt_05s[4].CLK
clock => cnt_05s[5].CLK
clock => cnt_05s[6].CLK
clock => cnt_05s[7].CLK
clock => cnt_05s[8].CLK
clock_1s <= tmp_clock_1s.DB_MAX_OUTPUT_PORT_TYPE
clock_05s <= tmp_clock_05s.DB_MAX_OUTPUT_PORT_TYPE


|top_level|traffic_control:traffic_control_inst
clock => tr_y[0]~reg0.CLK
clock => tr_y[1]~reg0.CLK
clock => tr_g[0]~reg0.CLK
clock => tr_g[1]~reg0.CLK
clock => tr_r[0]~reg0.CLK
clock => tr_r[1]~reg0.CLK
state_counter[0] => Equal0.IN5
state_counter[0] => Equal1.IN5
state_counter[0] => Equal2.IN5
state_counter[0] => Equal3.IN5
state_counter[0] => Equal4.IN5
state_counter[1] => Equal0.IN4
state_counter[1] => Equal1.IN4
state_counter[1] => Equal2.IN4
state_counter[1] => Equal3.IN4
state_counter[1] => Equal4.IN4
state_counter[2] => Equal0.IN3
state_counter[2] => Equal1.IN3
state_counter[2] => Equal2.IN3
state_counter[2] => Equal3.IN3
state_counter[2] => Equal4.IN3
clock_y => y_state.CLK
tr_g[0] <= tr_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_g[1] <= tr_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_r[0] <= tr_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_r[1] <= tr_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_y[0] <= tr_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_y[1] <= tr_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


