{
    "configurations": [
        {
            "name": "STM32-ChibiOS",
            //Windows
            "compilerPath": "C:/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/bin/arm-none-eabi-gcc.exe",
            //Linux
            //"compilerPath": "/opt/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/bin/arm-none-eabi-gcc",
            "cStandard": "c17",
            "cppStandard": "c++17",
            "intelliSenseMode": "gcc-arm",
            "includePath": [
                "${workspaceFolder}/**",
                "${workspaceFolder}/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include",
                "${workspaceFolder}/ChibiOS/os/common/ext/ST/STM32F4xx",
                "${workspaceFolder}/ChibiOS/os/common/portability/GCC",
                "${workspaceFolder}/ChibiOS/os/common/ports/ARM-common/include",
                "${workspaceFolder}/ChibiOS/os/common/ports/ARMv7-M",
                "${workspaceFolder}/ChibiOS/os/common/startup/ARMCMx/compilers/GCC",
                "${workspaceFolder}/ChibiOS/os/common/startup/ARMCMx/devices/STM32F4xx",
                "${workspaceFolder}/ChibiOS/os/hal/include",
                "${workspaceFolder}/ChibiOS/os/hal/osal/rt-nil",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/ADCv2",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/CANv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/DACv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/DMAv2",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/I2Cv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/MACv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/OTGv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/RTCv2",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/SDIOv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/SPIv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/TIMv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/USART",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/USARTv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1",
                "${workspaceFolder}/ChibiOS/os/hal/ports/STM32/STM32F4xx",
                "${workspaceFolder}/ChibiOS/os/hal/ports/common/ARMCMx",
                "${workspaceFolder}/ChibiOS/os/license",
                "${workspaceFolder}/ChibiOS/os/oslib/include",
                "${workspaceFolder}/ChibiOS/os/rt/include",
                "${workspaceFolder}/ChibiOS/os/various/cpp_wrappers",
                "${workspaceFolder}/cfg",
                "${workspaceFolder}/hardware",
                "${workspaceFolder}/boards/dingopdm_v7",
                "${workspaceFolder}/boards/dingopdmmax_v1",
                "${workspaceFolder}/boards/cortex-m4",
                "${workspaceFolder}"
            ]
        }
    ],
    "version": 4,
    "enableConfigurationSquiggles": true
}