{"Source Block": ["hdl/library/common/ad_gt_common_1.v@98:108@HdlIdDef", "  reg             up_drp_ready;\n  reg     [ 7:0]  up_drp_rxrate;\n\n  // internal wires\n\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n\n  // drp control\n\n  always @(posedge up_clk) begin\n"], "Clone Blocks": [["hdl/library/common/ad_gt_common_1.v@99:109", "  reg     [ 7:0]  up_drp_rxrate;\n\n  // internal wires\n\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n\n  // drp control\n\n  always @(posedge up_clk) begin\n    if (up_drp_lanesel == DRP_ID) begin\n"]], "Diff Content": {"Delete": [[103, "  wire    [15:0]  up_drp_rdata_s;\n"]], "Add": []}}