[1] Adrian Courreges, “GTA V - Graphics Study,” in
www.adriancourreges.com/blog/2015/11/02/gta-v-graphics-study/,
2015.
[2] Apitrace, “www.github.com/apitrace/apitrace/.”
[3] J.-M. Arnau, J.-M. Parcerisa, and P. Xekalakis, “TEAPOT: A toolset for
evaluating performance, power and image quality on mobile graphics
systems,” in IISWC, 2013.
[4] S. S. Baghsorkhi, M. Delahaye, S. J. Patel, W. D. Gropp, and W.-
m. W. Hwu, “An Adaptive Performance Modeling Tool for GPU Architectures,” in Proc. Symposium on Principles and Practice of Parallel
Programming (PPoPP), 2010.
[5] A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt,
“Analyzing CUDA Workloads Using a Detailed GPU Simulator,” in
Proc. Int. Symposium on Performance Analysis of Systems & Software
(ISPASS), 2009.
[6] R. Balasubramanian, V. Gangadhar, Z. Guo, C.-H. Ho, C. Joseph,
J. Menon, M. P. Drumond, R. Paul, S. Prasad, P. Valathol, and K. Sankaralingam, “Enabling GPGPU Low-Level Hardware Explorations with
MIAOW: An Open-Source RTL Implementation of a GPGPU,” ACM
Trans. Archit. Code Optim., vol. 12, no. 2, Jun. 2015.
[7] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu,
J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell,
M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The gem5
Simulator,” SIGARCH Comput. Archit. News, 2011.
[8] J. Bush, P. Dexter, and T. N. Miller, “Nyami: a Synthesizable GPU
Architectural Model for General-purpose and Graphics-specific Workloads,” in Proc. Int. Symposium on Performance Analysis of Systems &
Software (ISPASS), 2015.
[9] C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney,
S. Wallace, V. J. Reddi and K. Hazelwood, “Pin: Building Customized
Program Analysis Tools with Dynamic Instrumentation,” 2005.
[10] T. E. Carlson, W. Heirman, and L. Eeckhout, “Sniper: Exploring
the Level of Abstraction for Scalable and Accurate Parallel MultiCore Simulations,” in Proc. High Performance Computing, Networking,
Storage and Analysis (SC), 2011.
[11] S. Collange, M. Daumas, D. Defour, and D. Parello, “Barra: A Parallel
Functional Simulator for GPGPU,” in Proc. Int. Symposium on the Modeling, Analysis, and Simulation of Computer and Telecommunication
Systems (MASCOTS), 2010.
[12] J. Davies, “Bifrost, the new GPU architecture and its initial implementation, Mali-G71,” in Hot Chips: A Symposium on High Performance
Chips (HotChips), 2016.
[13] R. de Jong and A. Sandberg, “NoMali: Simulating a Realistic Graphics
Driver Stack Using a Stub GPU,” in Proc. Int. Symposium on Performance Analysis of Systems & Software (ISPASS), 2016.
[14] V. M. del Barrio, C. Gonzalez, J. Roca, A. Fernandez, and E. E,
“ATTILA: a Cycle-level Execution-driven Simulator for Modern GPU
Architectures,” in Proc. Int. Symposium on Performance Analysis of
Systems & Software (ISPASS), March 2006.
[15] Dorian Black, “GFXBench 3.0: A Fresh Look At Mobile
Benchmarking,” in www.tomshardware.com/reviews/gfxbench-3-
graphics-performance,3743-2.html, 2014.
[16] N. Farooqui, A. Kerr, G. Diamos, S. Yalamanchili, and K. Schwan, “A
Framework for Dynamically Instrumenting GPU Compute Applications
Within GPU Ocelot,” 2011.
[17] GFXBench, “gfxbench.com.”
[18] J. L. Henning, “SPEC CPU2006 Benchmark Descriptions,” SIGARCH
Comput. Archit. News, 2006.
[19] S. Hong and H. Kim, “An Analytical Model for a GPU Architecture
with Memory-level and Thread-level Parallelism Awareness,” in Proc.
Int. Symposium on Computer Architecture (ISCA), 2009.
[20] J.-H. Huang, “GeForce is PC gaming,” in GDC 2017 Keynote, 2011.
[21] M. Kambadur, S. Hong, J. Cabral, H. Patil, C. K. Luk, S. Sajid, and
M. A. Kim, “Fast computational gpu design with gt-pin,” in Proc. Int.
Symposium on Workload Characterization (IISWC), 2015.
[22] J. Kim, “The future of graphic and mobile memory for new applications,” in Hot Chips: A Symposium on High Performance Chips
(HotChips), 2016.
[23] S. Lee and W. W. Ro, “Parallel GPU Architecture Simulation Framework
Exploiting Work Allocation Unit Parallelism,” in Proc. Int. Symposium
on Performance Analysis of Systems & Software (ISPASS), 2013.
[24] P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg,
J. Högberg, F. Larsson, A. Moestedt, and B. Werner, “Simics: A Full
System Simulation Platform,” Computer, vol. 35, no. 2, pp. 50–58, Feb.
2002.
[25] G. Malhotra, S. Goel, and S. R. Sarangi, “GpuTejas: A Parallel Simulator
for GPU Architectures,” in Proc. Int. Conference on High Performance
Computing (HiPC), 2014.
[26] Mesa, “www.mesa3d.org.”
[27] E. Nilsson, D. Aarno, E. Carstensen, and H. Grahn, “Accelerating
Graphics in the Simics Full-System Simulator,” in Proc. Int. Symposium
on the Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), 2015.
[28] Phoronix Test Suite, “phoronix-test-suite.com.”
[29] J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood,
“gem5-gpu: A Heterogeneous CPU-GPU Simulator,” IEEE Computer
Architecture Letters, vol. 14, no. 1, Jan 2015.
[30] M. Stephenson, S. K. Sastry Hari, Y. Lee, E. Ebrahimi, D. R. Johnson,
D. Nellans, M. O’Connor, and S. W. Keckler, “Flexible Software
Profiling of GPU Architectures,” in Proc. Int. Symposium on Computer
Architecture (ISCA), 2015.
[31] Telemetry, https://www.chromium.org/developers/telemetry.
[32] R. Ubal, B. Jang, P. Mistry, D. Schaa, and D. Kaeli, “Multi2Sim: A
Simulation Framework for CPU-GPU Computing,” in Proc. Int. Conference on Parallel Architectures and Compilation Techniques (PACT),
2012.
[33] Vega: AMD’s New Graphics Architecture for Virtually Unlimited
Workloads, http://www.amd.com/en-us/press-releases/Pages/vega-amdsnew-2017jan05.aspx.
[34] G. Wu, J. L. Greathouse, A. Lyashevsky, N. Jayasena, and D. Chiou,
“GPGPU Performance and Power Estimation Using Machine Learning,”
in Proc. Int. Symposium on High-Performance Computer Architecture
(HPCA), 2015.
[35] Xvfb, “www.x.org/wiki/.”
