{
	"inputtext" : ["<NAME>", "<CLOCK>", "<RESET>", "<OUTPUT>", "<FREQ_HZ>","<FOSC_HZ>", "<PWM_PERCENT>"],
	"selects" : 
	[
    		{ "name" : "<EDGE_TYPE>", "options" : [ "rising_edge", "falling_edge"] },
        	{ "name" : "<RESET_TYPE>", "options" : [ "Synchronous", "Asynchronous"] }
	],	
	"moduleName" : "Pulse Width Modulation (Direct)",
	"moduleCode" : "library IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\nPort\n\t(\n\t<CLK> : in STD_LOGIC;\n\t<RESET>  : in STD_LOGIC;\n\t<OUTPUT> : out STD_LOGIC := \'0\'\n\t);",
	"moduleCode2" : "library IEEE;"
}

