// Seed: 490988757
module module_0 (
    output wire id_0
);
  logic [7:0][1] id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9,
    output wor id_10,
    input tri1 id_11,
    output wand id_12,
    input uwire id_13,
    id_16,
    input tri1 id_14
);
  supply1 id_17 = 1;
  xor primCall (id_0, id_4, id_3, id_13, id_17, id_14, id_5, id_7, id_8, id_11, id_9, id_16, id_1);
  module_0 modCall_1 (id_0);
endmodule
