// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/08/2019 19:24:15"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module serial_communication (
	CLOCK_50,
	reset,
	BT_UART_RX,
	BT_UART_TX,
	in,
	out,
	receive_flag,
	send_flag);
input 	CLOCK_50;
input 	reset;
input 	BT_UART_RX;
output 	BT_UART_TX;
input 	[7:0] in;
output 	[7:0] out;
input 	receive_flag;
input 	send_flag;

// Design Ports Information
// BT_UART_TX	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// receive_flag	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// send_flag	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BT_UART_RX	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CPU_Project_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \BT_UART_TX~output_o ;
wire \out[0]~output_o ;
wire \out[1]~output_o ;
wire \out[2]~output_o ;
wire \out[3]~output_o ;
wire \out[4]~output_o ;
wire \out[5]~output_o ;
wire \out[6]~output_o ;
wire \out[7]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \cnt~0_combout ;
wire \cnt~feeder_combout ;
wire \cnt~q ;
wire \cnt~clkctrl_outclk ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ;
wire \UART0|rx|Mux2~0_combout ;
wire \UART0|rx|Baud8GeneratorAcc[4]~38_combout ;
wire \UART0|rx|Baud8GeneratorAcc[5]~13_cout ;
wire \UART0|rx|Baud8GeneratorAcc[5]~14_combout ;
wire \UART0|rx|Baud8GeneratorAcc[5]~15 ;
wire \UART0|rx|Baud8GeneratorAcc[6]~16_combout ;
wire \UART0|rx|Baud8GeneratorAcc[6]~17 ;
wire \UART0|rx|Baud8GeneratorAcc[7]~18_combout ;
wire \UART0|rx|Baud8GeneratorAcc[7]~19 ;
wire \UART0|rx|Baud8GeneratorAcc[8]~20_combout ;
wire \UART0|rx|Baud8GeneratorAcc[8]~21 ;
wire \UART0|rx|Baud8GeneratorAcc[9]~22_combout ;
wire \UART0|rx|Baud8GeneratorAcc[9]~23 ;
wire \UART0|rx|Baud8GeneratorAcc[10]~24_combout ;
wire \UART0|rx|Baud8GeneratorAcc[10]~25 ;
wire \UART0|rx|Baud8GeneratorAcc[11]~26_combout ;
wire \UART0|rx|Baud8GeneratorAcc[11]~27 ;
wire \UART0|rx|Baud8GeneratorAcc[12]~28_combout ;
wire \UART0|rx|Baud8GeneratorAcc[12]~29 ;
wire \UART0|rx|Baud8GeneratorAcc[13]~30_combout ;
wire \UART0|rx|Baud8GeneratorAcc[13]~31 ;
wire \UART0|rx|Baud8GeneratorAcc[14]~32_combout ;
wire \UART0|rx|Baud8GeneratorAcc[14]~33 ;
wire \UART0|rx|Baud8GeneratorAcc[15]~34_combout ;
wire \UART0|rx|Baud8GeneratorAcc[15]~35 ;
wire \UART0|rx|Baud8GeneratorAcc[16]~36_combout ;
wire \UART0|rx|Equal4~0_combout ;
wire \UART0|rx|bit_spacing~0_combout ;
wire \UART0|rx|bit_spacing[2]~1_combout ;
wire \UART0|rx|bit_spacing~2_combout ;
wire \UART0|rx|bit_spacing~5_combout ;
wire \UART0|rx|bit_spacing~3_combout ;
wire \UART0|rx|bit_spacing~4_combout ;
wire \UART0|rx|Equal2~0_combout ;
wire \UART0|rx|Mux3~0_combout ;
wire \UART0|rx|Mux3~1_combout ;
wire \UART0|rx|Mux1~0_combout ;
wire \UART0|rx|Mux1~1_combout ;
wire \UART0|rx|Mux0~0_combout ;
wire \BT_UART_RX~input_o ;
wire \UART0|rx|RxD_sync_inv[0]~0_combout ;
wire \UART0|rx|RxD_sync_inv[1]~feeder_combout ;
wire \UART0|rx|RxD_cnt_inv[1]~1_combout ;
wire \UART0|rx|RxD_cnt_inv[0]~0_combout ;
wire \UART0|rx|RxD_bit_inv~0_combout ;
wire \UART0|rx|RxD_bit_inv~q ;
wire \UART0|rx|Mux0~1_combout ;
wire \UART0|rx|RxD_data_ready~0_combout ;
wire \UART0|rx|RxD_data_ready~1_combout ;
wire \UART0|rx|RxD_data_ready~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \UART0|always1~0_combout ;
wire \UART0|rx_read~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \read~q ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \send_flag~input_o ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \UART0|always0~0_combout ;
wire \UART0|tx_start~q ;
wire \UART0|tx|Mux3~0_combout ;
wire \UART0|tx|Mux3~1_combout ;
wire \UART0|tx|Mux2~0_combout ;
wire \UART0|tx|Mux2~1_combout ;
wire \UART0|tx|Mux0~0_combout ;
wire \UART0|tx|Mux0~1_combout ;
wire \UART0|tx|Equal0~0_combout ;
wire \UART0|tx|BaudGeneratorAcc[1]~47_combout ;
wire \UART0|tx|BaudGeneratorAcc[2]~16_cout ;
wire \UART0|tx|BaudGeneratorAcc[2]~17_combout ;
wire \UART0|tx|BaudGeneratorAcc[2]~18 ;
wire \UART0|tx|BaudGeneratorAcc[3]~19_combout ;
wire \UART0|tx|BaudGeneratorAcc[3]~20 ;
wire \UART0|tx|BaudGeneratorAcc[4]~21_combout ;
wire \UART0|tx|BaudGeneratorAcc[4]~22 ;
wire \UART0|tx|BaudGeneratorAcc[5]~23_combout ;
wire \UART0|tx|BaudGeneratorAcc[5]~24 ;
wire \UART0|tx|BaudGeneratorAcc[6]~25_combout ;
wire \UART0|tx|BaudGeneratorAcc[6]~26 ;
wire \UART0|tx|BaudGeneratorAcc[7]~27_combout ;
wire \UART0|tx|BaudGeneratorAcc[7]~28 ;
wire \UART0|tx|BaudGeneratorAcc[8]~29_combout ;
wire \UART0|tx|BaudGeneratorAcc[8]~30 ;
wire \UART0|tx|BaudGeneratorAcc[9]~31_combout ;
wire \UART0|tx|BaudGeneratorAcc[9]~32 ;
wire \UART0|tx|BaudGeneratorAcc[10]~33_combout ;
wire \UART0|tx|BaudGeneratorAcc[10]~34 ;
wire \UART0|tx|BaudGeneratorAcc[11]~35_combout ;
wire \UART0|tx|BaudGeneratorAcc[11]~36 ;
wire \UART0|tx|BaudGeneratorAcc[12]~37_combout ;
wire \UART0|tx|BaudGeneratorAcc[12]~38 ;
wire \UART0|tx|BaudGeneratorAcc[13]~39_combout ;
wire \UART0|tx|BaudGeneratorAcc[13]~40 ;
wire \UART0|tx|BaudGeneratorAcc[14]~41_combout ;
wire \UART0|tx|BaudGeneratorAcc[14]~42 ;
wire \UART0|tx|BaudGeneratorAcc[15]~43_combout ;
wire \UART0|tx|BaudGeneratorAcc[15]~44 ;
wire \UART0|tx|BaudGeneratorAcc[16]~45_combout ;
wire \UART0|tx|Mux1~0_combout ;
wire \UART0|tx|Mux1~1_combout ;
wire \UART0|tx|always1~0_combout ;
wire \in[0]~input_o ;
wire \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \in[1]~input_o ;
wire \in[2]~input_o ;
wire \in[3]~input_o ;
wire \in[4]~input_o ;
wire \in[5]~input_o ;
wire \in[6]~input_o ;
wire \in[7]~input_o ;
wire \UART0|tx|Mux4~2_combout ;
wire \UART0|tx|Mux4~3_combout ;
wire \UART0|tx|Mux4~0_combout ;
wire \UART0|tx|Mux4~1_combout ;
wire \UART0|tx|TxD~0_combout ;
wire \UART0|tx|TxD~q ;
wire \receive_flag~input_o ;
wire \UART0|rx|RxD_data_ready~clkctrl_outclk ;
wire \UART0|rx|RxD_data_r[7]~0_combout ;
wire \UART0|rx|always6~0_combout ;
wire \UART0|rx|RxD_data_r[6]~feeder_combout ;
wire \UART0|rx|RxD_data_r[5]~feeder_combout ;
wire \UART0|rx|RxD_data_r[4]~feeder_combout ;
wire \UART0|rx|RxD_data_r[3]~feeder_combout ;
wire \UART0|rx|RxD_data_r[2]~feeder_combout ;
wire \UART0|rx|RxD_data_r[1]~feeder_combout ;
wire \UART0|rx|RxD_data_r[0]~feeder_combout ;
wire \UART0|rx|RxD_data[0]~feeder_combout ;
wire \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \UART0|rx|RxD_data[1]~feeder_combout ;
wire \UART0|rx|RxD_data[2]~feeder_combout ;
wire \UART0|rx|RxD_data[3]~feeder_combout ;
wire \UART0|rx|RxD_data[4]~feeder_combout ;
wire \UART0|rx|RxD_data[5]~feeder_combout ;
wire \UART0|rx|RxD_data[6]~feeder_combout ;
wire \UART0|rx|RxD_data[7]~feeder_combout ;
wire \out~0_combout ;
wire \out[0]~reg0_q ;
wire \out~1_combout ;
wire \out[1]~reg0_q ;
wire \out~2_combout ;
wire \out[2]~reg0_q ;
wire \out~3_combout ;
wire \out[3]~reg0_q ;
wire \out~4_combout ;
wire \out[4]~reg0_q ;
wire \out~5_combout ;
wire \out[5]~reg0_q ;
wire \out~6_combout ;
wire \out[6]~reg0_q ;
wire \out~7_combout ;
wire \out[7]~reg0_q ;
wire [1:0] \UART0|rx|RxD_sync_inv ;
wire [1:0] \UART0|rx|RxD_cnt_inv ;
wire [2:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [3:0] \UART0|rx|bit_spacing ;
wire [2:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [8:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [3:0] \UART0|rx|state ;
wire [8:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [7:0] \UART0|rx|RxD_data_r ;
wire [2:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [8:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [8:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [3:0] \UART0|tx|state ;
wire [8:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [0:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [16:0] \UART0|tx|BaudGeneratorAcc ;
wire [16:0] \UART0|rx|Baud8GeneratorAcc ;
wire [7:0] \UART0|tx|TxD_dataReg ;
wire [8:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g ;
wire [8:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [7:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [2:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [8:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [7:0] \UART0|rx|RxD_data ;
wire [7:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_a ;
wire [7:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_b ;
wire [7:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g ;
wire [8:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [8:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [8:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g ;
wire [8:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g ;
wire [8:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [0:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [7:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_b ;

wire [35:0] \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [35:0] \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];

assign \UART0|tx|TxD_dataReg [0] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \UART0|tx|TxD_dataReg [1] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \UART0|tx|TxD_dataReg [2] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \UART0|tx|TxD_dataReg [3] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \UART0|tx|TxD_dataReg [4] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \UART0|tx|TxD_dataReg [5] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \UART0|tx|TxD_dataReg [6] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \UART0|tx|TxD_dataReg [7] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \BT_UART_TX~output (
	.i(\UART0|tx|TxD~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BT_UART_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \BT_UART_TX~output .bus_hold = "false";
defparam \BT_UART_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \out[0]~output (
	.i(\out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \out[1]~output (
	.i(\out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \out[2]~output (
	.i(\out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \out[3]~output (
	.i(\out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \out[4]~output (
	.i(\out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \out[5]~output (
	.i(\out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \out[6]~output (
	.i(\out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \out[7]~output (
	.i(\out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N18
cycloneive_lcell_comb \cnt~0 (
// Equation(s):
// \cnt~0_combout  = !\cnt~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cnt~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~0 .lut_mask = 16'h0F0F;
defparam \cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \cnt~feeder (
// Equation(s):
// \cnt~feeder_combout  = \cnt~0_combout 

	.dataa(gnd),
	.datab(\cnt~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~feeder .lut_mask = 16'hCCCC;
defparam \cnt~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N3
dffeas cnt(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cnt~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam cnt.is_wysiwyg = "true";
defparam cnt.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \cnt~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cnt~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cnt~clkctrl_outclk ));
// synopsys translate_off
defparam \cnt~clkctrl .clock_type = "global clock";
defparam \cnt~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N4
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N14
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N15
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N16
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(gnd),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h3C3C;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N17
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N2
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0800;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N14
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N15
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N24
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0020;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N20
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N21
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N22
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N23
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N14
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N15
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N18
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h1000;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N8
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N9
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N16
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N2
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N3
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N24
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'hE1F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N25
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N30
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N31
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N4
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N5
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N28
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h6996;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N29
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N4
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h5AA5;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N5
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N18
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & !\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0D2;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N19
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N6
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N7
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N28
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N25
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N18
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N19
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N8
cycloneive_lcell_comb \UART0|rx|Mux2~0 (
// Equation(s):
// \UART0|rx|Mux2~0_combout  = (\UART0|rx|state [3] & (\UART0|rx|state [1] $ (((\UART0|rx|Equal2~0_combout  & \UART0|rx|state [0])))))

	.dataa(\UART0|rx|state [3]),
	.datab(\UART0|rx|Equal2~0_combout ),
	.datac(\UART0|rx|state [1]),
	.datad(\UART0|rx|state [0]),
	.cin(gnd),
	.combout(\UART0|rx|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Mux2~0 .lut_mask = 16'h28A0;
defparam \UART0|rx|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N0
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[4]~38 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[4]~38_combout  = !\UART0|rx|Baud8GeneratorAcc [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|rx|Baud8GeneratorAcc [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|Baud8GeneratorAcc[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[4]~38 .lut_mask = 16'h0F0F;
defparam \UART0|rx|Baud8GeneratorAcc[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y61_N1
dffeas \UART0|rx|Baud8GeneratorAcc[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[4] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N4
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[5]~13 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[5]~13_cout  = CARRY(\UART0|rx|Baud8GeneratorAcc [4])

	.dataa(gnd),
	.datab(\UART0|rx|Baud8GeneratorAcc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\UART0|rx|Baud8GeneratorAcc[5]~13_cout ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[5]~13 .lut_mask = 16'h00CC;
defparam \UART0|rx|Baud8GeneratorAcc[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N6
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[5]~14 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[5]~14_combout  = (\UART0|rx|Baud8GeneratorAcc [5] & (\UART0|rx|Baud8GeneratorAcc[5]~13_cout  & VCC)) # (!\UART0|rx|Baud8GeneratorAcc [5] & (!\UART0|rx|Baud8GeneratorAcc[5]~13_cout ))
// \UART0|rx|Baud8GeneratorAcc[5]~15  = CARRY((!\UART0|rx|Baud8GeneratorAcc [5] & !\UART0|rx|Baud8GeneratorAcc[5]~13_cout ))

	.dataa(\UART0|rx|Baud8GeneratorAcc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[5]~13_cout ),
	.combout(\UART0|rx|Baud8GeneratorAcc[5]~14_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[5]~15 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[5]~14 .lut_mask = 16'hA505;
defparam \UART0|rx|Baud8GeneratorAcc[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N7
dffeas \UART0|rx|Baud8GeneratorAcc[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[5] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N8
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[6]~16 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[6]~16_combout  = (\UART0|rx|Baud8GeneratorAcc [6] & ((GND) # (!\UART0|rx|Baud8GeneratorAcc[5]~15 ))) # (!\UART0|rx|Baud8GeneratorAcc [6] & (\UART0|rx|Baud8GeneratorAcc[5]~15  $ (GND)))
// \UART0|rx|Baud8GeneratorAcc[6]~17  = CARRY((\UART0|rx|Baud8GeneratorAcc [6]) # (!\UART0|rx|Baud8GeneratorAcc[5]~15 ))

	.dataa(gnd),
	.datab(\UART0|rx|Baud8GeneratorAcc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[5]~15 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[6]~16_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[6]~17 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[6]~16 .lut_mask = 16'h3CCF;
defparam \UART0|rx|Baud8GeneratorAcc[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N9
dffeas \UART0|rx|Baud8GeneratorAcc[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[6] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N10
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[7]~18 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[7]~18_combout  = (\UART0|rx|Baud8GeneratorAcc [7] & (!\UART0|rx|Baud8GeneratorAcc[6]~17 )) # (!\UART0|rx|Baud8GeneratorAcc [7] & ((\UART0|rx|Baud8GeneratorAcc[6]~17 ) # (GND)))
// \UART0|rx|Baud8GeneratorAcc[7]~19  = CARRY((!\UART0|rx|Baud8GeneratorAcc[6]~17 ) # (!\UART0|rx|Baud8GeneratorAcc [7]))

	.dataa(\UART0|rx|Baud8GeneratorAcc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[6]~17 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[7]~18_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[7]~19 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[7]~18 .lut_mask = 16'h5A5F;
defparam \UART0|rx|Baud8GeneratorAcc[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N11
dffeas \UART0|rx|Baud8GeneratorAcc[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[7] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N12
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[8]~20 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[8]~20_combout  = (\UART0|rx|Baud8GeneratorAcc [8] & ((GND) # (!\UART0|rx|Baud8GeneratorAcc[7]~19 ))) # (!\UART0|rx|Baud8GeneratorAcc [8] & (\UART0|rx|Baud8GeneratorAcc[7]~19  $ (GND)))
// \UART0|rx|Baud8GeneratorAcc[8]~21  = CARRY((\UART0|rx|Baud8GeneratorAcc [8]) # (!\UART0|rx|Baud8GeneratorAcc[7]~19 ))

	.dataa(\UART0|rx|Baud8GeneratorAcc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[7]~19 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[8]~20_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[8]~21 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[8]~20 .lut_mask = 16'h5AAF;
defparam \UART0|rx|Baud8GeneratorAcc[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N13
dffeas \UART0|rx|Baud8GeneratorAcc[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[8] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N14
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[9]~22 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[9]~22_combout  = (\UART0|rx|Baud8GeneratorAcc [9] & (!\UART0|rx|Baud8GeneratorAcc[8]~21 )) # (!\UART0|rx|Baud8GeneratorAcc [9] & ((\UART0|rx|Baud8GeneratorAcc[8]~21 ) # (GND)))
// \UART0|rx|Baud8GeneratorAcc[9]~23  = CARRY((!\UART0|rx|Baud8GeneratorAcc[8]~21 ) # (!\UART0|rx|Baud8GeneratorAcc [9]))

	.dataa(gnd),
	.datab(\UART0|rx|Baud8GeneratorAcc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[8]~21 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[9]~22_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[9]~23 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[9]~22 .lut_mask = 16'h3C3F;
defparam \UART0|rx|Baud8GeneratorAcc[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N15
dffeas \UART0|rx|Baud8GeneratorAcc[9] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[9] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N16
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[10]~24 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[10]~24_combout  = (\UART0|rx|Baud8GeneratorAcc [10] & (\UART0|rx|Baud8GeneratorAcc[9]~23  $ (GND))) # (!\UART0|rx|Baud8GeneratorAcc [10] & (!\UART0|rx|Baud8GeneratorAcc[9]~23  & VCC))
// \UART0|rx|Baud8GeneratorAcc[10]~25  = CARRY((\UART0|rx|Baud8GeneratorAcc [10] & !\UART0|rx|Baud8GeneratorAcc[9]~23 ))

	.dataa(gnd),
	.datab(\UART0|rx|Baud8GeneratorAcc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[9]~23 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[10]~24_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[10]~25 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[10]~24 .lut_mask = 16'hC30C;
defparam \UART0|rx|Baud8GeneratorAcc[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N17
dffeas \UART0|rx|Baud8GeneratorAcc[10] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[10] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N18
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[11]~26 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[11]~26_combout  = (\UART0|rx|Baud8GeneratorAcc [11] & (\UART0|rx|Baud8GeneratorAcc[10]~25  & VCC)) # (!\UART0|rx|Baud8GeneratorAcc [11] & (!\UART0|rx|Baud8GeneratorAcc[10]~25 ))
// \UART0|rx|Baud8GeneratorAcc[11]~27  = CARRY((!\UART0|rx|Baud8GeneratorAcc [11] & !\UART0|rx|Baud8GeneratorAcc[10]~25 ))

	.dataa(gnd),
	.datab(\UART0|rx|Baud8GeneratorAcc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[10]~25 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[11]~26_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[11]~27 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[11]~26 .lut_mask = 16'hC303;
defparam \UART0|rx|Baud8GeneratorAcc[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N19
dffeas \UART0|rx|Baud8GeneratorAcc[11] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[11] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N20
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[12]~28 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[12]~28_combout  = (\UART0|rx|Baud8GeneratorAcc [12] & (\UART0|rx|Baud8GeneratorAcc[11]~27  $ (GND))) # (!\UART0|rx|Baud8GeneratorAcc [12] & (!\UART0|rx|Baud8GeneratorAcc[11]~27  & VCC))
// \UART0|rx|Baud8GeneratorAcc[12]~29  = CARRY((\UART0|rx|Baud8GeneratorAcc [12] & !\UART0|rx|Baud8GeneratorAcc[11]~27 ))

	.dataa(gnd),
	.datab(\UART0|rx|Baud8GeneratorAcc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[11]~27 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[12]~28_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[12]~29 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[12]~28 .lut_mask = 16'hC30C;
defparam \UART0|rx|Baud8GeneratorAcc[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N21
dffeas \UART0|rx|Baud8GeneratorAcc[12] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[12] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N22
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[13]~30 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[13]~30_combout  = (\UART0|rx|Baud8GeneratorAcc [13] & (!\UART0|rx|Baud8GeneratorAcc[12]~29 )) # (!\UART0|rx|Baud8GeneratorAcc [13] & ((\UART0|rx|Baud8GeneratorAcc[12]~29 ) # (GND)))
// \UART0|rx|Baud8GeneratorAcc[13]~31  = CARRY((!\UART0|rx|Baud8GeneratorAcc[12]~29 ) # (!\UART0|rx|Baud8GeneratorAcc [13]))

	.dataa(\UART0|rx|Baud8GeneratorAcc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[12]~29 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[13]~30_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[13]~31 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[13]~30 .lut_mask = 16'h5A5F;
defparam \UART0|rx|Baud8GeneratorAcc[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N23
dffeas \UART0|rx|Baud8GeneratorAcc[13] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[13] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N24
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[14]~32 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[14]~32_combout  = (\UART0|rx|Baud8GeneratorAcc [14] & (\UART0|rx|Baud8GeneratorAcc[13]~31  $ (GND))) # (!\UART0|rx|Baud8GeneratorAcc [14] & (!\UART0|rx|Baud8GeneratorAcc[13]~31  & VCC))
// \UART0|rx|Baud8GeneratorAcc[14]~33  = CARRY((\UART0|rx|Baud8GeneratorAcc [14] & !\UART0|rx|Baud8GeneratorAcc[13]~31 ))

	.dataa(gnd),
	.datab(\UART0|rx|Baud8GeneratorAcc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[13]~31 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[14]~32_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[14]~33 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[14]~32 .lut_mask = 16'hC30C;
defparam \UART0|rx|Baud8GeneratorAcc[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N25
dffeas \UART0|rx|Baud8GeneratorAcc[14] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[14] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N26
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[15]~34 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[15]~34_combout  = (\UART0|rx|Baud8GeneratorAcc [15] & (!\UART0|rx|Baud8GeneratorAcc[14]~33 )) # (!\UART0|rx|Baud8GeneratorAcc [15] & ((\UART0|rx|Baud8GeneratorAcc[14]~33 ) # (GND)))
// \UART0|rx|Baud8GeneratorAcc[15]~35  = CARRY((!\UART0|rx|Baud8GeneratorAcc[14]~33 ) # (!\UART0|rx|Baud8GeneratorAcc [15]))

	.dataa(\UART0|rx|Baud8GeneratorAcc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|rx|Baud8GeneratorAcc[14]~33 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[15]~34_combout ),
	.cout(\UART0|rx|Baud8GeneratorAcc[15]~35 ));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[15]~34 .lut_mask = 16'h5A5F;
defparam \UART0|rx|Baud8GeneratorAcc[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N27
dffeas \UART0|rx|Baud8GeneratorAcc[15] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[15]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[15] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N28
cycloneive_lcell_comb \UART0|rx|Baud8GeneratorAcc[16]~36 (
// Equation(s):
// \UART0|rx|Baud8GeneratorAcc[16]~36_combout  = !\UART0|rx|Baud8GeneratorAcc[15]~35 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART0|rx|Baud8GeneratorAcc[15]~35 ),
	.combout(\UART0|rx|Baud8GeneratorAcc[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[16]~36 .lut_mask = 16'h0F0F;
defparam \UART0|rx|Baud8GeneratorAcc[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y61_N29
dffeas \UART0|rx|Baud8GeneratorAcc[16] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Baud8GeneratorAcc[16]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|Baud8GeneratorAcc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|Baud8GeneratorAcc[16] .is_wysiwyg = "true";
defparam \UART0|rx|Baud8GeneratorAcc[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y60_N9
dffeas \UART0|rx|state[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|state[1] .is_wysiwyg = "true";
defparam \UART0|rx|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N14
cycloneive_lcell_comb \UART0|rx|Equal4~0 (
// Equation(s):
// \UART0|rx|Equal4~0_combout  = (!\UART0|rx|state [3] & (!\UART0|rx|state [2] & (!\UART0|rx|state [1] & !\UART0|rx|state [0])))

	.dataa(\UART0|rx|state [3]),
	.datab(\UART0|rx|state [2]),
	.datac(\UART0|rx|state [1]),
	.datad(\UART0|rx|state [0]),
	.cin(gnd),
	.combout(\UART0|rx|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Equal4~0 .lut_mask = 16'h0001;
defparam \UART0|rx|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N24
cycloneive_lcell_comb \UART0|rx|bit_spacing~0 (
// Equation(s):
// \UART0|rx|bit_spacing~0_combout  = (!\UART0|rx|Equal4~0_combout  & !\UART0|rx|bit_spacing [0])

	.dataa(\UART0|rx|Equal4~0_combout ),
	.datab(gnd),
	.datac(\UART0|rx|bit_spacing [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|bit_spacing~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|bit_spacing~0 .lut_mask = 16'h0505;
defparam \UART0|rx|bit_spacing~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N12
cycloneive_lcell_comb \UART0|rx|bit_spacing[2]~1 (
// Equation(s):
// \UART0|rx|bit_spacing[2]~1_combout  = (\UART0|rx|Equal4~0_combout ) # (\UART0|rx|Baud8GeneratorAcc [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|rx|Equal4~0_combout ),
	.datad(\UART0|rx|Baud8GeneratorAcc [16]),
	.cin(gnd),
	.combout(\UART0|rx|bit_spacing[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|bit_spacing[2]~1 .lut_mask = 16'hFFF0;
defparam \UART0|rx|bit_spacing[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N25
dffeas \UART0|rx|bit_spacing[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|bit_spacing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|bit_spacing[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|bit_spacing [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|bit_spacing[0] .is_wysiwyg = "true";
defparam \UART0|rx|bit_spacing[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N10
cycloneive_lcell_comb \UART0|rx|bit_spacing~2 (
// Equation(s):
// \UART0|rx|bit_spacing~2_combout  = (!\UART0|rx|Equal4~0_combout  & (\UART0|rx|bit_spacing [1] $ (\UART0|rx|bit_spacing [0])))

	.dataa(\UART0|rx|Equal4~0_combout ),
	.datab(gnd),
	.datac(\UART0|rx|bit_spacing [1]),
	.datad(\UART0|rx|bit_spacing [0]),
	.cin(gnd),
	.combout(\UART0|rx|bit_spacing~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|bit_spacing~2 .lut_mask = 16'h0550;
defparam \UART0|rx|bit_spacing~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N11
dffeas \UART0|rx|bit_spacing[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|bit_spacing~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|bit_spacing[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|bit_spacing [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|bit_spacing[1] .is_wysiwyg = "true";
defparam \UART0|rx|bit_spacing[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N22
cycloneive_lcell_comb \UART0|rx|bit_spacing~5 (
// Equation(s):
// \UART0|rx|bit_spacing~5_combout  = (!\UART0|rx|Equal4~0_combout  & (\UART0|rx|bit_spacing [2] $ (((\UART0|rx|bit_spacing [0] & \UART0|rx|bit_spacing [1])))))

	.dataa(\UART0|rx|Equal4~0_combout ),
	.datab(\UART0|rx|bit_spacing [0]),
	.datac(\UART0|rx|bit_spacing [2]),
	.datad(\UART0|rx|bit_spacing [1]),
	.cin(gnd),
	.combout(\UART0|rx|bit_spacing~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|bit_spacing~5 .lut_mask = 16'h1450;
defparam \UART0|rx|bit_spacing~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N23
dffeas \UART0|rx|bit_spacing[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|bit_spacing~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|bit_spacing[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|bit_spacing [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|bit_spacing[2] .is_wysiwyg = "true";
defparam \UART0|rx|bit_spacing[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N6
cycloneive_lcell_comb \UART0|rx|bit_spacing~3 (
// Equation(s):
// \UART0|rx|bit_spacing~3_combout  = (\UART0|rx|bit_spacing [1] & (\UART0|rx|Baud8GeneratorAcc [16] & (\UART0|rx|bit_spacing [2] & \UART0|rx|bit_spacing [0])))

	.dataa(\UART0|rx|bit_spacing [1]),
	.datab(\UART0|rx|Baud8GeneratorAcc [16]),
	.datac(\UART0|rx|bit_spacing [2]),
	.datad(\UART0|rx|bit_spacing [0]),
	.cin(gnd),
	.combout(\UART0|rx|bit_spacing~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|bit_spacing~3 .lut_mask = 16'h8000;
defparam \UART0|rx|bit_spacing~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N4
cycloneive_lcell_comb \UART0|rx|bit_spacing~4 (
// Equation(s):
// \UART0|rx|bit_spacing~4_combout  = (!\UART0|rx|Equal4~0_combout  & ((\UART0|rx|bit_spacing [3]) # (\UART0|rx|bit_spacing~3_combout )))

	.dataa(\UART0|rx|Equal4~0_combout ),
	.datab(gnd),
	.datac(\UART0|rx|bit_spacing [3]),
	.datad(\UART0|rx|bit_spacing~3_combout ),
	.cin(gnd),
	.combout(\UART0|rx|bit_spacing~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|bit_spacing~4 .lut_mask = 16'h5550;
defparam \UART0|rx|bit_spacing~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N5
dffeas \UART0|rx|bit_spacing[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|bit_spacing~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|bit_spacing [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|bit_spacing[3] .is_wysiwyg = "true";
defparam \UART0|rx|bit_spacing[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N0
cycloneive_lcell_comb \UART0|rx|Equal2~0 (
// Equation(s):
// \UART0|rx|Equal2~0_combout  = (!\UART0|rx|bit_spacing [2] & (\UART0|rx|bit_spacing [0] & (\UART0|rx|bit_spacing [3] & \UART0|rx|bit_spacing [1])))

	.dataa(\UART0|rx|bit_spacing [2]),
	.datab(\UART0|rx|bit_spacing [0]),
	.datac(\UART0|rx|bit_spacing [3]),
	.datad(\UART0|rx|bit_spacing [1]),
	.cin(gnd),
	.combout(\UART0|rx|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Equal2~0 .lut_mask = 16'h4000;
defparam \UART0|rx|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N12
cycloneive_lcell_comb \UART0|rx|Mux3~0 (
// Equation(s):
// \UART0|rx|Mux3~0_combout  = (\UART0|rx|state [3] & (\UART0|rx|state [2] & \UART0|rx|state [1])) # (!\UART0|rx|state [3] & ((\UART0|rx|state [2]) # (\UART0|rx|state [1])))

	.dataa(\UART0|rx|state [3]),
	.datab(\UART0|rx|state [2]),
	.datac(\UART0|rx|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Mux3~0 .lut_mask = 16'hD4D4;
defparam \UART0|rx|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N18
cycloneive_lcell_comb \UART0|rx|Mux3~1 (
// Equation(s):
// \UART0|rx|Mux3~1_combout  = (\UART0|rx|state [0] & ((\UART0|rx|Mux3~0_combout  & (\UART0|rx|state [3])) # (!\UART0|rx|Mux3~0_combout  & ((!\UART0|rx|Equal2~0_combout ))))) # (!\UART0|rx|state [0] & (\UART0|rx|state [3] & (\UART0|rx|Equal2~0_combout )))

	.dataa(\UART0|rx|state [3]),
	.datab(\UART0|rx|Equal2~0_combout ),
	.datac(\UART0|rx|state [0]),
	.datad(\UART0|rx|Mux3~0_combout ),
	.cin(gnd),
	.combout(\UART0|rx|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Mux3~1 .lut_mask = 16'hA838;
defparam \UART0|rx|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N19
dffeas \UART0|rx|state[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|state[0] .is_wysiwyg = "true";
defparam \UART0|rx|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N16
cycloneive_lcell_comb \UART0|rx|Mux1~0 (
// Equation(s):
// \UART0|rx|Mux1~0_combout  = \UART0|rx|state [2] $ (((\UART0|rx|state [0] & (\UART0|rx|state [1] & \UART0|rx|Equal2~0_combout ))))

	.dataa(\UART0|rx|state [0]),
	.datab(\UART0|rx|state [2]),
	.datac(\UART0|rx|state [1]),
	.datad(\UART0|rx|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART0|rx|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Mux1~0 .lut_mask = 16'h6CCC;
defparam \UART0|rx|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N24
cycloneive_lcell_comb \UART0|rx|Mux1~1 (
// Equation(s):
// \UART0|rx|Mux1~1_combout  = (\UART0|rx|state [3] & \UART0|rx|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|rx|state [3]),
	.datad(\UART0|rx|Mux1~0_combout ),
	.cin(gnd),
	.combout(\UART0|rx|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Mux1~1 .lut_mask = 16'hF000;
defparam \UART0|rx|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N25
dffeas \UART0|rx|state[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|state[2] .is_wysiwyg = "true";
defparam \UART0|rx|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N10
cycloneive_lcell_comb \UART0|rx|Mux0~0 (
// Equation(s):
// \UART0|rx|Mux0~0_combout  = (\UART0|rx|state [3] & (\UART0|rx|state [2] & (\UART0|rx|state [1] & \UART0|rx|state [0]))) # (!\UART0|rx|state [3] & ((\UART0|rx|state [2]) # ((\UART0|rx|state [1]) # (\UART0|rx|state [0]))))

	.dataa(\UART0|rx|state [3]),
	.datab(\UART0|rx|state [2]),
	.datac(\UART0|rx|state [1]),
	.datad(\UART0|rx|state [0]),
	.cin(gnd),
	.combout(\UART0|rx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Mux0~0 .lut_mask = 16'hD554;
defparam \UART0|rx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \BT_UART_RX~input (
	.i(BT_UART_RX),
	.ibar(gnd),
	.o(\BT_UART_RX~input_o ));
// synopsys translate_off
defparam \BT_UART_RX~input .bus_hold = "false";
defparam \BT_UART_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N28
cycloneive_lcell_comb \UART0|rx|RxD_sync_inv[0]~0 (
// Equation(s):
// \UART0|rx|RxD_sync_inv[0]~0_combout  = !\BT_UART_RX~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BT_UART_RX~input_o ),
	.cin(gnd),
	.combout(\UART0|rx|RxD_sync_inv[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_sync_inv[0]~0 .lut_mask = 16'h00FF;
defparam \UART0|rx|RxD_sync_inv[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N29
dffeas \UART0|rx|RxD_sync_inv[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_sync_inv[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_sync_inv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_sync_inv[0] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_sync_inv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N26
cycloneive_lcell_comb \UART0|rx|RxD_sync_inv[1]~feeder (
// Equation(s):
// \UART0|rx|RxD_sync_inv[1]~feeder_combout  = \UART0|rx|RxD_sync_inv [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|rx|RxD_sync_inv [0]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_sync_inv[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_sync_inv[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|rx|RxD_sync_inv[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N27
dffeas \UART0|rx|RxD_sync_inv[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_sync_inv[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_sync_inv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_sync_inv[1] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_sync_inv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N6
cycloneive_lcell_comb \UART0|rx|RxD_cnt_inv[1]~1 (
// Equation(s):
// \UART0|rx|RxD_cnt_inv[1]~1_combout  = (\UART0|rx|RxD_sync_inv [1] & ((\UART0|rx|RxD_cnt_inv [1]) # (\UART0|rx|RxD_cnt_inv [0]))) # (!\UART0|rx|RxD_sync_inv [1] & (\UART0|rx|RxD_cnt_inv [1] & \UART0|rx|RxD_cnt_inv [0]))

	.dataa(\UART0|rx|RxD_sync_inv [1]),
	.datab(gnd),
	.datac(\UART0|rx|RxD_cnt_inv [1]),
	.datad(\UART0|rx|RxD_cnt_inv [0]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_cnt_inv[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_cnt_inv[1]~1 .lut_mask = 16'hFAA0;
defparam \UART0|rx|RxD_cnt_inv[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N7
dffeas \UART0|rx|RxD_cnt_inv[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_cnt_inv[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_cnt_inv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_cnt_inv[1] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_cnt_inv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N20
cycloneive_lcell_comb \UART0|rx|RxD_cnt_inv[0]~0 (
// Equation(s):
// \UART0|rx|RxD_cnt_inv[0]~0_combout  = (\UART0|rx|Baud8GeneratorAcc [16] & ((\UART0|rx|RxD_sync_inv [1] & ((\UART0|rx|RxD_cnt_inv [1]) # (!\UART0|rx|RxD_cnt_inv [0]))) # (!\UART0|rx|RxD_sync_inv [1] & (!\UART0|rx|RxD_cnt_inv [0] & \UART0|rx|RxD_cnt_inv 
// [1])))) # (!\UART0|rx|Baud8GeneratorAcc [16] & (((\UART0|rx|RxD_cnt_inv [0]))))

	.dataa(\UART0|rx|RxD_sync_inv [1]),
	.datab(\UART0|rx|Baud8GeneratorAcc [16]),
	.datac(\UART0|rx|RxD_cnt_inv [0]),
	.datad(\UART0|rx|RxD_cnt_inv [1]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_cnt_inv[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_cnt_inv[0]~0 .lut_mask = 16'hBC38;
defparam \UART0|rx|RxD_cnt_inv[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N21
dffeas \UART0|rx|RxD_cnt_inv[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_cnt_inv[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_cnt_inv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_cnt_inv[0] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_cnt_inv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N0
cycloneive_lcell_comb \UART0|rx|RxD_bit_inv~0 (
// Equation(s):
// \UART0|rx|RxD_bit_inv~0_combout  = (\UART0|rx|RxD_cnt_inv [0] & ((\UART0|rx|RxD_bit_inv~q ) # (\UART0|rx|RxD_cnt_inv [1]))) # (!\UART0|rx|RxD_cnt_inv [0] & (\UART0|rx|RxD_bit_inv~q  & \UART0|rx|RxD_cnt_inv [1]))

	.dataa(gnd),
	.datab(\UART0|rx|RxD_cnt_inv [0]),
	.datac(\UART0|rx|RxD_bit_inv~q ),
	.datad(\UART0|rx|RxD_cnt_inv [1]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_bit_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_bit_inv~0 .lut_mask = 16'hFCC0;
defparam \UART0|rx|RxD_bit_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N1
dffeas \UART0|rx|RxD_bit_inv (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_bit_inv~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_bit_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_bit_inv .is_wysiwyg = "true";
defparam \UART0|rx|RxD_bit_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N30
cycloneive_lcell_comb \UART0|rx|Mux0~1 (
// Equation(s):
// \UART0|rx|Mux0~1_combout  = (\UART0|rx|Mux0~0_combout  & (!\UART0|rx|Equal2~0_combout  & (\UART0|rx|state [3]))) # (!\UART0|rx|Mux0~0_combout  & (((\UART0|rx|state [3]) # (\UART0|rx|RxD_bit_inv~q ))))

	.dataa(\UART0|rx|Mux0~0_combout ),
	.datab(\UART0|rx|Equal2~0_combout ),
	.datac(\UART0|rx|state [3]),
	.datad(\UART0|rx|RxD_bit_inv~q ),
	.cin(gnd),
	.combout(\UART0|rx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|Mux0~1 .lut_mask = 16'h7570;
defparam \UART0|rx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N31
dffeas \UART0|rx|state[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|Baud8GeneratorAcc [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|state[3] .is_wysiwyg = "true";
defparam \UART0|rx|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N22
cycloneive_lcell_comb \UART0|rx|RxD_data_ready~0 (
// Equation(s):
// \UART0|rx|RxD_data_ready~0_combout  = (!\UART0|rx|state [3] & (!\UART0|rx|state [2] & (!\UART0|rx|state [1] & !\UART0|rx|RxD_bit_inv~q )))

	.dataa(\UART0|rx|state [3]),
	.datab(\UART0|rx|state [2]),
	.datac(\UART0|rx|state [1]),
	.datad(\UART0|rx|RxD_bit_inv~q ),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_ready~0 .lut_mask = 16'h0001;
defparam \UART0|rx|RxD_data_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y60_N4
cycloneive_lcell_comb \UART0|rx|RxD_data_ready~1 (
// Equation(s):
// \UART0|rx|RxD_data_ready~1_combout  = (\UART0|rx|RxD_data_ready~0_combout  & (\UART0|rx|Equal2~0_combout  & (\UART0|rx|Baud8GeneratorAcc [16] & \UART0|rx|state [0])))

	.dataa(\UART0|rx|RxD_data_ready~0_combout ),
	.datab(\UART0|rx|Equal2~0_combout ),
	.datac(\UART0|rx|Baud8GeneratorAcc [16]),
	.datad(\UART0|rx|state [0]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_ready~1 .lut_mask = 16'h8000;
defparam \UART0|rx|RxD_data_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y60_N5
dffeas \UART0|rx|RxD_data_ready (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_ready .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N17
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N10
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N0
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N1
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N12
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N13
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N8
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N9
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y56_N21
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X62_Y55_N1
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N26
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N27
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N28
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N29
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N20
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [2] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [5] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N30
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N31
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N4
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N5
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N10
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N21
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y56_N9
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N0
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N1
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N10
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N16
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N17
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N8
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [0] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [3] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N6
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N0
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N1
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N24
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N25
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N22
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'hE1F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N23
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y56_N15
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N28
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N29
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y56_N27
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N0
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N1
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N12
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N13
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N22
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N23
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N26
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [6] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8] $ (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'hDE7B;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N14
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N15
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N2
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N3
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N20
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N21
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N9
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y56_N7
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N16
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N17
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N31
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N18
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N19
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N6
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [4] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7] $ (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hDE7B;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N10
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N16
cycloneive_lcell_comb \UART0|always1~0 (
// Equation(s):
// \UART0|always1~0_combout  = (\UART0|rx|RxD_data_ready~q  & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datab(\UART0|rx|RxD_data_ready~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\UART0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|always1~0 .lut_mask = 16'hCC48;
defparam \UART0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N17
dffeas \UART0|rx_read (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|always1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx_read .is_wysiwyg = "true";
defparam \UART0|rx_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N12
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hFFFE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N16
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\UART0|rx_read~q  & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\UART0|rx_read~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 16'hAA28;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N29
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N20
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0400;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N2
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N3
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N24
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N10
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N4
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h6996;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N5
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N30
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N31
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N22
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N23
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N26
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h3CC3;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N27
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N16
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N17
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N18
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0800;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N12
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N13
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N8
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N9
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N28
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N29
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N4
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N5
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N30
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N31
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X60_Y55_N7
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N2
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N3
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N4
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N5
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X60_Y55_N27
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N26
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [7])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [4]))) # 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [4]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N0
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N1
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y55_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N22
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N23
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N30
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N31
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N8
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N9
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X60_Y55_N3
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N2
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [8])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [6]))) # 
// (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [6]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [8]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N16
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N17
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N26
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N27
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X62_Y55_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N0
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N1
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N20
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N21
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N6
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N7
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N10
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [2] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [5] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N18
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N19
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N8
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N9
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y55_N13
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N14
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N15
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y55_N25
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N28
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N29
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N12
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [0] & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))) # (!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [3] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N18
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N10
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N11
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N24
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N25
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y56_N21
dffeas \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N8
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g 
// [1] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hDEDE;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N9
dffeas read(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read~q ),
	.prn(vcc));
// synopsys translate_off
defparam read.is_wysiwyg = "true";
defparam read.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N20
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\read~q  & ((\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g 
// [1] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\read~q ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC48;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N13
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y56_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N30
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \send_flag~input (
	.i(send_flag),
	.ibar(gnd),
	.o(\send_flag~input_o ));
// synopsys translate_off
defparam \send_flag~input .bus_hold = "false";
defparam \send_flag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N28
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (\send_flag~input_o  & 
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datab(\send_flag~input_o ),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h8800;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N31
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N24
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N25
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N0
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N1
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N29
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N14
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N15
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y56_N13
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N2
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N3
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N12
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [5] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [2])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [2]))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N22
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N23
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y58_N7
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y56_N29
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N17
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N18
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N19
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N18
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N19
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y56_N5
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N4
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [3] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [0])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [0]))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N24
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N25
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N20
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N21
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N20
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N21
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N30
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N31
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X57_Y56_N31
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X57_Y56_N25
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N30
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8]) # 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [6] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [6] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8])))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hBE7D;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N12
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N13
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout  = (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\send_flag~input_o  & !\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\send_flag~input_o ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0 .lut_mask = 16'h0010;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N18
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout  & 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1 .lut_mask = 16'h8000;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout ))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0500;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N4
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N5
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N24
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N25
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N17
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y56_N9
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X56_Y56_N15
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hB4F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N12
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N13
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N14
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [4] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7] $ (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hDE7B;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g 
// [1] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFF3C;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N20
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & \send_flag~input_o )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(\send_flag~input_o ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N4
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N5
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h2200;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N0
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N1
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N8
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout )))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'h3CF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N9
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'hD2F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N8
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'hE1F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N9
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N7
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h6996;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N15
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N24
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N25
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N14
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h3CC3;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N22
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N23
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h5A5A;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N28
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hA5F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N29
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N24
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N25
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y58_N29
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y58_N23
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y58_N9
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\UART0|tx_start~q  & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [1] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))))

	.dataa(\UART0|tx_start~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA28;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N5
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N14
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N15
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N0
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N28
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N29
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N20
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N12
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'hE1F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N13
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N4
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N5
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N22
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N23
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N22
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h6996;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N23
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h3CC3;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N17
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N2
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N30
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N31
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N8
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h5AF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N9
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N17
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N17
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N28
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N29
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y58_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N0
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N1
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N24
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N25
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N16
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N17
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [6] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [8] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N7
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y58_N1
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N20
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N21
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N7
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X62_Y58_N19
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N0
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [3] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [0] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N7
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y58_N31
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N10
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N11
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N18
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N19
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N26
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N27
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [7] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [4] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N12
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N13
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N0
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y58_N1
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X61_Y58_N3
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N22
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N23
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N12
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N13
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N4
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N5
dffeas \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N2
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [5] & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) # (!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]) # (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [2] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N20
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N6
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h6666;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N24
cycloneive_lcell_comb \UART0|always0~0 (
// Equation(s):
// \UART0|always0~0_combout  = (!\UART0|tx|Equal0~0_combout  & (!\UART0|tx_start~q  & ((\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))))

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\UART0|tx|Equal0~0_combout ),
	.datac(\UART0|tx_start~q ),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\UART0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|always0~0 .lut_mask = 16'h0302;
defparam \UART0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y58_N25
dffeas \UART0|tx_start (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|always0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx_start .is_wysiwyg = "true";
defparam \UART0|tx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N12
cycloneive_lcell_comb \UART0|tx|Mux3~0 (
// Equation(s):
// \UART0|tx|Mux3~0_combout  = (!\UART0|tx|state [2] & ((\UART0|tx|state [1] & (\UART0|tx|BaudGeneratorAcc [16])) # (!\UART0|tx|state [1] & ((\UART0|tx_start~q )))))

	.dataa(\UART0|tx|BaudGeneratorAcc [16]),
	.datab(\UART0|tx_start~q ),
	.datac(\UART0|tx|state [2]),
	.datad(\UART0|tx|state [1]),
	.cin(gnd),
	.combout(\UART0|tx|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux3~0 .lut_mask = 16'h0A0C;
defparam \UART0|tx|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneive_lcell_comb \UART0|tx|Mux3~1 (
// Equation(s):
// \UART0|tx|Mux3~1_combout  = (\UART0|tx|state [0] & (!\UART0|tx|BaudGeneratorAcc [16])) # (!\UART0|tx|state [0] & ((\UART0|tx|state [3] & (\UART0|tx|BaudGeneratorAcc [16])) # (!\UART0|tx|state [3] & ((\UART0|tx|Mux3~0_combout )))))

	.dataa(\UART0|tx|BaudGeneratorAcc [16]),
	.datab(\UART0|tx|state [3]),
	.datac(\UART0|tx|state [0]),
	.datad(\UART0|tx|Mux3~0_combout ),
	.cin(gnd),
	.combout(\UART0|tx|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux3~1 .lut_mask = 16'h5B58;
defparam \UART0|tx|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N9
dffeas \UART0|tx|state[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|state[0] .is_wysiwyg = "true";
defparam \UART0|tx|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N6
cycloneive_lcell_comb \UART0|tx|Mux2~0 (
// Equation(s):
// \UART0|tx|Mux2~0_combout  = (\UART0|tx|state [1] & ((\UART0|tx|state [2] & (!\UART0|tx|state [3])) # (!\UART0|tx|state [2] & ((\UART0|tx|state [0]))))) # (!\UART0|tx|state [1] & (\UART0|tx|state [3] & (\UART0|tx|state [0])))

	.dataa(\UART0|tx|state [3]),
	.datab(\UART0|tx|state [0]),
	.datac(\UART0|tx|state [2]),
	.datad(\UART0|tx|state [1]),
	.cin(gnd),
	.combout(\UART0|tx|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux2~0 .lut_mask = 16'h5C88;
defparam \UART0|tx|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N24
cycloneive_lcell_comb \UART0|tx|Mux2~1 (
// Equation(s):
// \UART0|tx|Mux2~1_combout  = \UART0|tx|state [1] $ (((\UART0|tx|BaudGeneratorAcc [16] & \UART0|tx|Mux2~0_combout )))

	.dataa(\UART0|tx|BaudGeneratorAcc [16]),
	.datab(gnd),
	.datac(\UART0|tx|state [1]),
	.datad(\UART0|tx|Mux2~0_combout ),
	.cin(gnd),
	.combout(\UART0|tx|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux2~1 .lut_mask = 16'h5AF0;
defparam \UART0|tx|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N25
dffeas \UART0|tx|state[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|state[1] .is_wysiwyg = "true";
defparam \UART0|tx|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N16
cycloneive_lcell_comb \UART0|tx|Mux0~0 (
// Equation(s):
// \UART0|tx|Mux0~0_combout  = (\UART0|tx|state [1] & ((\UART0|tx|state [0]) # (!\UART0|tx|state [3]))) # (!\UART0|tx|state [1] & (\UART0|tx|state [0] & !\UART0|tx|state [3]))

	.dataa(gnd),
	.datab(\UART0|tx|state [1]),
	.datac(\UART0|tx|state [0]),
	.datad(\UART0|tx|state [3]),
	.cin(gnd),
	.combout(\UART0|tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux0~0 .lut_mask = 16'hC0FC;
defparam \UART0|tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N4
cycloneive_lcell_comb \UART0|tx|Mux0~1 (
// Equation(s):
// \UART0|tx|Mux0~1_combout  = (\UART0|tx|state [2] & ((\UART0|tx|BaudGeneratorAcc [16] & (!\UART0|tx|Mux0~0_combout )) # (!\UART0|tx|BaudGeneratorAcc [16] & ((\UART0|tx|state [3]))))) # (!\UART0|tx|state [2] & (((\UART0|tx|state [3]))))

	.dataa(\UART0|tx|state [2]),
	.datab(\UART0|tx|Mux0~0_combout ),
	.datac(\UART0|tx|state [3]),
	.datad(\UART0|tx|BaudGeneratorAcc [16]),
	.cin(gnd),
	.combout(\UART0|tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux0~1 .lut_mask = 16'h72F0;
defparam \UART0|tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N5
dffeas \UART0|tx|state[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|state[3] .is_wysiwyg = "true";
defparam \UART0|tx|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N18
cycloneive_lcell_comb \UART0|tx|Equal0~0 (
// Equation(s):
// \UART0|tx|Equal0~0_combout  = (\UART0|tx|state [2]) # ((\UART0|tx|state [3]) # ((\UART0|tx|state [0]) # (\UART0|tx|state [1])))

	.dataa(\UART0|tx|state [2]),
	.datab(\UART0|tx|state [3]),
	.datac(\UART0|tx|state [0]),
	.datad(\UART0|tx|state [1]),
	.cin(gnd),
	.combout(\UART0|tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Equal0~0 .lut_mask = 16'hFFFE;
defparam \UART0|tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N26
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[1]~47 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[1]~47_combout  = \UART0|tx|BaudGeneratorAcc [1] $ (\UART0|tx|Equal0~0_combout )

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [1]),
	.datac(gnd),
	.datad(\UART0|tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART0|tx|BaudGeneratorAcc[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[1]~47 .lut_mask = 16'h33CC;
defparam \UART0|tx|BaudGeneratorAcc[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N1
dffeas \UART0|tx|BaudGeneratorAcc[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|tx|BaudGeneratorAcc[1]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[1] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N0
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[2]~16 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[2]~16_cout  = CARRY(\UART0|tx|BaudGeneratorAcc [1])

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\UART0|tx|BaudGeneratorAcc[2]~16_cout ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[2]~16 .lut_mask = 16'h00CC;
defparam \UART0|tx|BaudGeneratorAcc[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N2
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[2]~17 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[2]~17_combout  = (\UART0|tx|BaudGeneratorAcc [2] & (\UART0|tx|BaudGeneratorAcc[2]~16_cout  & VCC)) # (!\UART0|tx|BaudGeneratorAcc [2] & (!\UART0|tx|BaudGeneratorAcc[2]~16_cout ))
// \UART0|tx|BaudGeneratorAcc[2]~18  = CARRY((!\UART0|tx|BaudGeneratorAcc [2] & !\UART0|tx|BaudGeneratorAcc[2]~16_cout ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[2]~16_cout ),
	.combout(\UART0|tx|BaudGeneratorAcc[2]~17_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[2]~18 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[2]~17 .lut_mask = 16'hC303;
defparam \UART0|tx|BaudGeneratorAcc[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N3
dffeas \UART0|tx|BaudGeneratorAcc[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[2] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N4
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[3]~19 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[3]~19_combout  = (\UART0|tx|BaudGeneratorAcc [3] & ((GND) # (!\UART0|tx|BaudGeneratorAcc[2]~18 ))) # (!\UART0|tx|BaudGeneratorAcc [3] & (\UART0|tx|BaudGeneratorAcc[2]~18  $ (GND)))
// \UART0|tx|BaudGeneratorAcc[3]~20  = CARRY((\UART0|tx|BaudGeneratorAcc [3]) # (!\UART0|tx|BaudGeneratorAcc[2]~18 ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[2]~18 ),
	.combout(\UART0|tx|BaudGeneratorAcc[3]~19_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[3]~20 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[3]~19 .lut_mask = 16'h3CCF;
defparam \UART0|tx|BaudGeneratorAcc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N5
dffeas \UART0|tx|BaudGeneratorAcc[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[3] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N6
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[4]~21 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[4]~21_combout  = (\UART0|tx|BaudGeneratorAcc [4] & (!\UART0|tx|BaudGeneratorAcc[3]~20 )) # (!\UART0|tx|BaudGeneratorAcc [4] & ((\UART0|tx|BaudGeneratorAcc[3]~20 ) # (GND)))
// \UART0|tx|BaudGeneratorAcc[4]~22  = CARRY((!\UART0|tx|BaudGeneratorAcc[3]~20 ) # (!\UART0|tx|BaudGeneratorAcc [4]))

	.dataa(\UART0|tx|BaudGeneratorAcc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[3]~20 ),
	.combout(\UART0|tx|BaudGeneratorAcc[4]~21_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[4]~22 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[4]~21 .lut_mask = 16'h5A5F;
defparam \UART0|tx|BaudGeneratorAcc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N7
dffeas \UART0|tx|BaudGeneratorAcc[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[4] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N8
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[5]~23 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[5]~23_combout  = (\UART0|tx|BaudGeneratorAcc [5] & ((GND) # (!\UART0|tx|BaudGeneratorAcc[4]~22 ))) # (!\UART0|tx|BaudGeneratorAcc [5] & (\UART0|tx|BaudGeneratorAcc[4]~22  $ (GND)))
// \UART0|tx|BaudGeneratorAcc[5]~24  = CARRY((\UART0|tx|BaudGeneratorAcc [5]) # (!\UART0|tx|BaudGeneratorAcc[4]~22 ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[4]~22 ),
	.combout(\UART0|tx|BaudGeneratorAcc[5]~23_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[5]~24 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[5]~23 .lut_mask = 16'h3CCF;
defparam \UART0|tx|BaudGeneratorAcc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N9
dffeas \UART0|tx|BaudGeneratorAcc[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[5] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N10
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[6]~25 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[6]~25_combout  = (\UART0|tx|BaudGeneratorAcc [6] & (!\UART0|tx|BaudGeneratorAcc[5]~24 )) # (!\UART0|tx|BaudGeneratorAcc [6] & ((\UART0|tx|BaudGeneratorAcc[5]~24 ) # (GND)))
// \UART0|tx|BaudGeneratorAcc[6]~26  = CARRY((!\UART0|tx|BaudGeneratorAcc[5]~24 ) # (!\UART0|tx|BaudGeneratorAcc [6]))

	.dataa(\UART0|tx|BaudGeneratorAcc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[5]~24 ),
	.combout(\UART0|tx|BaudGeneratorAcc[6]~25_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[6]~26 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[6]~25 .lut_mask = 16'h5A5F;
defparam \UART0|tx|BaudGeneratorAcc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N11
dffeas \UART0|tx|BaudGeneratorAcc[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[6] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N12
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[7]~27 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[7]~27_combout  = (\UART0|tx|BaudGeneratorAcc [7] & (\UART0|tx|BaudGeneratorAcc[6]~26  $ (GND))) # (!\UART0|tx|BaudGeneratorAcc [7] & (!\UART0|tx|BaudGeneratorAcc[6]~26  & VCC))
// \UART0|tx|BaudGeneratorAcc[7]~28  = CARRY((\UART0|tx|BaudGeneratorAcc [7] & !\UART0|tx|BaudGeneratorAcc[6]~26 ))

	.dataa(\UART0|tx|BaudGeneratorAcc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[6]~26 ),
	.combout(\UART0|tx|BaudGeneratorAcc[7]~27_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[7]~28 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[7]~27 .lut_mask = 16'hA50A;
defparam \UART0|tx|BaudGeneratorAcc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N13
dffeas \UART0|tx|BaudGeneratorAcc[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[7] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N14
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[8]~29 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[8]~29_combout  = (\UART0|tx|BaudGeneratorAcc [8] & (\UART0|tx|BaudGeneratorAcc[7]~28  & VCC)) # (!\UART0|tx|BaudGeneratorAcc [8] & (!\UART0|tx|BaudGeneratorAcc[7]~28 ))
// \UART0|tx|BaudGeneratorAcc[8]~30  = CARRY((!\UART0|tx|BaudGeneratorAcc [8] & !\UART0|tx|BaudGeneratorAcc[7]~28 ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[7]~28 ),
	.combout(\UART0|tx|BaudGeneratorAcc[8]~29_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[8]~30 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[8]~29 .lut_mask = 16'hC303;
defparam \UART0|tx|BaudGeneratorAcc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N15
dffeas \UART0|tx|BaudGeneratorAcc[8] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[8] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N16
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[9]~31 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[9]~31_combout  = (\UART0|tx|BaudGeneratorAcc [9] & (\UART0|tx|BaudGeneratorAcc[8]~30  $ (GND))) # (!\UART0|tx|BaudGeneratorAcc [9] & (!\UART0|tx|BaudGeneratorAcc[8]~30  & VCC))
// \UART0|tx|BaudGeneratorAcc[9]~32  = CARRY((\UART0|tx|BaudGeneratorAcc [9] & !\UART0|tx|BaudGeneratorAcc[8]~30 ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[8]~30 ),
	.combout(\UART0|tx|BaudGeneratorAcc[9]~31_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[9]~32 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[9]~31 .lut_mask = 16'hC30C;
defparam \UART0|tx|BaudGeneratorAcc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N17
dffeas \UART0|tx|BaudGeneratorAcc[9] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[9] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N18
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[10]~33 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[10]~33_combout  = (\UART0|tx|BaudGeneratorAcc [10] & (!\UART0|tx|BaudGeneratorAcc[9]~32 )) # (!\UART0|tx|BaudGeneratorAcc [10] & ((\UART0|tx|BaudGeneratorAcc[9]~32 ) # (GND)))
// \UART0|tx|BaudGeneratorAcc[10]~34  = CARRY((!\UART0|tx|BaudGeneratorAcc[9]~32 ) # (!\UART0|tx|BaudGeneratorAcc [10]))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[9]~32 ),
	.combout(\UART0|tx|BaudGeneratorAcc[10]~33_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[10]~34 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[10]~33 .lut_mask = 16'h3C3F;
defparam \UART0|tx|BaudGeneratorAcc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N19
dffeas \UART0|tx|BaudGeneratorAcc[10] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[10] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N20
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[11]~35 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[11]~35_combout  = (\UART0|tx|BaudGeneratorAcc [11] & (\UART0|tx|BaudGeneratorAcc[10]~34  $ (GND))) # (!\UART0|tx|BaudGeneratorAcc [11] & (!\UART0|tx|BaudGeneratorAcc[10]~34  & VCC))
// \UART0|tx|BaudGeneratorAcc[11]~36  = CARRY((\UART0|tx|BaudGeneratorAcc [11] & !\UART0|tx|BaudGeneratorAcc[10]~34 ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[10]~34 ),
	.combout(\UART0|tx|BaudGeneratorAcc[11]~35_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[11]~36 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[11]~35 .lut_mask = 16'hC30C;
defparam \UART0|tx|BaudGeneratorAcc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N21
dffeas \UART0|tx|BaudGeneratorAcc[11] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[11] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N22
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[12]~37 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[12]~37_combout  = (\UART0|tx|BaudGeneratorAcc [12] & (!\UART0|tx|BaudGeneratorAcc[11]~36 )) # (!\UART0|tx|BaudGeneratorAcc [12] & ((\UART0|tx|BaudGeneratorAcc[11]~36 ) # (GND)))
// \UART0|tx|BaudGeneratorAcc[12]~38  = CARRY((!\UART0|tx|BaudGeneratorAcc[11]~36 ) # (!\UART0|tx|BaudGeneratorAcc [12]))

	.dataa(\UART0|tx|BaudGeneratorAcc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[11]~36 ),
	.combout(\UART0|tx|BaudGeneratorAcc[12]~37_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[12]~38 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[12]~37 .lut_mask = 16'h5A5F;
defparam \UART0|tx|BaudGeneratorAcc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N23
dffeas \UART0|tx|BaudGeneratorAcc[12] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[12] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N24
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[13]~39 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[13]~39_combout  = (\UART0|tx|BaudGeneratorAcc [13] & (\UART0|tx|BaudGeneratorAcc[12]~38  $ (GND))) # (!\UART0|tx|BaudGeneratorAcc [13] & (!\UART0|tx|BaudGeneratorAcc[12]~38  & VCC))
// \UART0|tx|BaudGeneratorAcc[13]~40  = CARRY((\UART0|tx|BaudGeneratorAcc [13] & !\UART0|tx|BaudGeneratorAcc[12]~38 ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[12]~38 ),
	.combout(\UART0|tx|BaudGeneratorAcc[13]~39_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[13]~40 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[13]~39 .lut_mask = 16'hC30C;
defparam \UART0|tx|BaudGeneratorAcc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N25
dffeas \UART0|tx|BaudGeneratorAcc[13] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[13] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N26
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[14]~41 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[14]~41_combout  = (\UART0|tx|BaudGeneratorAcc [14] & (!\UART0|tx|BaudGeneratorAcc[13]~40 )) # (!\UART0|tx|BaudGeneratorAcc [14] & ((\UART0|tx|BaudGeneratorAcc[13]~40 ) # (GND)))
// \UART0|tx|BaudGeneratorAcc[14]~42  = CARRY((!\UART0|tx|BaudGeneratorAcc[13]~40 ) # (!\UART0|tx|BaudGeneratorAcc [14]))

	.dataa(\UART0|tx|BaudGeneratorAcc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[13]~40 ),
	.combout(\UART0|tx|BaudGeneratorAcc[14]~41_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[14]~42 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[14]~41 .lut_mask = 16'h5A5F;
defparam \UART0|tx|BaudGeneratorAcc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N27
dffeas \UART0|tx|BaudGeneratorAcc[14] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[14] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N28
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[15]~43 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[15]~43_combout  = (\UART0|tx|BaudGeneratorAcc [15] & (\UART0|tx|BaudGeneratorAcc[14]~42  $ (GND))) # (!\UART0|tx|BaudGeneratorAcc [15] & (!\UART0|tx|BaudGeneratorAcc[14]~42  & VCC))
// \UART0|tx|BaudGeneratorAcc[15]~44  = CARRY((\UART0|tx|BaudGeneratorAcc [15] & !\UART0|tx|BaudGeneratorAcc[14]~42 ))

	.dataa(gnd),
	.datab(\UART0|tx|BaudGeneratorAcc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|tx|BaudGeneratorAcc[14]~42 ),
	.combout(\UART0|tx|BaudGeneratorAcc[15]~43_combout ),
	.cout(\UART0|tx|BaudGeneratorAcc[15]~44 ));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[15]~43 .lut_mask = 16'hC30C;
defparam \UART0|tx|BaudGeneratorAcc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N29
dffeas \UART0|tx|BaudGeneratorAcc[15] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[15] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N30
cycloneive_lcell_comb \UART0|tx|BaudGeneratorAcc[16]~45 (
// Equation(s):
// \UART0|tx|BaudGeneratorAcc[16]~45_combout  = \UART0|tx|BaudGeneratorAcc[15]~44 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART0|tx|BaudGeneratorAcc[15]~44 ),
	.combout(\UART0|tx|BaudGeneratorAcc[16]~45_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[16]~45 .lut_mask = 16'hF0F0;
defparam \UART0|tx|BaudGeneratorAcc[16]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y57_N31
dffeas \UART0|tx|BaudGeneratorAcc[16] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|BaudGeneratorAcc[16]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|tx|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|BaudGeneratorAcc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|BaudGeneratorAcc[16] .is_wysiwyg = "true";
defparam \UART0|tx|BaudGeneratorAcc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N28
cycloneive_lcell_comb \UART0|tx|Mux1~0 (
// Equation(s):
// \UART0|tx|Mux1~0_combout  = (\UART0|tx|state [0] & (\UART0|tx|state [3] $ (!\UART0|tx|state [1])))

	.dataa(\UART0|tx|state [3]),
	.datab(\UART0|tx|state [0]),
	.datac(gnd),
	.datad(\UART0|tx|state [1]),
	.cin(gnd),
	.combout(\UART0|tx|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux1~0 .lut_mask = 16'h8844;
defparam \UART0|tx|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N26
cycloneive_lcell_comb \UART0|tx|Mux1~1 (
// Equation(s):
// \UART0|tx|Mux1~1_combout  = (\UART0|tx|BaudGeneratorAcc [16] & ((\UART0|tx|Mux1~0_combout  & (!\UART0|tx|state [2])) # (!\UART0|tx|Mux1~0_combout  & (\UART0|tx|state [2] & \UART0|tx|state [3])))) # (!\UART0|tx|BaudGeneratorAcc [16] & (((\UART0|tx|state 
// [2]))))

	.dataa(\UART0|tx|BaudGeneratorAcc [16]),
	.datab(\UART0|tx|Mux1~0_combout ),
	.datac(\UART0|tx|state [2]),
	.datad(\UART0|tx|state [3]),
	.cin(gnd),
	.combout(\UART0|tx|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux1~1 .lut_mask = 16'h7858;
defparam \UART0|tx|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N27
dffeas \UART0|tx|state[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|state[2] .is_wysiwyg = "true";
defparam \UART0|tx|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N2
cycloneive_lcell_comb \UART0|tx|always1~0 (
// Equation(s):
// \UART0|tx|always1~0_combout  = (\UART0|tx_start~q  & !\UART0|tx|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|tx_start~q ),
	.datad(\UART0|tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART0|tx|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|always1~0 .lut_mask = 16'h00F0;
defparam \UART0|tx|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N24
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_a [7] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7] $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_a [7]),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_a[7] .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N18
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h3333;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N22
cycloneive_lcell_comb \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_b[7] (
// Equation(s):
// \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_b [7] = \UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )

	.dataa(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_b [7]),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_b[7] .lut_mask = 16'h55AA;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_b[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\cnt~clkctrl_outclk ),
	.ena0(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\UART0|tx|always1~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~inputclkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\in[7]~input_o ,\in[6]~input_o ,\in[5]~input_o ,\in[4]~input_o ,\in[3]~input_o ,\in[2]~input_o ,\in[1]~input_o ,\in[0]~input_o }),
	.portaaddr({\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_a [7],\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [6],\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [5],\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [4],
\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [3],\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [2],\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [1],\UART0|uart_fifo_tx|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\UART0|uart_fifo_tx|dcfifo_component|auto_generated|ram_address_b [7],\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\UART0|uart_fifo_tx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ALTSYNCRAM";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 8;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 255;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 256;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 8;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 255;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 256;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \UART0|uart_fifo_tx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N30
cycloneive_lcell_comb \UART0|tx|Mux4~2 (
// Equation(s):
// \UART0|tx|Mux4~2_combout  = (\UART0|tx|state [1] & (((\UART0|tx|state [0])))) # (!\UART0|tx|state [1] & ((\UART0|tx|state [0] & ((\UART0|tx|TxD_dataReg [1]))) # (!\UART0|tx|state [0] & (\UART0|tx|TxD_dataReg [0]))))

	.dataa(\UART0|tx|TxD_dataReg [0]),
	.datab(\UART0|tx|state [1]),
	.datac(\UART0|tx|state [0]),
	.datad(\UART0|tx|TxD_dataReg [1]),
	.cin(gnd),
	.combout(\UART0|tx|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux4~2 .lut_mask = 16'hF2C2;
defparam \UART0|tx|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N14
cycloneive_lcell_comb \UART0|tx|Mux4~3 (
// Equation(s):
// \UART0|tx|Mux4~3_combout  = (\UART0|tx|state [1] & ((\UART0|tx|Mux4~2_combout  & ((\UART0|tx|TxD_dataReg [3]))) # (!\UART0|tx|Mux4~2_combout  & (\UART0|tx|TxD_dataReg [2])))) # (!\UART0|tx|state [1] & (((\UART0|tx|Mux4~2_combout ))))

	.dataa(\UART0|tx|TxD_dataReg [2]),
	.datab(\UART0|tx|state [1]),
	.datac(\UART0|tx|Mux4~2_combout ),
	.datad(\UART0|tx|TxD_dataReg [3]),
	.cin(gnd),
	.combout(\UART0|tx|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux4~3 .lut_mask = 16'hF838;
defparam \UART0|tx|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneive_lcell_comb \UART0|tx|Mux4~0 (
// Equation(s):
// \UART0|tx|Mux4~0_combout  = (\UART0|tx|state [1] & ((\UART0|tx|state [0]) # ((\UART0|tx|TxD_dataReg [6])))) # (!\UART0|tx|state [1] & (!\UART0|tx|state [0] & (\UART0|tx|TxD_dataReg [4])))

	.dataa(\UART0|tx|state [1]),
	.datab(\UART0|tx|state [0]),
	.datac(\UART0|tx|TxD_dataReg [4]),
	.datad(\UART0|tx|TxD_dataReg [6]),
	.cin(gnd),
	.combout(\UART0|tx|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux4~0 .lut_mask = 16'hBA98;
defparam \UART0|tx|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N10
cycloneive_lcell_comb \UART0|tx|Mux4~1 (
// Equation(s):
// \UART0|tx|Mux4~1_combout  = (\UART0|tx|state [0] & ((\UART0|tx|Mux4~0_combout  & (\UART0|tx|TxD_dataReg [7])) # (!\UART0|tx|Mux4~0_combout  & ((\UART0|tx|TxD_dataReg [5]))))) # (!\UART0|tx|state [0] & (((\UART0|tx|Mux4~0_combout ))))

	.dataa(\UART0|tx|TxD_dataReg [7]),
	.datab(\UART0|tx|state [0]),
	.datac(\UART0|tx|TxD_dataReg [5]),
	.datad(\UART0|tx|Mux4~0_combout ),
	.cin(gnd),
	.combout(\UART0|tx|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|Mux4~1 .lut_mask = 16'hBBC0;
defparam \UART0|tx|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N0
cycloneive_lcell_comb \UART0|tx|TxD~0 (
// Equation(s):
// \UART0|tx|TxD~0_combout  = (\UART0|tx|state [2] & (\UART0|tx|state [3] & ((\UART0|tx|Mux4~1_combout )))) # (!\UART0|tx|state [2] & (((\UART0|tx|Mux4~3_combout )) # (!\UART0|tx|state [3])))

	.dataa(\UART0|tx|state [2]),
	.datab(\UART0|tx|state [3]),
	.datac(\UART0|tx|Mux4~3_combout ),
	.datad(\UART0|tx|Mux4~1_combout ),
	.cin(gnd),
	.combout(\UART0|tx|TxD~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|tx|TxD~0 .lut_mask = 16'hD951;
defparam \UART0|tx|TxD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N1
dffeas \UART0|tx|TxD (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|tx|TxD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|tx|TxD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|tx|TxD .is_wysiwyg = "true";
defparam \UART0|tx|TxD .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \receive_flag~input (
	.i(receive_flag),
	.ibar(gnd),
	.o(\receive_flag~input_o ));
// synopsys translate_off
defparam \receive_flag~input .bus_hold = "false";
defparam \receive_flag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \UART0|rx|RxD_data_ready~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\UART0|rx|RxD_data_ready~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\UART0|rx|RxD_data_ready~clkctrl_outclk ));
// synopsys translate_off
defparam \UART0|rx|RxD_data_ready~clkctrl .clock_type = "global clock";
defparam \UART0|rx|RxD_data_ready~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N30
cycloneive_lcell_comb \UART0|rx|RxD_data_r[7]~0 (
// Equation(s):
// \UART0|rx|RxD_data_r[7]~0_combout  = !\UART0|rx|RxD_bit_inv~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|rx|RxD_bit_inv~q ),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[7]~0 .lut_mask = 16'h00FF;
defparam \UART0|rx|RxD_data_r[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N18
cycloneive_lcell_comb \UART0|rx|always6~0 (
// Equation(s):
// \UART0|rx|always6~0_combout  = (\UART0|rx|Equal2~0_combout  & (\UART0|rx|state [3] & \UART0|rx|Baud8GeneratorAcc [16]))

	.dataa(gnd),
	.datab(\UART0|rx|Equal2~0_combout ),
	.datac(\UART0|rx|state [3]),
	.datad(\UART0|rx|Baud8GeneratorAcc [16]),
	.cin(gnd),
	.combout(\UART0|rx|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|always6~0 .lut_mask = 16'hC000;
defparam \UART0|rx|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N31
dffeas \UART0|rx|RxD_data_r[7] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[7] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N20
cycloneive_lcell_comb \UART0|rx|RxD_data_r[6]~feeder (
// Equation(s):
// \UART0|rx|RxD_data_r[6]~feeder_combout  = \UART0|rx|RxD_data_r [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|rx|RxD_data_r [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[6]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|rx|RxD_data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N21
dffeas \UART0|rx|RxD_data_r[6] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[6] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N18
cycloneive_lcell_comb \UART0|rx|RxD_data_r[5]~feeder (
// Equation(s):
// \UART0|rx|RxD_data_r[5]~feeder_combout  = \UART0|rx|RxD_data_r [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|rx|RxD_data_r [6]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[5]~feeder .lut_mask = 16'hFF00;
defparam \UART0|rx|RxD_data_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N19
dffeas \UART0|rx|RxD_data_r[5] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[5] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N8
cycloneive_lcell_comb \UART0|rx|RxD_data_r[4]~feeder (
// Equation(s):
// \UART0|rx|RxD_data_r[4]~feeder_combout  = \UART0|rx|RxD_data_r [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|rx|RxD_data_r [5]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|rx|RxD_data_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N9
dffeas \UART0|rx|RxD_data_r[4] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[4] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N22
cycloneive_lcell_comb \UART0|rx|RxD_data_r[3]~feeder (
// Equation(s):
// \UART0|rx|RxD_data_r[3]~feeder_combout  = \UART0|rx|RxD_data_r [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|rx|RxD_data_r [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[3]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|rx|RxD_data_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N23
dffeas \UART0|rx|RxD_data_r[3] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[3] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N12
cycloneive_lcell_comb \UART0|rx|RxD_data_r[2]~feeder (
// Equation(s):
// \UART0|rx|RxD_data_r[2]~feeder_combout  = \UART0|rx|RxD_data_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|rx|RxD_data_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[2]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|rx|RxD_data_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N13
dffeas \UART0|rx|RxD_data_r[2] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[2] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N10
cycloneive_lcell_comb \UART0|rx|RxD_data_r[1]~feeder (
// Equation(s):
// \UART0|rx|RxD_data_r[1]~feeder_combout  = \UART0|rx|RxD_data_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|rx|RxD_data_r [2]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|rx|RxD_data_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N11
dffeas \UART0|rx|RxD_data_r[1] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[1] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N24
cycloneive_lcell_comb \UART0|rx|RxD_data_r[0]~feeder (
// Equation(s):
// \UART0|rx|RxD_data_r[0]~feeder_combout  = \UART0|rx|RxD_data_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|rx|RxD_data_r [1]),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|rx|RxD_data_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N25
dffeas \UART0|rx|RxD_data_r[0] (
	.clk(\cnt~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|rx|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data_r[0] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N16
cycloneive_lcell_comb \UART0|rx|RxD_data[0]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[0]~feeder_combout  = \UART0|rx|RxD_data_r [0]

	.dataa(gnd),
	.datab(\UART0|rx|RxD_data_r [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[0]~feeder .lut_mask = 16'hCCCC;
defparam \UART0|rx|RxD_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N17
dffeas \UART0|rx|RxD_data[0] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[0] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N14
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_a [7] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8] $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_a [7]),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_a[7] .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N26
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N30
cycloneive_lcell_comb \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_b[7] (
// Equation(s):
// \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_b [7] = \UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_b [7]),
	.cout());
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_b[7] .lut_mask = 16'h0FF0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_b[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N2
cycloneive_lcell_comb \UART0|rx|RxD_data[1]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[1]~feeder_combout  = \UART0|rx|RxD_data_r [1]

	.dataa(\UART0|rx|RxD_data_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[1]~feeder .lut_mask = 16'hAAAA;
defparam \UART0|rx|RxD_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N3
dffeas \UART0|rx|RxD_data[1] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[1] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N28
cycloneive_lcell_comb \UART0|rx|RxD_data[2]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[2]~feeder_combout  = \UART0|rx|RxD_data_r [2]

	.dataa(gnd),
	.datab(\UART0|rx|RxD_data_r [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[2]~feeder .lut_mask = 16'hCCCC;
defparam \UART0|rx|RxD_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N29
dffeas \UART0|rx|RxD_data[2] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[2] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N6
cycloneive_lcell_comb \UART0|rx|RxD_data[3]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[3]~feeder_combout  = \UART0|rx|RxD_data_r [3]

	.dataa(gnd),
	.datab(\UART0|rx|RxD_data_r [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[3]~feeder .lut_mask = 16'hCCCC;
defparam \UART0|rx|RxD_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N7
dffeas \UART0|rx|RxD_data[3] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[3] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N0
cycloneive_lcell_comb \UART0|rx|RxD_data[4]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[4]~feeder_combout  = \UART0|rx|RxD_data_r [4]

	.dataa(\UART0|rx|RxD_data_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[4]~feeder .lut_mask = 16'hAAAA;
defparam \UART0|rx|RxD_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N1
dffeas \UART0|rx|RxD_data[4] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[4] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N26
cycloneive_lcell_comb \UART0|rx|RxD_data[5]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[5]~feeder_combout  = \UART0|rx|RxD_data_r [5]

	.dataa(\UART0|rx|RxD_data_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[5]~feeder .lut_mask = 16'hAAAA;
defparam \UART0|rx|RxD_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N27
dffeas \UART0|rx|RxD_data[5] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[5] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N4
cycloneive_lcell_comb \UART0|rx|RxD_data[6]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[6]~feeder_combout  = \UART0|rx|RxD_data_r [6]

	.dataa(\UART0|rx|RxD_data_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[6]~feeder .lut_mask = 16'hAAAA;
defparam \UART0|rx|RxD_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N5
dffeas \UART0|rx|RxD_data[6] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[6] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N14
cycloneive_lcell_comb \UART0|rx|RxD_data[7]~feeder (
// Equation(s):
// \UART0|rx|RxD_data[7]~feeder_combout  = \UART0|rx|RxD_data_r [7]

	.dataa(\UART0|rx|RxD_data_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|rx|RxD_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|rx|RxD_data[7]~feeder .lut_mask = 16'hAAAA;
defparam \UART0|rx|RxD_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N15
dffeas \UART0|rx|RxD_data[7] (
	.clk(\UART0|rx|RxD_data_ready~clkctrl_outclk ),
	.d(\UART0|rx|RxD_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|rx|RxD_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|rx|RxD_data[7] .is_wysiwyg = "true";
defparam \UART0|rx|RxD_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\cnt~clkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~inputclkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\UART0|rx|RxD_data [7],\UART0|rx|RxD_data [6],\UART0|rx|RxD_data [5],\UART0|rx|RxD_data [4],\UART0|rx|RxD_data [3],\UART0|rx|RxD_data [2],\UART0|rx|RxD_data [1],\UART0|rx|RxD_data [0]}),
	.portaaddr({\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_a [7],\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [6],\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [5],\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [4],
\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [3],\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [2],\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [1],\UART0|uart_fifo_rx|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\UART0|uart_fifo_rx|dcfifo_component|auto_generated|ram_address_b [7],\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\UART0|uart_fifo_rx|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ALTSYNCRAM";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 8;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 255;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 256;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 8;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "none";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 255;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 256;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N16
cycloneive_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\receive_flag~input_o  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [0]))

	.dataa(gnd),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hC000;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N17
dffeas \out[0]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[0]~reg0 .is_wysiwyg = "true";
defparam \out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N26
cycloneive_lcell_comb \out~1 (
// Equation(s):
// \out~1_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\receive_flag~input_o  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [1]))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\out~1_combout ),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'h8080;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N27
dffeas \out[1]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[1]~reg0 .is_wysiwyg = "true";
defparam \out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N4
cycloneive_lcell_comb \out~2 (
// Equation(s):
// \out~2_combout  = (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\receive_flag~input_o  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [2]))

	.dataa(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\out~2_combout ),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'h8080;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N5
dffeas \out[2]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[2]~reg0 .is_wysiwyg = "true";
defparam \out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N6
cycloneive_lcell_comb \out~3 (
// Equation(s):
// \out~3_combout  = (\receive_flag~input_o  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [3]))

	.dataa(gnd),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\out~3_combout ),
	.cout());
// synopsys translate_off
defparam \out~3 .lut_mask = 16'hC000;
defparam \out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N7
dffeas \out[3]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[3]~reg0 .is_wysiwyg = "true";
defparam \out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N24
cycloneive_lcell_comb \out~4 (
// Equation(s):
// \out~4_combout  = (\receive_flag~input_o  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [4]))

	.dataa(gnd),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\out~4_combout ),
	.cout());
// synopsys translate_off
defparam \out~4 .lut_mask = 16'hC000;
defparam \out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N25
dffeas \out[4]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[4]~reg0 .is_wysiwyg = "true";
defparam \out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N2
cycloneive_lcell_comb \out~5 (
// Equation(s):
// \out~5_combout  = (\receive_flag~input_o  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [5]))

	.dataa(gnd),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\out~5_combout ),
	.cout());
// synopsys translate_off
defparam \out~5 .lut_mask = 16'hC000;
defparam \out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N3
dffeas \out[5]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[5]~reg0 .is_wysiwyg = "true";
defparam \out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N12
cycloneive_lcell_comb \out~6 (
// Equation(s):
// \out~6_combout  = (\receive_flag~input_o  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [6]))

	.dataa(gnd),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\out~6_combout ),
	.cout());
// synopsys translate_off
defparam \out~6 .lut_mask = 16'hC000;
defparam \out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N13
dffeas \out[6]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[6]~reg0 .is_wysiwyg = "true";
defparam \out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N14
cycloneive_lcell_comb \out~7 (
// Equation(s):
// \out~7_combout  = (\receive_flag~input_o  & (\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout  & \UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [7]))

	.dataa(gnd),
	.datab(\receive_flag~input_o ),
	.datac(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\UART0|uart_fifo_rx|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\out~7_combout ),
	.cout());
// synopsys translate_off
defparam \out~7 .lut_mask = 16'hC000;
defparam \out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N15
dffeas \out[7]~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[7]~reg0 .is_wysiwyg = "true";
defparam \out[7]~reg0 .power_up = "low";
// synopsys translate_on

assign BT_UART_TX = \BT_UART_TX~output_o ;

assign out[0] = \out[0]~output_o ;

assign out[1] = \out[1]~output_o ;

assign out[2] = \out[2]~output_o ;

assign out[3] = \out[3]~output_o ;

assign out[4] = \out[4]~output_o ;

assign out[5] = \out[5]~output_o ;

assign out[6] = \out[6]~output_o ;

assign out[7] = \out[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
