0.6
2019.1
May 24 2019
14:51:52
/home/it/Downloads/dff.sv,1733995435,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/filpflop.sv,,dff,,,,,,,,
/home/it/Downloads/nBitCtr.sv,1734027719,systemVerilog,,/home/it/Downloads/receiverDP.sv,,nBitCtr,,,,,,,,
/home/it/Downloads/receiverDP.sv,1734027992,systemVerilog,,/home/it/Downloads/recieverCtrl.sv,,receiverDP,,,,,,,,
/home/it/Downloads/recieverCtrl.sv,1734024574,systemVerilog,,/home/it/Downloads/shiftReg.sv,,recieverCtrl,,,,,,,,
/home/it/Downloads/shiftReg.sv,1733995438,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/shift_register.sv,,shiftReg,,,,,,,,
/home/it/Downloads/tb_receive.sv,1733995439,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_transmitter.sv,,tb_receive,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_baud_rate_generator.sv,1733837383,systemVerilog,,/home/it/Downloads/tb_receive.sv,,tb_baud_rate_generator,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_transmitter.sv,1734165029,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_uart.sv,,tb_transmitter,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_uart.sv,1734026544,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/transmitter.sv,,tb_uart,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/clock_devider.sv,1734025797,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/comparetor.sv,,baud_rate_generator,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/comparetor.sv,1733912584,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/controller.sv,,comparetor,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/controller.sv,1734012759,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/counter.sv,,controller,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/counter.sv,1733907911,systemVerilog,,/home/it/Downloads/dff.sv,,counter,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/filpflop.sv,1733909388,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/mux.sv,,d_flip_flop,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/mux.sv,1734012223,systemVerilog,,/home/it/Downloads/nBitCtr.sv,,mux,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/shift_register.sv,1734012036,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_baud_rate_generator.sv,,shift_register,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/transmitter.sv,1734163620,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/uart.sv,,transmitter,,,,,,,,
/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/uart.sv,1734162902,systemVerilog,,/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_uart.sv,,uart,,,,,,,,
