{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 18:16:53 2017 " "Info: Processing started: Thu Jun 15 18:16:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Info: Found entity 1: PipelineCPU" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 operand_to_in_port " "Info: Found entity 2: operand_to_in_port" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 binary_to_sevenseg " "Info: Found entity 3: binary_to_sevenseg" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 140 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Info: Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Info: Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Info: Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Info: Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Info: Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "D:/FPGA/pipeline/pipemwreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Info: Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "D:/FPGA/pipeline/pipeif.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Info: Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Info: Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Info: Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Info: Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Info: Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "D:/FPGA/pipeline/mux2x5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Info: Found entity 1: cu" {  } { { "cu.v" "" { Text "D:/FPGA/pipeline/cu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Info: Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "D:/FPGA/pipeline/pipeexe.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Info: Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Info: Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Info: Found entity 1: instmem" {  } { { "instmem.v" "" { Text "D:/FPGA/pipeline/instmem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Info: Found entity 1: datamem" {  } { { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Info: Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Info: Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Info: Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments0 packed pipelined_computer.v(144) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(144): data type declaration for \"ledsegments0\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 144 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ledsegments0 pipelined_computer.v(143) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(143): \"ledsegments0\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 143 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments1 packed pipelined_computer.v(144) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(144): data type declaration for \"ledsegments1\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 144 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ledsegments1 pipelined_computer.v(143) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(143): \"ledsegments1\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 143 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pipemem.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at pipemem.v(22): instance has no name" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "in_port packed pipelined_computer.v(132) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(132): data type declaration for \"in_port\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 132 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "in_port pipelined_computer.v(131) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(131): \"in_port\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 131 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Info: Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[3\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[3\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[2\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[2\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[1\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[1\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0\[0\] pipelined_computer.v(10) " "Warning (10034): Output port \"led0\[0\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[3\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[3\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[2\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[2\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[1\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[1\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1\[0\] pipelined_computer.v(10) " "Warning (10034): Output port \"led1\[0\]\" at pipelined_computer.v(10) has no driver" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_sevenseg binary_to_sevenseg:LED8_out_port0 " "Info: Elaborating entity \"binary_to_sevenseg\" for hierarchy \"binary_to_sevenseg:LED8_out_port0\"" {  } { { "pipelined_computer.v" "LED8_out_port0" { Text "D:/FPGA/pipeline/pipelined_computer.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipelined_computer.v(161) " "Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(161): truncated value with size 32 to match size of target (4)" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipelined_computer.v(159) " "Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(159): truncated value with size 32 to match size of target (4)" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Info: Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "D:/FPGA/pipeline/pipelined_computer.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Info: Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "pipelined_computer.v" "if_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem pipeif:if_stage\|instmem:imem " "Info: Elaborating entity \"instmem\" for hierarchy \"pipeif:if_stage\|instmem:imem\"" {  } { { "pipeif.v" "imem" { Text "D:/FPGA/pipeline/pipeif.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom " "Info: Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\"" {  } { { "instmem.v" "irom" { Text "D:/FPGA/pipeline/instmem.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sc_instmem.mif " "Info: Parameter \"init_file\" = \"./sc_instmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Info: Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpb1 " "Info: Found entity 1: altsyncram_mpb1" {  } { { "db/altsyncram_mpb1.tdf" "" { Text "D:/FPGA/pipeline/db/altsyncram_mpb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpb1 pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_mpb1:auto_generated " "Info: Elaborating entity \"altsyncram_mpb1\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_mpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "Warning: 55 out of 64 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Warning: Addresses ranging from 9 to 63 are not initialized" {  } { { "D:/FPGA/pipeline/sc_instmem.mif" "" { Text "D:/FPGA/pipeline/sc_instmem.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "D:/FPGA/pipeline/sc_instmem.mif" "" { Text "D:/FPGA/pipeline/sc_instmem.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:if_npc " "Info: Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:if_npc\"" {  } { { "pipeif.v" "if_npc" { Text "D:/FPGA/pipeline/pipeif.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst_reg " "Info: Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst_reg\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:id_stage " "Info: Elaborating entity \"pipeid\" for hierarchy \"pipeid:id_stage\"" {  } { { "pipelined_computer.v" "id_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu pipeid:id_stage\|cu:control_unit " "Info: Elaborating entity \"cu\" for hierarchy \"pipeid:id_stage\|cu:control_unit\"" {  } { { "pipeid.v" "control_unit" { Text "D:/FPGA/pipeline/pipeid.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:id_stage\|regfile:rf " "Info: Elaborating entity \"regfile\" for hierarchy \"pipeid:id_stage\|regfile:rf\"" {  } { { "pipeid.v" "rf" { Text "D:/FPGA/pipeline/pipeid.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeid:id_stage\|mux2x5:get_drn " "Info: Elaborating entity \"mux2x5\" for hierarchy \"pipeid:id_stage\|mux2x5:get_drn\"" {  } { { "pipeid.v" "get_drn" { Text "D:/FPGA/pipeline/pipeid.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:de_reg " "Info: Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:de_reg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:exe_stage " "Info: Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:exe_stage\"" {  } { { "pipelined_computer.v" "exe_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:exe_stage\|mux2x32:get_a " "Info: Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:exe_stage\|mux2x32:get_a\"" {  } { { "pipeexe.v" "get_a" { Text "D:/FPGA/pipeline/pipeexe.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:exe_stage\|alu:algorithm_unit " "Info: Elaborating entity \"alu\" for hierarchy \"pipeexe:exe_stage\|alu:algorithm_unit\"" {  } { { "pipeexe.v" "algorithm_unit" { Text "D:/FPGA/pipeline/pipeexe.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alu.v(23) " "Warning (10230): Verilog HDL assignment warning at alu.v(23): truncated value with size 32 to match size of target (6)" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i alu.v(9) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:em_reg " "Info: Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:em_reg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:mem_stage " "Info: Elaborating entity \"pipemem\" for hierarchy \"pipemem:mem_stage\"" {  } { { "pipelined_computer.v" "mem_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipemem.v(18) " "Warning (10230): Verilog HDL assignment warning at pipemem.v(18): truncated value with size 32 to match size of target (1)" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem pipemem:mem_stage\|datamem:comb_8 " "Info: Elaborating entity \"datamem\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\"" {  } { { "pipemem.v" "comb_8" { Text "D:/FPGA/pipeline/pipemem.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram " "Info: Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\"" {  } { { "datamem.v" "dram" { Text "D:/FPGA/pipeline/datamem.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sc_datamem.mif " "Info: Parameter \"init_file\" = \"./sc_datamem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38f1 " "Info: Found entity 1: altsyncram_38f1" {  } { { "db/altsyncram_38f1.tdf" "" { Text "D:/FPGA/pipeline/db/altsyncram_38f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38f1 pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_38f1:auto_generated " "Info: Elaborating entity \"altsyncram_38f1\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_38f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2 " "Info: Elaborating entity \"io_output_reg\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\"" {  } { { "datamem.v" "io_output_regx2" { Text "D:/FPGA/pipeline/datamem.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2 " "Info: Elaborating entity \"io_input_reg\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\"" {  } { { "datamem.v" "io_input_regx2" { Text "D:/FPGA/pipeline/datamem.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Info: Elaborating entity \"io_input_mux\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input_reg.v" "io_imput_mux2x32" { Text "D:/FPGA/pipeline/io_input_reg.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(29) " "Warning (10270): Verilog HDL Case Statement warning at io_input_reg.v(29): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(29) " "Warning (10240): Verilog HDL Always Construct warning at io_input_reg.v(29): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[0\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[1\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[2\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[3\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[4\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[5\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[6\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[7\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[8\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[9\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[10\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[11\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[12\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[13\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[14\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[15\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[16\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[17\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[18\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[19\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[20\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[21\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[22\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[23\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[24\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[25\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[26\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[27\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[28\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[29\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[30\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[31\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:mw_reg " "Info: Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:mw_reg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Warning: Latch pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pipeemreg:em_reg\|malu\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[0\] VCC " "Warning (13410): Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[1\] VCC " "Warning (13410): Pin \"hex0\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[2\] VCC " "Warning (13410): Pin \"hex0\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[3\] VCC " "Warning (13410): Pin \"hex0\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[4\] VCC " "Warning (13410): Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[5\] VCC " "Warning (13410): Pin \"hex0\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[6\] VCC " "Warning (13410): Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[0\] VCC " "Warning (13410): Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[1\] VCC " "Warning (13410): Pin \"hex1\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[2\] VCC " "Warning (13410): Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[3\] VCC " "Warning (13410): Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[4\] VCC " "Warning (13410): Pin \"hex1\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[5\] VCC " "Warning (13410): Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex1\[6\] VCC " "Warning (13410): Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[0\] VCC " "Warning (13410): Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[1\] VCC " "Warning (13410): Pin \"hex2\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[2\] VCC " "Warning (13410): Pin \"hex2\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[3\] VCC " "Warning (13410): Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[4\] VCC " "Warning (13410): Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[5\] VCC " "Warning (13410): Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[6\] VCC " "Warning (13410): Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[0\] VCC " "Warning (13410): Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[1\] VCC " "Warning (13410): Pin \"hex4\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[2\] VCC " "Warning (13410): Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[3\] VCC " "Warning (13410): Pin \"hex4\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[4\] VCC " "Warning (13410): Pin \"hex4\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[5\] VCC " "Warning (13410): Pin \"hex4\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex4\[6\] VCC " "Warning (13410): Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[0\] VCC " "Warning (13410): Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[1\] VCC " "Warning (13410): Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[2\] VCC " "Warning (13410): Pin \"hex5\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[3\] VCC " "Warning (13410): Pin \"hex5\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[4\] VCC " "Warning (13410): Pin \"hex5\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[5\] VCC " "Warning (13410): Pin \"hex5\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex5\[6\] VCC " "Warning (13410): Pin \"hex5\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[0\] VCC " "Warning (13410): Pin \"hex6\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[1\] VCC " "Warning (13410): Pin \"hex6\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[2\] VCC " "Warning (13410): Pin \"hex6\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[3\] VCC " "Warning (13410): Pin \"hex6\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[4\] VCC " "Warning (13410): Pin \"hex6\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[5\] VCC " "Warning (13410): Pin \"hex6\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex6\[6\] VCC " "Warning (13410): Pin \"hex6\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[0\] VCC " "Warning (13410): Pin \"hex7\[0\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[1\] VCC " "Warning (13410): Pin \"hex7\[1\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[2\] VCC " "Warning (13410): Pin \"hex7\[2\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[3\] VCC " "Warning (13410): Pin \"hex7\[3\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[4\] VCC " "Warning (13410): Pin \"hex7\[4\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[5\] VCC " "Warning (13410): Pin \"hex7\[5\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex7\[6\] VCC " "Warning (13410): Pin \"hex7\[6\]\" is stuck at VCC" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[0\] GND " "Warning (13410): Pin \"led0\[0\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[1\] GND " "Warning (13410): Pin \"led0\[1\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[2\] GND " "Warning (13410): Pin \"led0\[2\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[3\] GND " "Warning (13410): Pin \"led0\[3\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[0\] GND " "Warning (13410): Pin \"led1\[0\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[1\] GND " "Warning (13410): Pin \"led1\[1\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[2\] GND " "Warning (13410): Pin \"led1\[2\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[3\] GND " "Warning (13410): Pin \"led1\[3\]\" is stuck at GND" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[0\] " "Warning (15610): No output dependent on input pin \"operand1\[0\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[1\] " "Warning (15610): No output dependent on input pin \"operand1\[1\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[2\] " "Warning (15610): No output dependent on input pin \"operand1\[2\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operand1\[3\] " "Warning (15610): No output dependent on input pin \"operand1\[3\]\"" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4120 " "Info: Implemented 4120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Info: Implemented 65 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3977 " "Info: Implemented 3977 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 18:17:08 2017 " "Info: Processing ended: Thu Jun 15 18:17:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
