Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  5 13:21:22 2020
| Host         : LAPTOP-BKT11VOI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_wrapper_control_sets_placed.rpt
| Design       : mb_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    97 |
| Unused register locations in slices containing registers |   204 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            2 |
|      6 |            1 |
|      8 |           12 |
|     10 |            5 |
|     12 |            7 |
|     14 |            1 |
|    16+ |           61 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1066 |          158 |
| No           | No                    | Yes                    |              58 |            7 |
| No           | Yes                   | No                     |            1006 |          175 |
| Yes          | No                    | No                     |            1332 |          183 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            1448 |          232 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                                             Enable Signal                                                                                            |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                              |                1 |              2 |
| ~mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              2 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              2 |
| ~mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                      | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              2 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              2 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              2 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              2 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              2 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              4 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                 |                2 |              4 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                      |                                                                                                                                                 |                2 |              6 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/dataIn_ce0                                                                                                                                                                             |                                                                                                                                                 |                1 |              8 |
| ~mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                      | mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_CS_fsm_state19                                                                                                                                                                      | mb_i/dct_0/U0/ap_CS_fsm_state5                                                                                                                  |                1 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_CS_fsm_state4                                                                                                                                                                       |                                                                                                                                                 |                1 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_CS_fsm_state2                                                                                                                                                                       |                                                                                                                                                 |                1 |              8 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                 |                2 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_NS_fsm12_out                                                                                                                                                                        | mb_i/dct_0/U0/dct_AXILiteS_s_axi_U/SR[0]                                                                                                        |                1 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                 |                2 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/dataOut_ce0                                                                                                                                                                            | mb_i/dct_0/U0/j_reg_1160                                                                                                                        |                2 |              8 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[0]                                                                                            | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |             10 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/j_reg_1160                                                                                                                                                                             |                                                                                                                                                 |                1 |             10 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/waddr                                                                                                                                                     |                                                                                                                                                 |                1 |             10 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/ar_hs                                                                                                                                                     |                                                                                                                                                 |                2 |             10 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                2 |             10 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                4 |             12 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_NS_fsm[6]                                                                                                                                                                           |                                                                                                                                                 |                2 |             12 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                 |                1 |             12 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                 |                1 |             12 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                 |                2 |             12 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |             14 |
|  mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                 |                1 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                 |                1 |             16 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                 |                7 |             16 |
| ~mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                 |                3 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_NS_fsm11_out                                                                                                                                                                        |                                                                                                                                                 |                1 |             16 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                 |                1 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_CS_fsm_state3                                                                                                                                                                       |                                                                                                                                                 |                2 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_fmul_32ns_32ncud_U2/dct_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]                          |                3 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                 |                1 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |             16 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/dct_AXILiteS_s_axi_U/aw_hs                                                                                                                                                             |                                                                                                                                                 |                2 |             20 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             20 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                 |                3 |             20 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_dmul_64ns_64nfYi_U5/din1_buf1[50]_i_1_n_2                                                                                     |                3 |             22 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op[0]                          |                3 |             22 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_dmul_64ns_64nfYi_U5/din0_buf1[50]_i_1_n_2                                                                                     |                2 |             22 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                7 |             26 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/ARESET                                                                                               |                6 |             30 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                 |                7 |             30 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             32 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             40 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_fmul_32ns_32ncud_U2/dct_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                            |                7 |             44 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                      | mb_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                 |                4 |             46 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                6 |             52 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/ar_hs                                                                                                                                                     | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                               |                5 |             54 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                4 |             56 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |               10 |             60 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/reg_1950                                                                                                                                                                               |                                                                                                                                                 |                7 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/din0_buf1_reg[31]_i_2_n_2                                                                                                                                                              |                                                                                                                                                 |                7 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/rdata_data_reg[31]_i_5_n_2                                                                                                                                                             |                                                                                                                                                 |               11 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               13 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/ap_start                                                                                                                                                  | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/ARESET                                                                                               |                9 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_NS_fsm[5]                                                                                                                                                                           |                                                                                                                                                 |                6 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/counter_0/U0/counter_AXILiteS_s_axi_U/ap_start                                                                                                                                                  |                                                                                                                                                 |                8 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               12 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/dct_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_2                                                                                                                                            |                                                                                                                                                 |               16 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               14 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                 |                6 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_CS_fsm_state10                                                                                                                                                                      |                                                                                                                                                 |                7 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               12 |             64 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                 |               12 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               16 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/rdata_data_reg[31]_i_8_n_2                                                                                                                                                             |                                                                                                                                                 |               13 |             64 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_CS_fsm_state25                                                                                                                                                                      |                                                                                                                                                 |                9 |             66 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                 |                5 |             66 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_CS_fsm_state5                                                                                                                                                                       |                                                                                                                                                 |               11 |             70 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/ap_NS_fsm1                                                                                                                                                                             | mb_i/dct_0/U0/ds_reg_127                                                                                                                        |                7 |             72 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                 |               12 |             94 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                            |                9 |            102 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_AXILiteS_s_axi_U/reset                                                                                                        |               15 |            102 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/dct_0/U0/reg_2010                                                                                                                                                                               |                                                                                                                                                 |               15 |            128 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/dct_0/U0/dct_dmul_64ns_64nfYi_U5/din0_buf1[63]_i_1_n_2                                                                                     |               19 |            146 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                 |               10 |            150 |
|  mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                      |                                                                                                                                                 |               27 |            160 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               30 |            172 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[31]                                                                                                                 |                                                                                                                                                 |               16 |            256 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               65 |            296 |
|  mb_i/clk_wiz_1/inst/clk_out1                         | mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               81 |            436 |
|  mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                      |                                                                                                                                                 |              138 |            958 |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


