`timescale 1ns/1ns

//cyclone_PLL_top.v工程testbench
module tb_PLL();

//input
reg clk;
reg rst_n;

//output
wire clkdiv;


//例化待仿真工程顶层文件
cyclone_PLL_top		u_PLL(
						.clk(clk),
						.rst_n(rst_n),
						.clkdiv(clkdiv)
					);



initial begin
	rst_n = 0;	//reset
	#100;
	rst_n = 1;	//reset over
	#500;
	$stop;
end

initial begin
	clk = 0;
	forever
		#10 clk = ~clk;
end




endmodule


