BS_file="https://raw.githubusercontent.com/InnoRoute/RT-HAT-FPGA/main/common/1ba6278bf9467de66b7d0f77dcb3eca6bbee0c6d1.bit"
BS_repo_hash="1ba6278bf9467de66b7d0f77dcb3eca6bbee0c6d"
C_ADDR_SPI_BOARD_REV="0x0C000000"    	#  RO  Board ID pins (lower 3 bits), currently unused efuse_usr pins (upper bits)
C_ADDR_SPI_FPGA_TEMP="0x0C000100"    	#  RO  Sampled current temperature value (12 bits)
C_ADDR_SPI_FPGA_ID0="0x0C000200"    	#  RO  Unique ID, lower part, from DNA_PORT and EFUSE_USR (32 bits)
C_ADDR_SPI_FPGA_ID1="0x0C000300"    	#  RO  Unique ID, upper part, from DNA_PORT and EFUSE_USR (32 bits)
C_ADDR_SPI_BITGEN_TIME="0x0C000400"    	#  RO  Bitstream generation time. Not available in simulation (32 bits)
C_ADDR_SPI_FPGA_REV="0x0C000500"    	#  RO  FPGA revision numbers: Use Case, Address Map, Design ID (8+8+16=32bits)
C_ADDR_SPI_FEATURE_MAP="0x0C000600"    	#  RO  Contained basic features (32 bits)
C_ADDR_SPI_INT_PENDING="0x0C000800"    	#  RO  Masked Interrupts (32 bits: lower 10 bits used)
C_ADDR_SPI_INT_STATUS="0x0C000900"    	#  RW  Raw Interrupts (32 bits: lower 10 bits used)
C_ADDR_SPI_INT_SET_EN="0x0C000A00"    	#  RW  Enable Interrupts, Read returns current enable mask (32 bits)
C_ADDR_SPI_INT_CLR_EN="0x0C000B00"    	#  RW  Disable Interrupts, Read returns current enable mask (32 bits)
C_ADDR_SPI_FPGA_ALARM="0x0C000C00"    	#  RO  Latched/COR: Alarms from XADC (lower 6 bits)
C_ADDR_SPI_CONFIG_CHECK="0x0C000D00"    	#  RO  Latched/COR: Alarms from FRAME_ECCE2 primitive (lower 3 bits)
C_ADDR_SPI_LICENSE="0x0C000E00"    	#  RO  Licensed Features (lower 8 bits)
C_ADDR_SPI_ACCESS_ERROR="0x0C000F00"    	#  RO  Latched/COR: SPI/MMI access errors (lower 8 bits)
C_ADDR_SPI_FIFO_OVERFLOW="0x0C001000"    	#  RO  Latched/COR: FIFO overflows (32 bits)
C_ADDR_SPI_FIFO_UNDERRUN="0x0C001100"    	#  RO  Latched/COR: FIFO underrus (32 bits)
C_ADDR_SPI_EXT_INTERRUPT="0x0C001200"    	#  RO  Latched/COR: Hardware interrupts: PMIC, PHYs, LINKST (7 bits)
C_ADDR_SPI_EVENT="0x0C001300"    	#  RW  Latched/COR: Partial COR: WDT (24 bits, multiples of 64ns), Timer interrupt/PPS, Cycle Starts (total: 32 bits)
C_ADDR_SPI_MMI_INT_BITMAP="0x0C001400"    	#  RO  Latched/COR: Interrupts from MMI units
C_ADDR_SPI_BACKPRESSURE="0x0C001500"    	#  RO  Latched/COR: TXFs, TREADYs, TMFull (2 bits, one per edge)
C_ADDR_SPI_RESET="0x0C001700"    	#  RW: MMI + PHY Resets
C_ADDR_SPI_TEST_DRIVE="0x0C001800"    	#  WO (32 bits)
C_ADDR_SPI_TEST_VALUE="0x0C001900"    	#  WO (32 bits)
C_ADDR_SPI_TEST_INPUT="0x0C001A00"    	#  RO  gp_clklocking (3 bits), ... (32 bits)
